###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:11:01 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.514
= Slack Time                   -1.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -1.064 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.137 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.227 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.360 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.691 | 
     | \tx_core/axi_master /U1207 | B ^ -> Y v             | AOI22X1 | 0.324 | 0.307 |   3.061 |    1.997 | 
     | \tx_core/axi_master /U1208 | B v -> Y ^             | NAND2X1 | 0.149 | 0.186 |   3.247 |    2.184 | 
     | \tx_core/axi_master /U1209 | C ^ -> Y v             | AOI21X1 | 0.393 | 0.075 |   3.322 |    2.259 | 
     | \tx_core/axi_master /U1210 | B v -> Y ^             | NAND2X1 | 0.148 | 0.190 |   3.512 |    2.449 | 
     |                            | \m_r_ach.ARADDR [21] ^ |         | 0.148 | 0.001 |   3.514 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.511
= Slack Time                   -1.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -1.061 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.140 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.229 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.362 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.693 | 
     | \tx_core/axi_master /U1219 | B ^ -> Y v             | AOI22X1 | 0.320 | 0.309 |   3.064 |    2.003 | 
     | \tx_core/axi_master /U1220 | B v -> Y ^             | NAND2X1 | 0.156 | 0.186 |   3.250 |    2.189 | 
     | \tx_core/axi_master /U1221 | C ^ -> Y v             | AOI21X1 | 0.393 | 0.076 |   3.326 |    2.265 | 
     | \tx_core/axi_master /U1222 | B v -> Y ^             | NAND2X1 | 0.143 | 0.184 |   3.510 |    2.449 | 
     |                            | \m_r_ach.ARADDR [19] ^ |         | 0.143 | 0.001 |   3.511 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.505
= Slack Time                   -1.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -1.055 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.146 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.235 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.368 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^            | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.688 | 
     | \tx_core/axi_master /U1326 | B ^ -> Y v            | AOI22X1 | 0.321 | 0.301 |   3.045 |    1.989 | 
     | \tx_core/axi_master /U1328 | A v -> Y ^            | NAND2X1 | 0.149 | 0.193 |   3.237 |    2.182 | 
     | \tx_core/axi_master /U1329 | C ^ -> Y v            | AOI21X1 | 0.397 | 0.076 |   3.313 |    2.258 | 
     | \tx_core/axi_master /U1330 | B v -> Y ^            | NAND2X1 | 0.149 | 0.191 |   3.504 |    2.449 | 
     |                            | \m_r_ach.ARADDR [1] ^ |         | 0.149 | 0.001 |   3.505 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.499
= Slack Time                   -1.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -1.049 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.152 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.242 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.375 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^            | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.695 | 
     | \tx_core/axi_master /U1302 | B ^ -> Y v            | AOI22X1 | 0.317 | 0.296 |   3.039 |    1.990 | 
     | \tx_core/axi_master /U1304 | A v -> Y ^            | NAND2X1 | 0.151 | 0.193 |   3.232 |    2.184 | 
     | \tx_core/axi_master /U1305 | C ^ -> Y v            | AOI21X1 | 0.394 | 0.075 |   3.308 |    2.259 | 
     | \tx_core/axi_master /U1306 | B v -> Y ^            | NAND2X1 | 0.148 | 0.190 |   3.497 |    2.449 | 
     |                            | \m_r_ach.ARADDR [5] ^ |         | 0.148 | 0.001 |   3.499 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.474
= Slack Time                   -1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -1.024 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.176 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.266 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.399 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^            | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.730 | 
     | \tx_core/axi_master /U1291 | B ^ -> Y v            | AOI22X1 | 0.319 | 0.346 |   3.101 |    2.076 | 
     | \tx_core/axi_master /U1292 | B v -> Y ^            | NAND2X1 | 0.142 | 0.174 |   3.274 |    2.250 | 
     | \tx_core/axi_master /U1293 | C ^ -> Y v            | AOI21X1 | 0.394 | 0.073 |   3.348 |    2.323 | 
     | \tx_core/axi_master /U1294 | B v -> Y ^            | NAND2X1 | 0.100 | 0.127 |   3.474 |    2.450 | 
     |                            | \m_r_ach.ARADDR [7] ^ |         | 0.100 | 0.000 |   3.474 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.470
= Slack Time                   -1.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -1.020 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.181 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.271 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.404 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^             | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.724 | 
     | \tx_core/axi_master /U1170 | B ^ -> Y v             | AOI22X1 | 0.321 | 0.335 |   3.078 |    2.059 | 
     | \tx_core/axi_master /U1172 | A v -> Y ^             | NAND2X1 | 0.118 | 0.160 |   3.238 |    2.219 | 
     | \tx_core/axi_master /U1173 | C ^ -> Y v             | AOI21X1 | 0.397 | 0.069 |   3.307 |    2.287 | 
     | \tx_core/axi_master /U1174 | B v -> Y ^             | NAND2X1 | 0.125 | 0.162 |   3.469 |    2.449 | 
     |                            | \m_r_ach.ARADDR [27] ^ |         | 0.125 | 0.001 |   3.470 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.466
= Slack Time                   -1.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -1.016 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.185 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.274 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.407 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^            | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.738 | 
     | \tx_core/axi_master /U1315 | B ^ -> Y v            | AOI22X1 | 0.324 | 0.317 |   3.071 |    2.055 | 
     | \tx_core/axi_master /U1316 | B v -> Y ^            | NAND2X1 | 0.116 | 0.149 |   3.220 |    2.204 | 
     | \tx_core/axi_master /U1317 | C ^ -> Y v            | AOI21X1 | 0.393 | 0.068 |   3.288 |    2.272 | 
     | \tx_core/axi_master /U1318 | B v -> Y ^            | NAND2X1 | 0.137 | 0.177 |   3.465 |    2.449 | 
     |                            | \m_r_ach.ARADDR [3] ^ |         | 0.137 | 0.001 |   3.466 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.450
= Slack Time                   -1.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -1.000 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.201 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.290 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.424 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.754 | 
     | \tx_core/axi_master /U1177 | B ^ -> Y v             | AOI22X1 | 0.322 | 0.290 |   3.044 |    2.044 | 
     | \tx_core/axi_master /U1178 | B v -> Y ^             | NAND2X1 | 0.119 | 0.153 |   3.197 |    2.197 | 
     | \tx_core/axi_master /U1179 | C ^ -> Y v             | AOI21X1 | 0.395 | 0.069 |   3.266 |    2.266 | 
     | \tx_core/axi_master /U1180 | B v -> Y ^             | NAND2X1 | 0.142 | 0.183 |   3.449 |    2.449 | 
     |                            | \m_r_ach.ARADDR [26] ^ |         | 0.142 | 0.001 |   3.450 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.446
= Slack Time                   -0.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.996 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.205 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.295 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.428 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.759 | 
     | \tx_core/axi_master /U1194 | B ^ -> Y v             | AOI22X1 | 0.315 | 0.328 |   3.082 |    2.086 | 
     | \tx_core/axi_master /U1196 | A v -> Y ^             | NAND2X1 | 0.111 | 0.152 |   3.234 |    2.238 | 
     | \tx_core/axi_master /U1197 | C ^ -> Y v             | AOI21X1 | 0.412 | 0.072 |   3.306 |    2.311 | 
     | \tx_core/axi_master /U1198 | B v -> Y ^             | NAND2X1 | 0.109 | 0.139 |   3.445 |    2.450 | 
     |                            | \m_r_ach.ARADDR [23] ^ |         | 0.109 | 0.000 |   3.446 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.445
= Slack Time                   -0.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.995 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.206 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.296 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.429 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^             | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.749 | 
     | \tx_core/axi_master /U1225 | B ^ -> Y v             | AOI22X1 | 0.330 | 0.352 |   3.095 |    2.100 | 
     | \tx_core/axi_master /U1226 | B v -> Y ^             | NAND2X1 | 0.108 | 0.138 |   3.233 |    2.238 | 
     | \tx_core/axi_master /U1227 | C ^ -> Y v             | AOI21X1 | 0.413 | 0.072 |   3.305 |    2.310 | 
     | \tx_core/axi_master /U1228 | B v -> Y ^             | NAND2X1 | 0.110 | 0.139 |   3.444 |    2.450 | 
     |                            | \m_r_ach.ARADDR [18] ^ |         | 0.110 | 0.000 |   3.445 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.440
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.990 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.211 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.300 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.434 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.765 | 
     | \tx_core/axi_master /U1243 | B ^ -> Y v             | AOI22X1 | 0.321 | 0.350 |   3.105 |    2.115 | 
     | \tx_core/axi_master /U1244 | B v -> Y ^             | NAND2X1 | 0.108 | 0.137 |   3.241 |    2.252 | 
     | \tx_core/axi_master /U1245 | C ^ -> Y v             | AOI21X1 | 0.394 | 0.066 |   3.308 |    2.318 | 
     | \tx_core/axi_master /U1246 | B v -> Y ^             | NAND2X1 | 0.104 | 0.132 |   3.440 |    2.450 | 
     |                            | \m_r_ach.ARADDR [15] ^ |         | 0.104 | 0.000 |   3.440 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.439
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.989 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.212 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.301 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.435 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.766 | 
     | \tx_core/axi_master /U1157 | B ^ -> Y v             | AOI22X1 | 0.320 | 0.291 |   3.046 |    2.057 | 
     | \tx_core/axi_master /U1158 | B v -> Y ^             | NAND2X1 | 0.118 | 0.152 |   3.198 |    2.209 | 
     | \tx_core/axi_master /U1159 | C ^ -> Y v             | AOI21X1 | 0.394 | 0.069 |   3.266 |    2.278 | 
     | \tx_core/axi_master /U1160 | B v -> Y ^             | NAND2X1 | 0.132 | 0.172 |   3.438 |    2.449 | 
     |                            | \m_r_ach.ARADDR [29] ^ |         | 0.132 | 0.001 |   3.439 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.436
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.986 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.215 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.304 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.438 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^            | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.768 | 
     | \tx_core/axi_master /U1296 | D ^ -> Y v            | AOI22X1 | 0.298 | 0.208 |   2.962 |    1.976 | 
     | \tx_core/axi_master /U1298 | A v -> Y ^            | NAND2X1 | 0.191 | 0.229 |   3.191 |    2.205 | 
     | \tx_core/axi_master /U1299 | C ^ -> Y v            | AOI21X1 | 0.395 | 0.084 |   3.275 |    2.289 | 
     | \tx_core/axi_master /U1300 | B v -> Y ^            | NAND2X1 | 0.124 | 0.160 |   3.435 |    2.449 | 
     |                            | \m_r_ach.ARADDR [6] ^ |         | 0.124 | 0.001 |   3.436 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.435
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.985 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.216 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.305 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.438 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^             | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.758 | 
     | \tx_core/axi_master /U1254 | B ^ -> Y v             | AOI22X1 | 0.321 | 0.341 |   3.085 |    2.099 | 
     | \tx_core/axi_master /U1256 | A v -> Y ^             | NAND2X1 | 0.114 | 0.156 |   3.240 |    2.255 | 
     | \tx_core/axi_master /U1257 | C ^ -> Y v             | AOI21X1 | 0.395 | 0.068 |   3.308 |    2.323 | 
     | \tx_core/axi_master /U1258 | B v -> Y ^             | NAND2X1 | 0.100 | 0.127 |   3.435 |    2.450 | 
     |                            | \m_r_ach.ARADDR [13] ^ |         | 0.100 | 0.000 |   3.435 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.429
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.979 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.222 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.311 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.444 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^             | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.764 | 
     | \tx_core/axi_master /U1261 | B ^ -> Y v             | AOI22X1 | 0.329 | 0.350 |   3.094 |    2.115 | 
     | \tx_core/axi_master /U1262 | B v -> Y ^             | NAND2X1 | 0.108 | 0.138 |   3.232 |    2.253 | 
     | \tx_core/axi_master /U1263 | C ^ -> Y v             | AOI21X1 | 0.394 | 0.067 |   3.298 |    2.319 | 
     | \tx_core/axi_master /U1264 | B v -> Y ^             | NAND2X1 | 0.103 | 0.131 |   3.429 |    2.450 | 
     |                            | \m_r_ach.ARADDR [12] ^ |         | 0.103 | 0.000 |   3.429 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.428
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.978 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.223 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.312 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.445 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.776 | 
     | \tx_core/axi_master /U1267 | B ^ -> Y v             | AOI22X1 | 0.318 | 0.347 |   3.102 |    2.123 | 
     | \tx_core/axi_master /U1268 | B v -> Y ^             | NAND2X1 | 0.105 | 0.133 |   3.235 |    2.257 | 
     | \tx_core/axi_master /U1269 | C ^ -> Y v             | AOI21X1 | 0.394 | 0.066 |   3.301 |    2.323 | 
     | \tx_core/axi_master /U1270 | B v -> Y ^             | NAND2X1 | 0.100 | 0.127 |   3.428 |    2.450 | 
     |                            | \m_r_ach.ARADDR [11] ^ |         | 0.100 | 0.000 |   3.428 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.426
= Slack Time                   -0.976
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.976 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.225 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.315 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.448 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^            | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.779 | 
     | \tx_core/axi_master /U1321 | B ^ -> Y v            | AOI22X1 | 0.318 | 0.340 |   3.094 |    2.119 | 
     | \tx_core/axi_master /U1322 | B v -> Y ^            | NAND2X1 | 0.111 | 0.142 |   3.236 |    2.261 | 
     | \tx_core/axi_master /U1323 | C ^ -> Y v            | AOI21X1 | 0.398 | 0.068 |   3.305 |    2.329 | 
     | \tx_core/axi_master /U1324 | B v -> Y ^            | NAND2X1 | 0.094 | 0.121 |   3.426 |    2.450 | 
     |                            | \m_r_ach.ARADDR [2] ^ |         | 0.094 | 0.000 |   3.426 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.422
= Slack Time                   -0.972
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.972 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.229 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.318 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.451 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.782 | 
     | \tx_core/axi_master /U1237 | D ^ -> Y v             | AOI22X1 | 0.299 | 0.215 |   2.969 |    1.997 | 
     | \tx_core/axi_master /U1238 | B v -> Y ^             | NAND2X1 | 0.195 | 0.222 |   3.191 |    2.219 | 
     | \tx_core/axi_master /U1239 | C ^ -> Y v             | AOI21X1 | 0.430 | 0.097 |   3.289 |    2.316 | 
     | \tx_core/axi_master /U1240 | B v -> Y ^             | NAND2X1 | 0.104 | 0.133 |   3.422 |    2.450 | 
     |                            | \m_r_ach.ARADDR [16] ^ |         | 0.104 | 0.000 |   3.422 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.418
= Slack Time                   -0.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.968 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.233 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.322 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.456 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.786 | 
     | \tx_core/axi_master /U1201 | B ^ -> Y v             | AOI22X1 | 0.322 | 0.292 |   3.046 |    2.078 | 
     | \tx_core/axi_master /U1202 | B v -> Y ^             | NAND2X1 | 0.103 | 0.130 |   3.176 |    2.208 | 
     | \tx_core/axi_master /U1203 | C ^ -> Y v             | AOI21X1 | 0.393 | 0.065 |   3.241 |    2.273 | 
     | \tx_core/axi_master /U1204 | B v -> Y ^             | NAND2X1 | 0.136 | 0.176 |   3.417 |    2.449 | 
     |                            | \m_r_ach.ARADDR [22] ^ |         | 0.136 | 0.001 |   3.418 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.418
= Slack Time                   -0.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.968 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.233 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.323 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.456 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^             | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.776 | 
     | \tx_core/axi_master /U1212 | B ^ -> Y v             | AOI22X1 | 0.328 | 0.338 |   3.081 |    2.114 | 
     | \tx_core/axi_master /U1214 | A v -> Y ^             | NAND2X1 | 0.108 | 0.150 |   3.231 |    2.264 | 
     | \tx_core/axi_master /U1215 | C ^ -> Y v             | AOI21X1 | 0.395 | 0.066 |   3.298 |    2.330 | 
     | \tx_core/axi_master /U1216 | B v -> Y ^             | NAND2X1 | 0.094 | 0.120 |   3.418 |    2.450 | 
     |                            | \m_r_ach.ARADDR [20] ^ |         | 0.094 | 0.000 |   3.418 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.401
= Slack Time                   -0.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.951 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.250 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.339 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.473 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.803 | 
     | \tx_core/axi_master /U1165 | B ^ -> Y v             | AOI22X1 | 0.317 | 0.258 |   3.012 |    2.061 | 
     | \tx_core/axi_master /U1166 | B v -> Y ^             | NAND2X1 | 0.122 | 0.151 |   3.163 |    2.212 | 
     | \tx_core/axi_master /U1167 | C ^ -> Y v             | AOI21X1 | 0.393 | 0.069 |   3.232 |    2.281 | 
     | \tx_core/axi_master /U1168 | B v -> Y ^             | NAND2X1 | 0.129 | 0.168 |   3.400 |    2.449 | 
     |                            | \m_r_ach.ARADDR [28] ^ |         | 0.129 | 0.001 |   3.401 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.364
= Slack Time                   -0.914
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.914 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.287 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.376 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.510 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^            | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.830 | 
     | \tx_core/axi_master /U1308 | D ^ -> Y v            | AOI22X1 | 0.299 | 0.186 |   2.929 |    2.015 | 
     | \tx_core/axi_master /U1310 | A v -> Y ^            | NAND2X1 | 0.131 | 0.172 |   3.102 |    2.188 | 
     | \tx_core/axi_master /U1311 | C ^ -> Y v            | AOI21X1 | 0.394 | 0.071 |   3.173 |    2.259 | 
     | \tx_core/axi_master /U1312 | B v -> Y ^            | NAND2X1 | 0.148 | 0.190 |   3.362 |    2.449 | 
     |                            | \m_r_ach.ARADDR [4] ^ |         | 0.148 | 0.001 |   3.364 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.355
= Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.905 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.296 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.385 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.518 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.849 | 
     | \tx_core/axi_master /U1272 | D ^ -> Y v             | AOI22X1 | 0.303 | 0.227 |   2.981 |    2.076 | 
     | \tx_core/axi_master /U1274 | A v -> Y ^             | NAND2X1 | 0.106 | 0.145 |   3.126 |    2.221 | 
     | \tx_core/axi_master /U1275 | C ^ -> Y v             | AOI21X1 | 0.402 | 0.068 |   3.195 |    2.289 | 
     | \tx_core/axi_master /U1276 | B v -> Y ^             | NAND2X1 | 0.124 | 0.160 |   3.355 |    2.449 | 
     |                            | \m_r_ach.ARADDR [10] ^ |         | 0.124 | 0.001 |   3.355 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.350
= Slack Time                   -0.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.900 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.301 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.390 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.524 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^            | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.854 | 
     | \tx_core/axi_master /U1285 | D ^ -> Y v            | AOI22X1 | 0.298 | 0.183 |   2.937 |    2.037 | 
     | \tx_core/axi_master /U1286 | B v -> Y ^            | NAND2X1 | 0.123 | 0.157 |   3.094 |    2.194 | 
     | \tx_core/axi_master /U1287 | C ^ -> Y v            | AOI21X1 | 0.394 | 0.070 |   3.164 |    2.264 | 
     | \tx_core/axi_master /U1288 | B v -> Y ^            | NAND2X1 | 0.144 | 0.185 |   3.349 |    2.449 | 
     |                            | \m_r_ach.ARADDR [8] ^ |         | 0.144 | 0.001 |   3.350 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.341
= Slack Time                   -0.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.891 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.310 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.399 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.533 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.863 | 
     | \tx_core/axi_master /U1182 | D ^ -> Y v             | AOI22X1 | 0.298 | 0.184 |   2.939 |    2.048 | 
     | \tx_core/axi_master /U1184 | A v -> Y ^             | NAND2X1 | 0.127 | 0.169 |   3.108 |    2.217 | 
     | \tx_core/axi_master /U1185 | C ^ -> Y v             | AOI21X1 | 0.396 | 0.071 |   3.179 |    2.288 | 
     | \tx_core/axi_master /U1186 | B v -> Y ^             | NAND2X1 | 0.125 | 0.162 |   3.340 |    2.449 | 
     |                            | \m_r_ach.ARADDR [25] ^ |         | 0.125 | 0.001 |   3.341 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.336
= Slack Time                   -0.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.886 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.314 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.404 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.537 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^            | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.868 | 
     | \tx_core/axi_master /U1332 | D ^ -> Y v            | AOI22X1 | 0.298 | 0.227 |   2.981 |    2.095 | 
     | \tx_core/axi_master /U1334 | A v -> Y ^            | NAND2X1 | 0.118 | 0.159 |   3.140 |    2.254 | 
     | \tx_core/axi_master /U1335 | C ^ -> Y v            | AOI21X1 | 0.416 | 0.075 |   3.215 |    2.328 | 
     | \tx_core/axi_master /U1336 | B v -> Y ^            | NAND2X1 | 0.094 | 0.122 |   3.336 |    2.450 | 
     |                            | \m_r_ach.ARADDR [0] ^ |         | 0.094 | 0.000 |   3.336 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.314
= Slack Time                   -0.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.864 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.337 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.426 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.560 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^             | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.880 | 
     | \tx_core/axi_master /U1189 | D ^ -> Y v             | AOI22X1 | 0.297 | 0.214 |   2.957 |    2.094 | 
     | \tx_core/axi_master /U1190 | B v -> Y ^             | NAND2X1 | 0.103 | 0.131 |   3.088 |    2.224 | 
     | \tx_core/axi_master /U1191 | C ^ -> Y v             | AOI21X1 | 0.400 | 0.067 |   3.155 |    2.291 | 
     | \tx_core/axi_master /U1192 | B v -> Y ^             | NAND2X1 | 0.123 | 0.158 |   3.313 |    2.450 | 
     |                            | \m_r_ach.ARADDR [24] ^ |         | 0.123 | 0.000 |   3.314 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.313
= Slack Time                   -0.863
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.863 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.338 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.427 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.561 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.891 | 
     | \tx_core/axi_master /U1145 | D ^ -> Y v             | AOI22X1 | 0.298 | 0.165 |   2.920 |    2.057 | 
     | \tx_core/axi_master /U1146 | B v -> Y ^             | NAND2X1 | 0.119 | 0.153 |   3.073 |    2.210 | 
     | \tx_core/axi_master /U1147 | C ^ -> Y v             | AOI21X1 | 0.393 | 0.069 |   3.141 |    2.278 | 
     | \tx_core/axi_master /U1148 | B v -> Y ^             | NAND2X1 | 0.132 | 0.171 |   3.312 |    2.449 | 
     |                            | \m_r_ach.ARADDR [31] ^ |         | 0.132 | 0.001 |   3.313 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.311
= Slack Time                   -0.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.861 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.247 | 1.201 |   1.201 |    0.339 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^            | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.429 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v            | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.562 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^            | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.893 | 
     | \tx_core/axi_master /U1279 | D ^ -> Y v            | AOI22X1 | 0.299 | 0.185 |   2.939 |    2.078 | 
     | \tx_core/axi_master /U1280 | B v -> Y ^            | NAND2X1 | 0.104 | 0.131 |   3.071 |    2.209 | 
     | \tx_core/axi_master /U1281 | C ^ -> Y v            | AOI21X1 | 0.427 | 0.075 |   3.145 |    2.284 | 
     | \tx_core/axi_master /U1282 | B v -> Y ^            | NAND2X1 | 0.127 | 0.165 |   3.311 |    2.449 | 
     |                            | \m_r_ach.ARADDR [9] ^ |         | 0.127 | 0.001 |   3.311 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.306
= Slack Time                   -0.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.856 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.345 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.435 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.568 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.899 | 
     | \tx_core/axi_master /U1230 | D ^ -> Y v             | AOI22X1 | 0.295 | 0.141 |   2.895 |    2.039 | 
     | \tx_core/axi_master /U1232 | A v -> Y ^             | NAND2X1 | 0.116 | 0.156 |   3.051 |    2.196 | 
     | \tx_core/axi_master /U1233 | C ^ -> Y v             | AOI21X1 | 0.393 | 0.068 |   3.119 |    2.264 | 
     | \tx_core/axi_master /U1234 | B v -> Y ^             | NAND2X1 | 0.144 | 0.185 |   3.305 |    2.449 | 
     |                            | \m_r_ach.ARADDR [17] ^ |         | 0.144 | 0.001 |   3.306 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.306
= Slack Time                   -0.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.856 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.345 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.435 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.568 | 
     | \tx_core/axi_master /U1122 | B v -> Y ^             | NOR2X1  | 1.947 | 1.320 |   2.743 |    1.888 | 
     | \tx_core/axi_master /U1249 | D ^ -> Y v             | AOI22X1 | 0.297 | 0.232 |   2.976 |    2.120 | 
     | \tx_core/axi_master /U1250 | B v -> Y ^             | NAND2X1 | 0.103 | 0.131 |   3.106 |    2.251 | 
     | \tx_core/axi_master /U1251 | C ^ -> Y v             | AOI21X1 | 0.406 | 0.069 |   3.175 |    2.319 | 
     | \tx_core/axi_master /U1252 | B v -> Y ^             | NAND2X1 | 0.102 | 0.130 |   3.305 |    2.450 | 
     |                            | \m_r_ach.ARADDR [14] ^ |         | 0.102 | 0.000 |   3.306 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.295
= Slack Time                   -0.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.845 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.247 | 1.201 |   1.201 |    0.355 | 
     | \tx_core/axi_master /U1120 | A v -> Y ^             | NOR2X1  | 0.092 | 0.089 |   1.290 |    0.445 | 
     | \tx_core/axi_master /U1121 | B ^ -> Y v             | NAND2X1 | 0.148 | 0.133 |   1.424 |    0.578 | 
     | \tx_core/axi_master /U1142 | B v -> Y ^             | NOR2X1  | 1.965 | 1.331 |   2.754 |    1.909 | 
     | \tx_core/axi_master /U1151 | D ^ -> Y v             | AOI22X1 | 0.299 | 0.232 |   2.986 |    2.141 | 
     | \tx_core/axi_master /U1152 | B v -> Y ^             | NAND2X1 | 0.100 | 0.125 |   3.112 |    2.266 | 
     | \tx_core/axi_master /U1153 | C ^ -> Y v             | AOI21X1 | 0.396 | 0.065 |   3.177 |    2.332 | 
     | \tx_core/axi_master /U1154 | B v -> Y ^             | NAND2X1 | 0.093 | 0.118 |   3.295 |    2.450 | 
     |                            | \m_r_ach.ARADDR [30] ^ |         | 0.093 | 0.000 |   3.295 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.670
= Slack Time                   -0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                               |         |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.380 | 
     | \tx_core/axi_master /U484 | A ^ -> Y v                    | NOR2X1  | 0.116 | 0.106 |   0.706 |    0.486 | 
     | \tx_core/axi_master /U25  | C v -> Y ^                    | NAND3X1 | 0.115 | 0.120 |   0.825 |    0.605 | 
     | \tx_core/axi_master /U38  | B ^ -> Y ^                    | OR2X2   | 1.263 | 0.849 |   1.674 |    1.454 | 
     | \tx_core/axi_master /U4   | A ^ -> Y v                    | INVX1   | 0.201 | 0.264 |   1.939 |    1.718 | 
     | \tx_core/axi_master /U37  | B v -> Y ^                    | NAND2X1 | 0.090 | 0.112 |   2.050 |    1.830 | 
     | \tx_core/axi_master /U32  | A ^ -> Y v                    | OAI21X1 | 0.088 | 0.090 |   2.141 |    1.920 | 
     | \tx_core/axi_master /U31  | A v -> Y ^                    | INVX2   | 0.144 | 0.129 |   2.270 |    2.050 | 
     | \tx_core/axi_master /U475 | B ^ -> Y v                    | NAND2X1 | 0.076 | 0.066 |   2.335 |    2.115 | 
     | \tx_core/axi_master /U848 | C v -> Y ^                    | OAI21X1 | 0.135 | 0.094 |   2.429 |    2.209 | 
     | \tx_core/axi_master /U849 | B ^ -> Y v                    | NOR2X1  | 0.249 | 0.231 |   2.661 |    2.441 | 
     |                           | \memif_pcfifo1.f0_wdata [2] v |         | 0.249 | 0.010 |   2.670 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.669
= Slack Time                   -0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.381 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.440 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.488 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.573 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.623 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.787 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.935 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.208 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.377 | 
     | \tx_core/axi_master /U3100 | S v -> Y v                     | MUX2X1  | 0.102 | 1.073 |   2.668 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [62] v |         | 0.102 | 0.000 |   2.669 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [35] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.668
= Slack Time                   -0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.382 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.441 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.489 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.574 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.624 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.788 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.936 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.209 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.378 | 
     | \tx_core/axi_master /U3046 | S v -> Y v                     | MUX2X1  | 0.091 | 1.072 |   2.667 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [35] v |         | 0.091 | 0.000 |   2.668 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [54] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.666
= Slack Time                   -0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.384 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.443 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.490 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.575 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.626 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.789 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.937 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.211 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.379 | 
     | \tx_core/axi_master /U3084 | S v -> Y v                     | MUX2X1  | 0.097 | 1.071 |   2.666 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [54] v |         | 0.097 | 0.000 |   2.666 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [55] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.666
= Slack Time                   -0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.384 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.443 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.490 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.575 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.626 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.790 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.938 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.211 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.379 | 
     | \tx_core/axi_master /U3086 | S v -> Y v                     | MUX2X1  | 0.094 | 1.071 |   2.666 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [55] v |         | 0.094 | 0.000 |   2.666 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [42] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.666
= Slack Time                   -0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.384 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.443 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.491 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.576 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.626 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.790 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.938 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.211 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.379 | 
     | \tx_core/axi_master /U3060 | S v -> Y v                     | MUX2X1  | 0.103 | 1.070 |   2.666 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [42] v |         | 0.103 | 0.000 |   2.666 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [57] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.665
= Slack Time                   -0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.385 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.444 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.491 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.576 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.627 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.790 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.938 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.212 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.380 | 
     | \tx_core/axi_master /U3090 | S v -> Y v                     | MUX2X1  | 0.094 | 1.070 |   2.665 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [57] v |         | 0.094 | 0.000 |   2.665 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [46] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.665
= Slack Time                   -0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.385 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.444 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.492 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.577 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.627 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.791 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.939 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.212 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.381 | 
     | \tx_core/axi_master /U3068 | S v -> Y v                     | MUX2X1  | 0.094 | 1.069 |   2.664 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [46] v |         | 0.094 | 0.000 |   2.665 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [34] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.664
= Slack Time                   -0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.386 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.445 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.492 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.577 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.628 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.791 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.939 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.213 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.381 | 
     | \tx_core/axi_master /U3044 | S v -> Y v                     | MUX2X1  | 0.087 | 1.069 |   2.664 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [34] v |         | 0.087 | 0.000 |   2.664 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [49] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.664
= Slack Time                   -0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.386 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.445 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.493 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.578 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.628 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.792 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.940 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.213 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.382 | 
     | \tx_core/axi_master /U3074 | S v -> Y v                     | MUX2X1  | 0.089 | 1.068 |   2.663 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [49] v |         | 0.089 | 0.000 |   2.664 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [47] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.663
= Slack Time                   -0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.387 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.446 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.493 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.578 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.629 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.792 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.941 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.214 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.382 | 
     | \tx_core/axi_master /U3070 | S v -> Y v                     | MUX2X1  | 0.085 | 1.068 |   2.663 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [47] v |         | 0.085 | 0.000 |   2.663 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [45] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.661
= Slack Time                   -0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.389 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.448 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.496 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.581 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.631 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.795 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.943 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.216 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.385 | 
     | \tx_core/axi_master /U3066 | S v -> Y v                     | MUX2X1  | 0.082 | 1.065 |   2.661 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [45] v |         | 0.082 | 0.000 |   2.661 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [37] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.659
= Slack Time                   -0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.391 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.450 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.498 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.583 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.633 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.797 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.945 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.218 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.387 | 
     | \tx_core/axi_master /U3050 | S v -> Y v                     | MUX2X1  | 0.089 | 1.063 |   2.659 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [37] v |         | 0.089 | 0.000 |   2.659 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [32] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.658
= Slack Time                   -0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.392 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.450 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.498 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.583 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.633 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.797 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.945 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.218 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.387 | 
     | \tx_core/axi_master /U3040 | S v -> Y v                     | MUX2X1  | 0.088 | 1.063 |   2.658 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [32] v |         | 0.088 | 0.000 |   2.658 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [53] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.657
= Slack Time                   -0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.393 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.452 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.499 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.584 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.635 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.798 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.947 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.220 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.388 | 
     | \tx_core/axi_master /U3082 | S v -> Y v                     | MUX2X1  | 0.088 | 1.062 |   2.657 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [53] v |         | 0.088 | 0.000 |   2.657 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [56] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.652
= Slack Time                   -0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.398 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.456 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.504 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.589 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.639 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.803 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.951 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.224 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.393 | 
     | \tx_core/axi_master /U3088 | S v -> Y v                     | MUX2X1  | 0.088 | 1.057 |   2.652 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [56] v |         | 0.088 | 0.000 |   2.652 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [58] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.652
= Slack Time                   -0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.398 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.456 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.504 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.589 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.639 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.803 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.951 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.224 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.393 | 
     | \tx_core/axi_master /U3092 | S v -> Y v                     | MUX2X1  | 0.085 | 1.057 |   2.652 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [58] v |         | 0.085 | 0.000 |   2.652 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [52] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.649
= Slack Time                   -0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] v             |         | 0.000 |       |   0.600 |    0.401 | 
     | \tx_core/axi_master /U606  | A v -> Y ^                     | NOR2X1  | 0.048 | 0.059 |   0.659 |    0.460 | 
     | \tx_core/axi_master /U861  | B ^ -> Y v                     | NAND2X1 | 0.056 | 0.048 |   0.706 |    0.507 | 
     | \tx_core/axi_master /U622  | B v -> Y ^                     | NOR2X1  | 0.086 | 0.085 |   0.791 |    0.592 | 
     | \tx_core/axi_master /U463  | A ^ -> Y v                     | INVX1   | 0.047 | 0.050 |   0.842 |    0.643 | 
     | \tx_core/axi_master /U431  | A v -> Y ^                     | NAND2X1 | 0.193 | 0.164 |   1.005 |    0.806 | 
     | \tx_core/axi_master /U571  | A ^ -> Y v                     | INVX4   | 0.164 | 0.148 |   1.154 |    0.955 | 
     | \tx_core/axi_master /U443  | A v -> Y ^                     | INVX1   | 0.289 | 0.273 |   1.427 |    1.228 | 
     | \tx_core/axi_master /U612  | A ^ -> Y v                     | INVX8   | 0.492 | 0.169 |   1.595 |    1.396 | 
     | \tx_core/axi_master /U3080 | S v -> Y v                     | MUX2X1  | 0.087 | 1.054 |   2.649 |    2.450 | 
     |                            | \memif_pdfifo0.f0_wdata [52] v |         | 0.087 | 0.000 |   2.649 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------+ 

