
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="../css/hdl2html.css"/>
</head>
<body id="hdl2html">
  <tt><a name="1"/><span style="color:red">%s%%s%%s%%s%%s%1%s%%s%</span><span class="keyword">module</span>%s%timer_8_bit%s%(<br/>
<a name="2"/><span style="color:red">%s%%s%%s%%s%%s%2%s%%s%</span>%t%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%PCLK,<br/>
<a name="3"/><span style="color:red">%s%%s%%s%%s%%s%3%s%%s%</span>%t%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%PRESETn,<br/>
<a name="4"/><span style="color:red">%s%%s%%s%%s%%s%4%s%%s%</span>%t%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%PSEL,<br/>
<a name="5"/><span style="color:red">%s%%s%%s%%s%%s%5%s%%s%</span>%t%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%PWRITE,<br/>
<a name="6"/><span style="color:red">%s%%s%%s%%s%%s%6%s%%s%</span>%t%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%PENABLE,<br/>
<a name="7"/><span style="color:red">%s%%s%%s%%s%%s%7%s%%s%</span>%t%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%[1:0]%s%PADDR,<br/>
<a name="8"/><span style="color:red">%s%%s%%s%%s%%s%8%s%%s%</span>%t%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%[7:0]%s%PWDATA,<br/>
<a name="9"/><span style="color:red">%s%%s%%s%%s%%s%9%s%%s%</span>%t%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%[3:0]%s%CLK_in,<br/>
<a name="10"/><span style="color:red">%s%%s%%s%%s%10%s%%s%</span><br/>
<a name="11"/><span style="color:red">%s%%s%%s%%s%11%s%%s%</span>%t%<span class="keyword">output</span>%s%<span class="keyword">reg</span>%s%[7:0]%s%PRDATA,<br/>
<a name="12"/><span style="color:red">%s%%s%%s%%s%12%s%%s%</span>%t%<span class="keyword">output</span>%s%<span class="keyword">reg</span>%s%PREADY,<br/>
<a name="13"/><span style="color:red">%s%%s%%s%%s%13%s%%s%</span>%t%<span class="keyword">output</span>%s%<span class="keyword">reg</span>%s%PSLVERR,<br/>
<a name="14"/><span style="color:red">%s%%s%%s%%s%14%s%%s%</span>%t%<span class="keyword">output</span>%s%<span class="keyword">reg</span>%s%tmr_udf,<br/>
<a name="15"/><span style="color:red">%s%%s%%s%%s%15%s%%s%</span>%t%<span class="keyword">output</span>%s%<span class="keyword">reg</span>%s%tmr_ovf<br/>
<a name="16"/><span style="color:red">%s%%s%%s%%s%16%s%%s%</span>);<br/>
<a name="17"/><span style="color:red">%s%%s%%s%%s%17%s%%s%</span><br/>
<a name="18"/><span style="color:red">%s%%s%%s%%s%18%s%%s%</span><span class="keyword">wire</span>%s%[7:0]%s%PRDATA_wire;<br/>
<a name="19"/><span style="color:red">%s%%s%%s%%s%19%s%%s%</span><span class="keyword">wire</span>%s%PREADY_wire;<br/>
<a name="20"/><span style="color:red">%s%%s%%s%%s%20%s%%s%</span><span class="keyword">wire</span>%s%PSLVERR_wire;<br/>
<a name="21"/><span style="color:red">%s%%s%%s%%s%21%s%%s%</span><span class="keyword">wire</span>%s%tmr_udf_wire;<br/>
<a name="22"/><span style="color:red">%s%%s%%s%%s%22%s%%s%</span><span class="keyword">wire</span>%s%tmr_ovf_wire;<br/>
<a name="23"/><span style="color:red">%s%%s%%s%%s%23%s%%s%</span><br/>
<a name="24"/><span style="color:red">%s%%s%%s%%s%24%s%%s%</span><span class="keyword">wire</span>%s%[1:0]%s%status;<br/>
<a name="25"/><span style="color:red">%s%%s%%s%%s%25%s%%s%</span><span class="keyword">wire</span>%s%[7:0]%s%reg_TDR;<br/>
<a name="26"/><span style="color:red">%s%%s%%s%%s%26%s%%s%</span><span class="keyword">wire</span>%s%[7:0]%s%reg_TCR;<br/>
<a name="27"/><span style="color:red">%s%%s%%s%%s%27%s%%s%</span><span class="keyword">wire</span>%s%[7:0]%s%reg_TSR;<br/>
<a name="28"/><span style="color:red">%s%%s%%s%%s%28%s%%s%</span><span class="keyword">wire</span>%s%clock_counter;<br/>
<a name="29"/><span style="color:red">%s%%s%%s%%s%29%s%%s%</span><span class="keyword">wire</span>%s%[7:0]%s%counter_value;<br/>
<a name="30"/><span style="color:red">%s%%s%%s%%s%30%s%%s%</span><br/>
<a name="31"/><span style="color:red">%s%%s%%s%%s%31%s%%s%</span><span class="keyword">always</span>%s%@%s%(*)%s%<span class="keyword">begin</span><br/>
<a name="32"/><span style="color:red">%s%%s%%s%%s%32%s%%s%</span>%t%PRDATA%s%=%s%PRDATA_wire;<br/>
<a name="33"/><span style="color:red">%s%%s%%s%%s%33%s%%s%</span>%t%PREADY%s%=%s%PREADY_wire;<br/>
<a name="34"/><span style="color:red">%s%%s%%s%%s%34%s%%s%</span>%t%PSLVERR%s%=%s%PSLVERR_wire;<br/>
<a name="35"/><span style="color:red">%s%%s%%s%%s%35%s%%s%</span>%t%tmr_udf%s%=%s%tmr_udf_wire;<br/>
<a name="36"/><span style="color:red">%s%%s%%s%%s%36%s%%s%</span>%t%tmr_ovf%s%=%s%tmr_ovf_wire;<br/>
<a name="37"/><span style="color:red">%s%%s%%s%%s%37%s%%s%</span><span class="keyword">end</span><br/>
<a name="38"/><span style="color:red">%s%%s%%s%%s%38%s%%s%</span><br/>
<a name="39"/><span style="color:red">%s%%s%%s%%s%39%s%%s%</span>read_write_control%s%IC1%s%(<br/>
<a name="40"/><span style="color:red">%s%%s%%s%%s%40%s%%s%</span>%t%.PCLK(PCLK),<br/>
<a name="41"/><span style="color:red">%s%%s%%s%%s%41%s%%s%</span>%t%.PRESETn(PRESETn),<br/>
<a name="42"/><span style="color:red">%s%%s%%s%%s%42%s%%s%</span>%t%.PSEL(PSEL),<br/>
<a name="43"/><span style="color:red">%s%%s%%s%%s%43%s%%s%</span>%t%.PWRITE(PWRITE),<br/>
<a name="44"/><span style="color:red">%s%%s%%s%%s%44%s%%s%</span>%t%.PENABLE(PENABLE),<br/>
<a name="45"/><span style="color:red">%s%%s%%s%%s%45%s%%s%</span>%t%.PADDR(PADDR),<br/>
<a name="46"/><span style="color:red">%s%%s%%s%%s%46%s%%s%</span>%t%.PWDATA(PWDATA),<br/>
<a name="47"/><span style="color:red">%s%%s%%s%%s%47%s%%s%</span>%t%.tmr_udf(tmr_udf),<br/>
<a name="48"/><span style="color:red">%s%%s%%s%%s%48%s%%s%</span>%t%.tmr_ovf(tmr_ovf),<br/>
<a name="49"/><span style="color:red">%s%%s%%s%%s%49%s%%s%</span>%t%.status(status),<br/>
<a name="50"/><span style="color:red">%s%%s%%s%%s%50%s%%s%</span>%t%.PRDATA(PRDATA_wire),<br/>
<a name="51"/><span style="color:red">%s%%s%%s%%s%51%s%%s%</span>%t%.PREADY(PREADY_wire),<br/>
<a name="52"/><span style="color:red">%s%%s%%s%%s%52%s%%s%</span>%t%.PSLVERR(PSLVERR_wire),<br/>
<a name="53"/><span style="color:red">%s%%s%%s%%s%53%s%%s%</span>%t%.reg_TDR(reg_TDR),<br/>
<a name="54"/><span style="color:red">%s%%s%%s%%s%54%s%%s%</span>%t%.reg_TCR(reg_TCR),<br/>
<a name="55"/><span style="color:red">%s%%s%%s%%s%55%s%%s%</span>%t%.reg_TSR(reg_TSR)<br/>
<a name="56"/><span style="color:red">%s%%s%%s%%s%56%s%%s%</span>);<br/>
<a name="57"/><span style="color:red">%s%%s%%s%%s%57%s%%s%</span><br/>
<a name="58"/><span style="color:red">%s%%s%%s%%s%58%s%%s%</span>control_logic%s%IC2%s%(<br/>
<a name="59"/><span style="color:red">%s%%s%%s%%s%59%s%%s%</span>%t%.CLK_in(CLK_in),<br/>
<a name="60"/><span style="color:red">%s%%s%%s%%s%60%s%%s%</span>%t%.reg_TCR(reg_TCR),<br/>
<a name="61"/><span style="color:red">%s%%s%%s%%s%61%s%%s%</span>%t%.clock_counter(clock_counter)<br/>
<a name="62"/><span style="color:red">%s%%s%%s%%s%62%s%%s%</span>);<br/>
<a name="63"/><span style="color:red">%s%%s%%s%%s%63%s%%s%</span><br/>
<a name="64"/><span style="color:red">%s%%s%%s%%s%64%s%%s%</span>timer_counter%s%IC3%s%(<br/>
<a name="65"/><span style="color:red">%s%%s%%s%%s%65%s%%s%</span>%t%.PCLK(PCLK),<br/>
<a name="66"/><span style="color:red">%s%%s%%s%%s%66%s%%s%</span>%t%.PRESETn(PRESETn),<br/>
<a name="67"/><span style="color:red">%s%%s%%s%%s%67%s%%s%</span>%t%.clock_counter(clock_counter),<br/>
<a name="68"/><span style="color:red">%s%%s%%s%%s%68%s%%s%</span>%t%.reg_TDR(reg_TDR),<br/>
<a name="69"/><span style="color:red">%s%%s%%s%%s%69%s%%s%</span>%t%.reg_TCR(reg_TCR),<br/>
<a name="70"/><span style="color:red">%s%%s%%s%%s%70%s%%s%</span>%t%.counter_value(counter_value)<br/>
<a name="71"/><span style="color:red">%s%%s%%s%%s%71%s%%s%</span>);<br/>
<a name="72"/><span style="color:red">%s%%s%%s%%s%72%s%%s%</span><br/>
<a name="73"/><span style="color:red">%s%%s%%s%%s%73%s%%s%</span>comparison%s%IC4%s%(<br/>
<a name="74"/><span style="color:red">%s%%s%%s%%s%74%s%%s%</span>%t%.PCLK(PCLK),<br/>
<a name="75"/><span style="color:red">%s%%s%%s%%s%75%s%%s%</span>%t%.PRESETn(PRESETn),<br/>
<a name="76"/><span style="color:red">%s%%s%%s%%s%76%s%%s%</span>%t%.status(status),<br/>
<a name="77"/><span style="color:red">%s%%s%%s%%s%77%s%%s%</span>%t%.reg_TCR(reg_TCR),<br/>
<a name="78"/><span style="color:red">%s%%s%%s%%s%78%s%%s%</span>%t%.reg_TSR(reg_TSR),<br/>
<a name="79"/><span style="color:red">%s%%s%%s%%s%79%s%%s%</span>%t%.counter_value(counter_value),<br/>
<a name="80"/><span style="color:red">%s%%s%%s%%s%80%s%%s%</span>%t%.tmr_udf(tmr_udf_wire),<br/>
<a name="81"/><span style="color:red">%s%%s%%s%%s%81%s%%s%</span>%t%.tmr_ovf(tmr_ovf_wire)<br/>
<a name="82"/><span style="color:red">%s%%s%%s%%s%82%s%%s%</span>);<br/>
<a name="83"/><span style="color:red">%s%%s%%s%%s%83%s%%s%</span><br/>
<a name="84"/><span style="color:red">%s%%s%%s%%s%84%s%%s%</span><span class="keyword">endmodule</span><br/>
</tt>
<script type="text/javascript" src="../scripts/buildsrcpage.js"></script>
  
</body>
</html>
