<h1 align="center">Hi ğŸ‘‹, I'm Shubham</h1>
<h3 align="center">VLSI & Electrical Engineer | Digital Design | Power Systems Enthusiast</h3>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=Sanjeen1&label=Profile%20Views&color=brightgreen&style=for-the-badge" />
</p>

---

## ğŸ‘¨â€ğŸ’» About Me

- ğŸ”­ Passionate about **VLSI Design & Semiconductor Technology**
- âš¡ Strong foundation in **Digital Electronics, CMOS & Power Systems**
- ğŸ§  Interested in **RTL Design, Physical Design & Verification**
- ğŸ›  Love building projects combining **Hardware + Programming**
- ğŸ“ˆ Preparing for core engineering opportunities & research roles
- ğŸ’¬ Ask me about Digital Circuits, Control Systems & GATE concepts

---

## ğŸ›  Tech Stack

### ğŸ’» Programming
C | C++ | Python

### ğŸ”Œ VLSI & Hardware
Verilog | SystemVerilog | FPGA | CMOS Design

### âš™ Core Electrical
Power Systems | Control Systems | Electrical Machines | Power Electronics

### ğŸ§° Tools
Cadence | Synopsys | ModelSim | Xilinx Vivado | MATLAB

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Sanjeen1&show_icons=true&theme=tokyonight" height="160"/>
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Sanjeen1&theme=tokyonight" height="160"/>
</p>

---

## ğŸŒ± Currently Learning

- Physical Design Flow
- Static Timing Analysis (STA)
- Low Power VLSI
- Advanced Verification Methodologies

---

## ğŸ“„ Resume

ğŸ“ [View My Resume](YOUR_RESUME_LINK_HERE)

---

## ğŸ“« Connect With Me

- ğŸ’¼ LinkedIn: YOUR_LINKEDIN_LINK
- ğŸ“§ Email: sanjeen598@gmail.com
- ğŸŒ GitHub: https://github.com/Sanjeen1

---

â­ *"Designing circuits today that power the technology of tomorrow."*
