Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: FPGA_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGA_main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGA_main"
Output Format                      : NGC
Target Device                      : xc3s250e-5-vq100

---- Source Options
Top Module Name                    : FPGA_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/LTC_clockgen.vhd" in Library work.
Architecture behavioral of Entity ltc_clockgen is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/LTC_frame_counter.vhd" in Library work.
Architecture behavioral of Entity ltc_frame_counter is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/ltc_biphase_gen.vhd" in Library work.
Architecture behavioral of Entity ltc_biphase_gen is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/digital_pll_phase_detector.vhd" in Library work.
Architecture behavioral of Entity digital_pll_phase_detector is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/digital_phase_loop.vhd" in Library work.
Entity <digital_phase_loop> compiled.
Entity <digital_phase_loop> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/GPS_phase_detect.vhd" in Library work.
Architecture behavioral of Entity gps_phase_detect is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/GPS_phase_loop.vhd" in Library work.
Architecture behavioral of Entity gps_phase_loop is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/ad5660_serial_out.vhd" in Library work.
Architecture behavioral of Entity ad5660_serial_out is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/GPS_PLL.vhd" in Library work.
Architecture behavioral of Entity gps_pll is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/ad5660_serial_DAC.vhd" in Library work.
Architecture behavioral of Entity ad5660_serial_dac is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/digital_pll.vhd" in Library work.
Entity <digital_pll> compiled.
Entity <digital_pll> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" in Library work.
Architecture behavioral of Entity ocxo_clk is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/pulse_gen.vhd" in Library work.
Architecture behavioral of Entity pulse_gen is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/I2C_engine.vhd" in Library work.
Architecture behavioral of Entity i2c_engine is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/LTC_generator.vhd" in Library work.
Architecture behavioral of Entity ltc_generator is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/com_control.vhd" in Library work.
Architecture behavioral of Entity com_control is up to date.
Compiling vhdl file "C:/PT8616/SW_ver2.4/FPGA/FPGA_main.vhd" in Library work.
Entity <fpga_main> compiled.
Entity <fpga_main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <FPGA_main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ad5660_serial_out> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GPS_PLL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ad5660_serial_DAC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digital_PLL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OCXO_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pulse_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <I2C_engine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LTC_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <com_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GPS_phase_detect> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GPS_phase_loop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digital_pll_phase_detector> in library <work> (architecture <behavioral>) with generics.
	vcxo_div_per = 2376

Analyzing hierarchy for entity <digital_phase_loop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LTC_clockgen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LTC_frame_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ltc_biphase_gen> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <FPGA_main> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <diff_buf_clk> in unit <FPGA_main>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <diff_buf_clk> in unit <FPGA_main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <diff_buf_clk> in unit <FPGA_main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <diff_buf_clk> in unit <FPGA_main>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <diff_buf_clk> in unit <FPGA_main>.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/FPGA_main.vhd" line 424: Unconnected output port 'LOCKED_OUT' of component 'OCXO_clk'.
WARNING:Xst:790 - "C:/PT8616/SW_ver2.4/FPGA/FPGA_main.vhd" line 626: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <genlock_register> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <genlock_register> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <FPGA_main> analyzed. Unit <FPGA_main> generated.

Analyzing Entity <ad5660_serial_out> in library <work> (Architecture <behavioral>).
Entity <ad5660_serial_out> analyzed. Unit <ad5660_serial_out> generated.

Analyzing Entity <GPS_PLL> in library <work> (Architecture <behavioral>).
Entity <GPS_PLL> analyzed. Unit <GPS_PLL> generated.

Analyzing Entity <GPS_phase_detect> in library <work> (Architecture <behavioral>).
Entity <GPS_phase_detect> analyzed. Unit <GPS_phase_detect> generated.

Analyzing Entity <GPS_phase_loop> in library <work> (Architecture <behavioral>).
Entity <GPS_phase_loop> analyzed. Unit <GPS_phase_loop> generated.

Analyzing Entity <ad5660_serial_DAC> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/PT8616/SW_ver2.4/FPGA/ad5660_serial_DAC.vhd" line 120: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <decimation_i>, <sclk>, <bit_count>
Entity <ad5660_serial_DAC> analyzed. Unit <ad5660_serial_DAC> generated.

Analyzing Entity <digital_PLL> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/digital_pll.vhd" line 89: Unconnected output port 'lock_warning_o' of component 'digital_pll_phase_detector'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/digital_pll.vhd" line 89: Unconnected output port 'lock_error_o' of component 'digital_pll_phase_detector'.
Entity <digital_PLL> analyzed. Unit <digital_PLL> generated.

Analyzing generic Entity <digital_pll_phase_detector> in library <work> (Architecture <behavioral>).
	vcxo_div_per = 2376
Entity <digital_pll_phase_detector> analyzed. Unit <digital_pll_phase_detector> generated.

Analyzing Entity <digital_phase_loop> in library <work> (Architecture <behavioral>).
Entity <digital_phase_loop> analyzed. Unit <digital_phase_loop> generated.

Analyzing Entity <OCXO_clk> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 84: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK0' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK90' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK270' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLKDV' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK2X' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK2X180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLKFX180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'STATUS' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'PSDONE' of component 'DCM_SP'.
WARNING:Xst:2211 - "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd" line 88: Instantiating black box module <DCM_SP>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKFX_MULTIPLY =  10" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKIN_PERIOD =  100.0000000000000000" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
Entity <OCXO_clk> analyzed. Unit <OCXO_clk> generated.

Analyzing Entity <pulse_gen> in library <work> (Architecture <behavioral>).
Entity <pulse_gen> analyzed. Unit <pulse_gen> generated.

Analyzing Entity <I2C_engine> in library <work> (Architecture <behavioral>).
Entity <I2C_engine> analyzed. Unit <I2C_engine> generated.

Analyzing Entity <LTC_generator> in library <work> (Architecture <behavioral>).
Entity <LTC_generator> analyzed. Unit <LTC_generator> generated.

Analyzing Entity <LTC_clockgen> in library <work> (Architecture <behavioral>).
Entity <LTC_clockgen> analyzed. Unit <LTC_clockgen> generated.

Analyzing Entity <LTC_frame_counter> in library <work> (Architecture <behavioral>).
Entity <LTC_frame_counter> analyzed. Unit <LTC_frame_counter> generated.

Analyzing Entity <ltc_biphase_gen> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/PT8616/SW_ver2.4/FPGA/ltc_biphase_gen.vhd" line 29: Index value(s) does not match array range, simulation mismatch.
Entity <ltc_biphase_gen> analyzed. Unit <ltc_biphase_gen> generated.

Analyzing Entity <com_control> in library <work> (Architecture <behavioral>).
Entity <com_control> analyzed. Unit <com_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ad5660_serial_out>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/ad5660_serial_out.vhd".
    Found 8-bit down counter for signal <bit_count>.
    Found 1-bit register for signal <bit_tick>.
    Found 24-bit register for signal <shift_reg>.
    Found 1-bit register for signal <zsync>.
    Summary:
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
Unit <ad5660_serial_out> synthesized.


Synthesizing Unit <ad5660_serial_DAC>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/ad5660_serial_DAC.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <data_o>.
    Found 5-bit register for signal <bit_count>.
    Found 5-bit adder for signal <bit_count$addsub0000> created at line 91.
    Found 4-bit up counter for signal <dec_clk_count>.
    Found 1-bit register for signal <sclk>.
    Found 24-bit register for signal <shift_register>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ad5660_serial_DAC> synthesized.


Synthesizing Unit <pulse_gen>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/pulse_gen.vhd".
    Found 32-bit register for signal <count>.
    Found 32-bit subtractor for signal <count$addsub0000> created at line 58.
    Found 1-bit register for signal <pulse_state>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pulse_gen> synthesized.


Synthesizing Unit <I2C_engine>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/I2C_engine.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 166                                            |
    | Inputs             | 16                                             |
    | Outputs            | 12                                             |
    | Clock              | clk_i                     (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <command>.
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <stop_o>.
    Found 8-bit register for signal <recieved_byte_o>.
    Found 1-bit register for signal <update_flag_o>.
    Found 1-bit tristate buffer for signal <SDA_io>.
    Found 4-bit register for signal <bit_count>.
    Found 4-bit adder for signal <bit_count$addsub0000>.
    Found 3-bit register for signal <command>.
    Found 8-bit register for signal <recieve_byte>.
    Found 1-bit register for signal <RW_dir>.
    Found 2-bit register for signal <SCL_delay>.
    Found 2-bit register for signal <SDA_delay>.
    Found 1-bit register for signal <SDA_out>.
    Found 8-bit register for signal <send_byte>.
    Found 22-bit register for signal <time_out>.
    Found 22-bit subtractor for signal <time_out$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  62 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <I2C_engine> synthesized.


Synthesizing Unit <com_control>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/com_control.vhd".
WARNING:Xst:646 - Signal <start_line<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Reset              | state$and0000             (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | read_adr                                       |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <address_o>.
    Found 1-bit register for signal <update_register_o>.
    Found 8-bit up counter for signal <address>.
    Found 2-bit register for signal <start_line>.
    Found 2-bit register for signal <stop_line>.
    Found 2-bit register for signal <update_line>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
Unit <com_control> synthesized.


Synthesizing Unit <GPS_phase_detect>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/GPS_phase_detect.vhd".
    Found 1-bit register for signal <int_pps_tick>.
    Found 27-bit down counter for signal <phase_counter>.
    Found 28-bit register for signal <phase_diff>.
    Found 1-bit register for signal <update_tick>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
Unit <GPS_phase_detect> synthesized.


Synthesizing Unit <GPS_phase_loop>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/GPS_phase_loop.vhd".
    Found 36-bit register for signal <integrator>.
    Found 36-bit adder for signal <integrator$addsub0000>.
    Found 36-bit 4-to-1 multiplexer for signal <integrator$mux0003> created at line 56.
    Found 36-bit 4-to-1 multiplexer for signal <integrator_limit>.
    Found 36-bit comparator greater for signal <integrator_limit$cmp_gt0000> created at line 110.
    Found 28-bit adder for signal <out_sum>.
    Found 28-bit comparator greater for signal <out_sum_limit$cmp_gt0000> created at line 123.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  72 Multiplexer(s).
Unit <GPS_phase_loop> synthesized.


Synthesizing Unit <digital_pll_phase_detector>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/digital_pll_phase_detector.vhd".
    Found 1-bit register for signal <lock_error_o>.
    Found 2-bit register for signal <clk_ref_dec_delayed>.
    Found 1-bit register for signal <clk_ref_dec_rising>.
    Found 1-bit register for signal <clk_vcxo_decimated>.
    Found 1-bit register for signal <clk_vcxo_decimated_delayed>.
    Found 1-bit register for signal <make_longer>.
    Found 1-bit register for signal <make_shorter>.
    Found 3-bit register for signal <period_end_delayed<3:1>>.
    Found 12-bit register for signal <phase_count>.
    Found 12-bit subtractor for signal <phase_count$addsub0000> created at line 112.
    Found 13-bit register for signal <phase_diff>.
    Found 1-bit register for signal <ref_decimated>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <digital_pll_phase_detector> synthesized.


Synthesizing Unit <digital_phase_loop>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/digital_phase_loop.vhd".
WARNING:Xst:646 - Signal <out_sum<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up accumulator for signal <integrator>.
    Found 18-bit register for signal <out_sum>.
    Found 18-bit adder for signal <out_sum$mux0001>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <digital_phase_loop> synthesized.


Synthesizing Unit <LTC_clockgen>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/LTC_clockgen.vhd".
    Found 1-bit register for signal <ltc_clock_tick_o>.
    Found 1-bit register for signal <ltc_frame_tick_o>.
    Found 1-bit register for signal <ltc_sync_o>.
    Found 8-bit up counter for signal <ltc_bitcount>.
    Found 16-bit register for signal <period_count>.
    Found 16-bit subtractor for signal <period_count$addsub0000> created at line 83.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <LTC_clockgen> synthesized.


Synthesizing Unit <LTC_frame_counter>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/LTC_frame_counter.vhd".
WARNING:Xst:647 - Input <hours_i<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <frames_i<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mins_i<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <secs_i<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <hour_tens_o>.
    Found 4-bit register for signal <hour_units_o>.
    Found 4-bit register for signal <min_units_o>.
    Found 3-bit register for signal <sec_tens_o>.
    Found 4-bit register for signal <frame_units_o>.
    Found 2-bit register for signal <frame_tens_o>.
    Found 4-bit register for signal <sec_units_o>.
    Found 3-bit register for signal <min_tens_o>.
    Found 1-bit register for signal <count_sec>.
    Found 2-bit register for signal <frame_tens>.
    Found 2-bit adder for signal <frame_tens$add0000> created at line 112.
    Found 4-bit register for signal <frame_units>.
    Found 4-bit adder for signal <frame_units$add0000> created at line 118.
    Found 2-bit register for signal <hour_tens>.
    Found 2-bit adder for signal <hour_tens$addsub0000> created at line 205.
    Found 4-bit up counter for signal <hour_units>.
    Found 3-bit up counter for signal <min_tens>.
    Found 4-bit up counter for signal <min_units>.
    Found 3-bit up counter for signal <sec_tens>.
    Found 4-bit up counter for signal <sec_units>.
    Summary:
	inferred   5 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <LTC_frame_counter> synthesized.


Synthesizing Unit <ltc_biphase_gen>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/ltc_biphase_gen.vhd".
    Found 1-bit register for signal <biphase_code>.
    Found 1-bit 80-to-1 multiplexer for signal <ltc_frame_i$mux0000> created at line 29.
    Found 7-bit adder for signal <ltc_frame_i$sub0000> created at line 29.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <ltc_biphase_gen> synthesized.


Synthesizing Unit <GPS_PLL>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/GPS_PLL.vhd".
Unit <GPS_PLL> synthesized.


Synthesizing Unit <digital_PLL>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/digital_pll.vhd".
    Found 16-bit register for signal <cv_word_o>.
    Found 1-bit register for signal <pps_148_tick_o>.
    Found 1-bit register for signal <update_dac_o>.
    Found 1-bit register for signal <ref_clk>.
    Found 11-bit register for signal <ref_clk_count>.
    Found 11-bit adder for signal <ref_clk_count$addsub0000> created at line 157.
    Found 2-bit register for signal <ref_clk_edge>.
    Found 28-bit down counter for signal <tick_delay>.
    Found 1-bit register for signal <trigger>.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <digital_PLL> synthesized.


Synthesizing Unit <OCXO_clk>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/OCXO_clk.vhd".
Unit <OCXO_clk> synthesized.


Synthesizing Unit <LTC_generator>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/LTC_generator.vhd".
    Found 4-bit up counter for signal <delay_count_high>.
    Found 24-bit up counter for signal <delay_count_low>.
    Found 1-bit register for signal <delay_sync>.
    Found 32-bit comparator equal for signal <delay_sync$cmp_eq0000> created at line 161.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <LTC_generator> synthesized.


Synthesizing Unit <FPGA_main>.
    Related source file is "C:/PT8616/SW_ver2.4/FPGA/FPGA_main.vhd".
WARNING:Xst:646 - Signal <system_control<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ref_clk250k> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quant_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <int_clk250k> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <genlock_register<28:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <delayline> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LTC_setup<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LTC_setup<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LTC_b_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LTC_a_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <I2C_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit down counter for signal <count>.
    Found 232-bit register for signal <genlock_register>.
    Found 1-bit register for signal <kvant_pps>.
    Found 1-bit register for signal <longer_tick>.
    Found 32-bit register for signal <LTC_a_delay>.
    Found 8-bit register for signal <LTC_a_frames>.
    Found 8-bit register for signal <LTC_a_hours>.
    Found 8-bit register for signal <LTC_a_mins>.
    Found 8-bit register for signal <LTC_a_secs>.
    Found 32-bit register for signal <LTC_b_delay>.
    Found 8-bit register for signal <LTC_b_frames>.
    Found 8-bit register for signal <LTC_b_hours>.
    Found 8-bit register for signal <LTC_b_mins>.
    Found 8-bit register for signal <LTC_b_secs>.
    Found 8-bit register for signal <LTC_setup>.
    Found 10-bit up counter for signal <ms_count>.
    Found 18-bit up counter for signal <ms_dec_count>.
    Found 1-bit register for signal <ms_tick>.
    Found 16-bit register for signal <NTSC_offset>.
    Found 1-bit register for signal <NTSC_sync>.
    Found 16-bit comparator equal for signal <NTSC_sync$cmp_eq0000> created at line 613.
    Found 1-bit register for signal <PAL_sync>.
    Found 2-bit register for signal <pps_edge>.
    Found 1-bit register for signal <pps_status>.
    Found 24-bit comparator greater for signal <pps_status$cmp_gt0000> created at line 522.
    Found 24-bit up counter for signal <pps_status_count>.
    Found 1-bit register for signal <SPG_sync_signal>.
    Found 8-bit register for signal <system_control>.
    Summary:
	inferred   4 Counter(s).
	inferred 401 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FPGA_main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 11-bit adder                                          : 1
 12-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 4
 22-bit subtractor                                     : 1
 28-bit adder                                          : 1
 32-bit subtractor                                     : 2
 36-bit adder                                          : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 25
 10-bit up counter                                     : 1
 18-bit up counter                                     : 1
 21-bit down counter                                   : 1
 24-bit up counter                                     : 3
 27-bit down counter                                   : 1
 28-bit down counter                                   : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 9
 8-bit down counter                                    : 1
 8-bit up counter                                      : 3
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 219
 1-bit register                                        : 136
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 1
 16-bit register                                       : 3
 18-bit register                                       : 1
 2-bit register                                        : 16
 22-bit register                                       : 1
 24-bit register                                       : 2
 28-bit register                                       : 1
 3-bit register                                        : 5
 32-bit register                                       : 2
 36-bit register                                       : 1
 4-bit register                                        : 11
 5-bit register                                        : 1
 8-bit register                                        : 36
# Comparators                                          : 6
 16-bit comparator equal                               : 1
 24-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 32-bit comparator equal                               : 2
 36-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 80-to-1 multiplexer                             : 2
 36-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <communication/state/FSM> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 read_adr | 01
 rw_byte  | 10
 update   | 11
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <serial_interface/state/FSM> on signal <state[1:4]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 0000
 new_readbyte     | 1001
 new_readcom      | 0001
 new_writebyte    | 1010
 wait_for_downclk | 0111
 wait_for_upclk   | 0010
 read_sda         | 0100
 write_sda        | 0011
 give_ack         | 1000
 update_buffer    | 0110
 confirm_command  | 0101
------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_ad5660_serial_DAC/state/FSM> on signal <state[1:5]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 st_idle        | 00001
 st_latchdata   | 00010
 st_shiftdata   | 01000
 st_waitclock   | 00100
 st_setclocklow | 10000
----------------------------
WARNING:Xst:1710 - FF/Latch <phase_diff_0> (without init value) has a constant value of 0 in block <phase_detect>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phase_diff_0> (without init value) has a constant value of 1 in block <phase_detector>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <out_sum_0> of sequential type is unconnected in block <VCXO_phase_loop>.
WARNING:Xst:2677 - Node <out_sum_1> of sequential type is unconnected in block <VCXO_phase_loop>.
WARNING:Xst:2677 - Node <system_control_5> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <system_control_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <system_control_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_mins_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_hours_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_hours_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_secs_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_hours_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_hours_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_mins_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_secs_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_setup_3> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_setup_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_frames_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_frames_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_frames_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_frames_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <out_sum_0> of sequential type is unconnected in block <digital_phase_loop>.
WARNING:Xst:2677 - Node <out_sum_1> of sequential type is unconnected in block <digital_phase_loop>.
WARNING:Xst:2677 - Node <system_control_5> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <system_control_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <system_control_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_setup_3> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_setup_7> of sequential type is unconnected in block <FPGA_main>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 20
 11-bit adder                                          : 1
 12-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 4
 22-bit subtractor                                     : 1
 28-bit adder                                          : 1
 32-bit subtractor                                     : 2
 36-bit adder                                          : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 25
 10-bit up counter                                     : 1
 18-bit up counter                                     : 1
 21-bit down counter                                   : 1
 24-bit up counter                                     : 3
 27-bit down counter                                   : 1
 28-bit down counter                                   : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 9
 8-bit down counter                                    : 1
 8-bit up counter                                      : 3
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 811
 Flip-Flops                                            : 811
# Comparators                                          : 6
 16-bit comparator equal                               : 1
 24-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 32-bit comparator equal                               : 2
 36-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 80-to-1 multiplexer                             : 2
 36-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <phase_diff_0> (without init value) has a constant value of 0 in block <GPS_phase_detect>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phase_diff_0> (without init value) has a constant value of 1 in block <digital_pll_phase_detector>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FPGA_main> ...

Optimizing unit <ad5660_serial_out> ...

Optimizing unit <ad5660_serial_DAC> ...

Optimizing unit <com_control> ...

Optimizing unit <GPS_phase_detect> ...

Optimizing unit <GPS_phase_loop> ...

Optimizing unit <digital_pll_phase_detector> ...

Optimizing unit <digital_phase_loop> ...

Optimizing unit <LTC_clockgen> ...

Optimizing unit <LTC_frame_counter> ...

Optimizing unit <ltc_biphase_gen> ...

Optimizing unit <digital_PLL> ...

Optimizing unit <LTC_generator> ...
WARNING:Xst:2677 - Node <LTC_a_mins_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_hours_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_hours_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_secs_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_hours_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_hours_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_mins_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_secs_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_frames_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_frames_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_frames_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_frames_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <serial_interface/start_o> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <VCXO_pll/phase_detector/lock_error_o> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <VCXO_pll/phase_detector/clk_vcxo_decimated> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <VCXO_pll/phase_detector/clk_vcxo_decimated_delayed> of sequential type is unconnected in block <FPGA_main>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <VCXO_pll/phase_detector/period_end_delayed_2> in Unit <FPGA_main> is equivalent to the following FF/Latch, which will be removed : <VCXO_pll/update_dac_o> 
Found area constraint ratio of 100 (+ 5) on block FPGA_main, actual ratio is 40.

Final Macro Processing ...

Processing Unit <FPGA_main> :
	Found 2-bit shift register for signal <communication/update_line_0>.
	Found 2-bit shift register for signal <VCXO_pll/phase_detector/clk_ref_dec_delayed_0>.
Unit <FPGA_main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1087
 Flip-Flops                                            : 1087
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FPGA_main.ngr
Top Level Output File Name         : FPGA_main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 2751
#      GND                         : 1
#      INV                         : 254
#      LUT1                        : 142
#      LUT2                        : 196
#      LUT2_D                      : 1
#      LUT3                        : 272
#      LUT4                        : 714
#      LUT4_L                      : 15
#      MULT_AND                    : 44
#      MUXCY                       : 577
#      MUXF5                       : 66
#      MUXF6                       : 6
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 460
# FlipFlops/Latches                : 1089
#      FD                          : 114
#      FDE                         : 562
#      FDR                         : 165
#      FDRE                        : 88
#      FDRS                        : 29
#      FDRSE                       : 1
#      FDS                         : 112
#      FDSE                        : 18
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 27
#      IBUF                        : 4
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 1
#      OBUF                        : 20
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-5 

 Number of Slices:                      984  out of   2448    40%  
 Number of Slice Flip Flops:           1089  out of   4896    22%  
 Number of 4 input LUTs:               1596  out of   4896    32%  
    Number used as logic:              1594
    Number used as Shift registers:       2
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of     66    42%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk_148_p                          | IBUFGDS+BUFG                   | 923   |
clk_10_i                           | PLL_clock_gen/DCM_SP_INST:CLKFX| 143   |
clk_10_i                           | IBUFG+BUFG                     | 25    |
-----------------------------------+--------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 127.369ns (Maximum Frequency: 7.851MHz)
   Minimum input arrival time before clock: 4.802ns
   Maximum output required time after clock: 5.733ns
   Maximum combinational path delay: 4.655ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_148_p'
  Clock period: 14.096ns (frequency: 70.942MHz)
  Total number of paths / destination ports: 30938 / 1821
-------------------------------------------------------------------------
Delay:               14.096ns (Levels of Logic = 34)
  Source:            system_control_3 (FF)
  Destination:       serial_interface/send_byte_0 (FF)
  Source Clock:      clk_148_p rising
  Destination Clock: clk_148_p rising

  Data Path: system_control_3 to serial_interface/send_byte_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             62   0.514   1.233  system_control_3 (system_control_3)
     LUT3:I0->O            1   0.612   0.426  OCXO_pll/phase_loop/out_sum_mux0001<3>1 (OCXO_pll/phase_loop/out_sum_mux0001<3>)
     LUT3:I1->O            1   0.612   0.000  OCXO_pll/phase_loop/Madd_out_sum_lut<3> (OCXO_pll/phase_loop/Madd_out_sum_lut<3>)
     MUXCY:S->O            1   0.404   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<3> (OCXO_pll/phase_loop/Madd_out_sum_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<4> (OCXO_pll/phase_loop/Madd_out_sum_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<5> (OCXO_pll/phase_loop/Madd_out_sum_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<6> (OCXO_pll/phase_loop/Madd_out_sum_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<7> (OCXO_pll/phase_loop/Madd_out_sum_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<8> (OCXO_pll/phase_loop/Madd_out_sum_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<9> (OCXO_pll/phase_loop/Madd_out_sum_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<10> (OCXO_pll/phase_loop/Madd_out_sum_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<11> (OCXO_pll/phase_loop/Madd_out_sum_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<12> (OCXO_pll/phase_loop/Madd_out_sum_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<13> (OCXO_pll/phase_loop/Madd_out_sum_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<14> (OCXO_pll/phase_loop/Madd_out_sum_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<15> (OCXO_pll/phase_loop/Madd_out_sum_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<16> (OCXO_pll/phase_loop/Madd_out_sum_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<17> (OCXO_pll/phase_loop/Madd_out_sum_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<18> (OCXO_pll/phase_loop/Madd_out_sum_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<19> (OCXO_pll/phase_loop/Madd_out_sum_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<20> (OCXO_pll/phase_loop/Madd_out_sum_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<21> (OCXO_pll/phase_loop/Madd_out_sum_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<22> (OCXO_pll/phase_loop/Madd_out_sum_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<23> (OCXO_pll/phase_loop/Madd_out_sum_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<24> (OCXO_pll/phase_loop/Madd_out_sum_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<25> (OCXO_pll/phase_loop/Madd_out_sum_cy<25>)
     MUXCY:CI->O           0   0.052   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<26> (OCXO_pll/phase_loop/Madd_out_sum_cy<26>)
     XORCY:CI->O          22   0.699   0.989  OCXO_pll/phase_loop/Madd_out_sum_xor<27> (OCXO_pll/phase_loop/out_sum<27>)
     INV:I->O              1   0.612   0.000  OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0 (OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>)
     MUXCY:S->O           18   0.752   0.977  OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13> (OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>)
     LUT3:I1->O            8   0.612   0.646  OCXO_pll/phase_loop/dac_word_o<10>11 (OCXO_pll/phase_loop/N11)
     LUT4:I3->O            1   0.612   0.387  OCXO_pll/phase_loop/dac_word_o<8>1 (OCXO_cv_word<8>)
     LUT4:I2->O            1   0.612   0.360  serial_interface/send_byte_mux0001<0>173_SW0 (N302)
     LUT4:I3->O            1   0.612   0.360  serial_interface/send_byte_mux0001<0>173 (serial_interface/send_byte_mux0001<0>173)
     LUT4:I3->O            1   0.612   0.000  serial_interface/send_byte_mux0001<0>1951 (serial_interface/send_byte_mux0001<0>195)
     FDS:D                     0.268          serial_interface/send_byte_0
    ----------------------------------------
    Total                     14.096ns (8.717ns logic, 5.379ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_10_i'
  Clock period: 127.369ns (frequency: 7.851MHz)
  Total number of paths / destination ports: 652086 / 330
-------------------------------------------------------------------------
Delay:               12.737ns (Levels of Logic = 50)
  Source:            OCXO_pll/phase_loop/integrator_0 (FF)
  Destination:       dac_OCXO/shift_reg_15 (FF)
  Source Clock:      clk_10_i rising 10.0X
  Destination Clock: clk_10_i rising 10.0X

  Data Path: OCXO_pll/phase_loop/integrator_0 to dac_OCXO/shift_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  OCXO_pll/phase_loop/integrator_0 (OCXO_pll/phase_loop/integrator_0)
     LUT4:I0->O            1   0.612   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>)
     MUXCY:CI->O          17   0.399   0.962  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>)
     LUT2:I1->O            2   0.612   0.380  OCXO_pll/phase_loop/Mmux_integrator_limit1011 (OCXO_pll/phase_loop/integrator_limit<0>_mand)
     MULT_AND:I1->LO       0   0.645   0.000  OCXO_pll/phase_loop/integrator_limit<9>_mand (OCXO_pll/phase_loop/integrator_limit<9>_mand1)
     MUXCY:DI->O           1   0.773   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<1> (OCXO_pll/phase_loop/Madd_out_sum_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<2> (OCXO_pll/phase_loop/Madd_out_sum_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<3> (OCXO_pll/phase_loop/Madd_out_sum_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<4> (OCXO_pll/phase_loop/Madd_out_sum_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<5> (OCXO_pll/phase_loop/Madd_out_sum_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<6> (OCXO_pll/phase_loop/Madd_out_sum_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<7> (OCXO_pll/phase_loop/Madd_out_sum_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<8> (OCXO_pll/phase_loop/Madd_out_sum_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<9> (OCXO_pll/phase_loop/Madd_out_sum_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<10> (OCXO_pll/phase_loop/Madd_out_sum_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<11> (OCXO_pll/phase_loop/Madd_out_sum_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<12> (OCXO_pll/phase_loop/Madd_out_sum_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<13> (OCXO_pll/phase_loop/Madd_out_sum_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<14> (OCXO_pll/phase_loop/Madd_out_sum_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<15> (OCXO_pll/phase_loop/Madd_out_sum_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<16> (OCXO_pll/phase_loop/Madd_out_sum_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<17> (OCXO_pll/phase_loop/Madd_out_sum_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<18> (OCXO_pll/phase_loop/Madd_out_sum_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<19> (OCXO_pll/phase_loop/Madd_out_sum_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<20> (OCXO_pll/phase_loop/Madd_out_sum_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<21> (OCXO_pll/phase_loop/Madd_out_sum_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<22> (OCXO_pll/phase_loop/Madd_out_sum_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<23> (OCXO_pll/phase_loop/Madd_out_sum_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<24> (OCXO_pll/phase_loop/Madd_out_sum_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<25> (OCXO_pll/phase_loop/Madd_out_sum_cy<25>)
     MUXCY:CI->O           0   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<26> (OCXO_pll/phase_loop/Madd_out_sum_cy<26>)
     XORCY:CI->O          22   0.699   0.989  OCXO_pll/phase_loop/Madd_out_sum_xor<27> (OCXO_pll/phase_loop/out_sum<27>)
     INV:I->O              1   0.612   0.000  OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0 (OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>)
     MUXCY:S->O           18   0.752   0.911  OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13> (OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>)
     LUT4:I3->O            1   0.612   0.000  dac_OCXO/shift_reg_mux0000<14>1 (dac_OCXO/shift_reg_mux0000<14>)
     FDE:D                     0.268          dac_OCXO/shift_reg_14
    ----------------------------------------
    Total                     12.737ns (8.962ns logic, 3.774ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_10_i'
  Total number of paths / destination ports: 51 / 27
-------------------------------------------------------------------------
Offset:              4.109ns (Levels of Logic = 2)
  Source:            rst_i (PAD)
  Destination:       pps_status_count_0 (FF)
  Destination Clock: clk_10_i rising

  Data Path: rst_i to pps_status_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  rst_i_IBUF (rst_i_IBUF)
     LUT2:I0->O           24   0.612   1.064  pps_status_count_or00001 (pps_status_count_or0000)
     FDR:R                     0.795          pps_status_count_0
    ----------------------------------------
    Total                      4.109ns (2.513ns logic, 1.596ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_148_p'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.802ns (Levels of Logic = 4)
  Source:            SDA_io (PAD)
  Destination:       serial_interface/recieve_byte_7 (FF)
  Destination Clock: clk_148_p rising

  Data Path: SDA_io to serial_interface/recieve_byte_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.106   0.410  SDA_io_IOBUF (N170)
     LUT4:I2->O            8   0.612   0.795  serial_interface/recieve_byte_0_mux000121 (N16)
     LUT3:I0->O            1   0.612   0.387  serial_interface/recieve_byte_7_mux0001_SW1 (N99)
     LUT4:I2->O            1   0.612   0.000  serial_interface/recieve_byte_7_mux0001 (serial_interface/recieve_byte_7_mux0001)
     FD:D                      0.268          serial_interface/recieve_byte_7
    ----------------------------------------
    Total                      4.802ns (3.210ns logic, 1.592ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_148_p'
  Total number of paths / destination ports: 13 / 12
-------------------------------------------------------------------------
Offset:              5.733ns (Levels of Logic = 2)
  Source:            system_control_3 (FF)
  Destination:       led1_o (PAD)
  Source Clock:      clk_148_p rising

  Data Path: system_control_3 to led1_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             62   0.514   1.081  system_control_3 (system_control_3)
     INV:I->O              1   0.612   0.357  led1_o1_INV_0 (led1_o_OBUF)
     OBUF:I->O                 3.169          led1_o_OBUF (led1_o)
    ----------------------------------------
    Total                      5.733ns (4.295ns logic, 1.438ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_10_i'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 1)
  Source:            OCXO_pll/phase_detect/phase_counter_26 (FF)
  Destination:       ext_int_o (PAD)
  Source Clock:      clk_10_i rising 10.0X

  Data Path: OCXO_pll/phase_detect/phase_counter_26 to ext_int_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.538  OCXO_pll/phase_detect/phase_counter_26 (OCXO_pll/phase_detect/phase_counter_26)
     OBUF:I->O                 3.169          ext_int_o_OBUF (ext_int_o)
    ----------------------------------------
    Total                      4.221ns (3.683ns logic, 0.538ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.655ns (Levels of Logic = 2)
  Source:            UBX_TX_i (PAD)
  Destination:       MCU_RX (PAD)

  Data Path: UBX_TX_i to MCU_RX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  UBX_TX_i_IBUF (NTP_RX_OBUF)
     OBUF:I->O                 3.169          MCU_RX_OBUF (MCU_RX)
    ----------------------------------------
    Total                      4.655ns (4.275ns logic, 0.380ns route)
                                       (91.8% logic, 8.2% route)

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.60 secs
 
--> 

Total memory usage is 183268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   81 (   0 filtered)
Number of infos    :    4 (   0 filtered)

