{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522384756337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522384756343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 30 07:39:16 2018 " "Processing started: Fri Mar 30 07:39:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522384756343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384756343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_example -c cache_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_example -c cache_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384756343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522384757039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522384757039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram_tb " "Found entity 1: simple_ram_tb" {  } { { "simple_ram_tb.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/simple_ram_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522384774607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384774607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram " "Found entity 1: simple_ram" {  } { { "simple_ram.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/simple_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522384774613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384774613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_example.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_example " "Found entity 1: cache_example" {  } { { "cache_example.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/cache_example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522384774619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384774619 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(29) " "Verilog HDL information at cache.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/cache.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522384774623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522384774624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384774624 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "2way_cache.v(29) " "Verilog HDL information at 2way_cache.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522384774627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2way_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file 2way_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_2way " "Found entity 1: cache_2way" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522384774628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384774628 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "set_index 2way_cache.v(32) " "Verilog HDL error at 2way_cache.v(32): values cannot be assigned directly to all or part of array \"set_index\" - assignments must be made to individual elements only" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 32 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1522384774630 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "set_index 2way_cache.v(33) " "Verilog HDL error at 2way_cache.v(33): values cannot be assigned directly to all or part of array \"set_index\" - assignments must be made to individual elements only" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 33 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1522384774630 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(33) " "SystemVerilog error at 2way_cache.v(33): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 33 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(38) " "SystemVerilog error at 2way_cache.v(38): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 38 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(43) " "SystemVerilog error at 2way_cache.v(43): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 43 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(45) " "SystemVerilog error at 2way_cache.v(45): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 45 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(47) " "SystemVerilog error at 2way_cache.v(47): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 47 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(49) " "SystemVerilog error at 2way_cache.v(49): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 49 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(55) " "SystemVerilog error at 2way_cache.v(55): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 55 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(56) " "SystemVerilog error at 2way_cache.v(56): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 56 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "set_index 2way_cache.v(57) " "SystemVerilog error at 2way_cache.v(57): set_index has an aggregate value" {  } { { "2way_cache.v" "" { Text "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/2way_cache.v" 57 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Analysis & Synthesis" 0 -1 1522384774631 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/output_files/cache_example.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/output_files/cache_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384774722 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522384774854 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 30 07:39:34 2018 " "Processing ended: Fri Mar 30 07:39:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522384774854 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522384774854 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522384774854 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384774854 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522384775564 ""}
