

================================================================
== Vitis HLS Report for 'store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex'
================================================================
* Date:           Tue Oct 21 03:22:06 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Out_writey_Out_writex  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.96>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 11 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_ftmap_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap_load"   --->   Operation 14 'read' 'output_ftmap_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 16 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln532_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln532"   --->   Operation 17 'read' 'select_ln532_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_3 = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %p_read3"   --->   Operation 18 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound"   --->   Operation 19 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_4 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 20 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65025, void @empty_26, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc.i.i.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split.i.i.i"   --->   Operation 27 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:333]   --->   Operation 28 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [src/srcnn.cpp:333]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i8 %y_1" [src/srcnn.cpp:333]   --->   Operation 30 'zext' 'zext_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln333 = add i10 %zext_ln333, i10 %p_read_4" [src/srcnn.cpp:333]   --->   Operation 31 'add' 'add_ln333' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %add_ln333, i10 0" [src/srcnn.cpp:333]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln333_1 = zext i20 %shl_ln" [src/srcnn.cpp:333]   --->   Operation 33 'zext' 'zext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln333_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln333, i2 0" [src/srcnn.cpp:333]   --->   Operation 34 'bitconcatenate' 'shl_ln333_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln333_2 = zext i12 %shl_ln333_1" [src/srcnn.cpp:333]   --->   Operation 35 'zext' 'zext_ln333_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.89ns)   --->   "%sub_ln333 = sub i21 %zext_ln333_1, i21 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 36 'sub' 'sub_ln333' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln333 = icmp_eq  i16 %indvar_flatten_load, i16 %bound_read" [src/srcnn.cpp:333]   --->   Operation 37 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%add_ln333_5 = add i16 %indvar_flatten_load, i16 1" [src/srcnn.cpp:333]   --->   Operation 38 'add' 'add_ln333_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln333 = br i1 %icmp_ln333, void %for.inc13.loopexit.i.i.i, void %store_tile_mm_Loop_Out_writey_proc.exit.exitStub" [src/srcnn.cpp:333]   --->   Operation 39 'br' 'br_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/srcnn.cpp:336]   --->   Operation 40 'load' 'x_load' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.76ns)   --->   "%add_ln333_1 = add i8 %y_1, i8 1" [src/srcnn.cpp:333]   --->   Operation 41 'add' 'add_ln333_1' <Predicate = (!icmp_ln333)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.76ns)   --->   "%icmp_ln336 = icmp_eq  i8 %x_load, i8 %select_ln532_read" [src/srcnn.cpp:336]   --->   Operation 42 'icmp' 'icmp_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.28ns)   --->   "%or_ln333 = or i1 %icmp_ln336, i1 %first_iter_0" [src/srcnn.cpp:333]   --->   Operation 43 'or' 'or_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.39ns)   --->   "%select_ln333 = select i1 %icmp_ln336, i8 0, i8 %x_load" [src/srcnn.cpp:333]   --->   Operation 44 'select' 'select_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln333_3 = zext i8 %add_ln333_1" [src/srcnn.cpp:333]   --->   Operation 45 'zext' 'zext_ln333_3' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.39ns)   --->   "%select_ln333_1 = select i1 %icmp_ln336, i8 %add_ln333_1, i8 %y_1" [src/srcnn.cpp:333]   --->   Operation 46 'select' 'select_ln333_1' <Predicate = (!icmp_ln333)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln333_2 = add i10 %zext_ln333_3, i10 %p_read_4" [src/srcnn.cpp:333]   --->   Operation 47 'add' 'add_ln333_2' <Predicate = (!icmp_ln333)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln333_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %add_ln333_2, i10 0" [src/srcnn.cpp:333]   --->   Operation 48 'bitconcatenate' 'shl_ln333_mid1' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln333_4 = zext i20 %shl_ln333_mid1" [src/srcnn.cpp:333]   --->   Operation 49 'zext' 'zext_ln333_4' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln333_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln333_2, i2 0" [src/srcnn.cpp:333]   --->   Operation 50 'bitconcatenate' 'shl_ln333_1_mid1' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln333_5 = zext i12 %shl_ln333_1_mid1" [src/srcnn.cpp:333]   --->   Operation 51 'zext' 'zext_ln333_5' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.89ns)   --->   "%sub_ln333_1 = sub i21 %zext_ln333_4, i21 %zext_ln333_5" [src/srcnn.cpp:333]   --->   Operation 52 'sub' 'sub_ln333_1' <Predicate = (!icmp_ln333)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.35ns)   --->   "%select_ln333_2 = select i1 %icmp_ln336, i21 %sub_ln333_1, i21 %sub_ln333" [src/srcnn.cpp:333]   --->   Operation 53 'select' 'select_ln333_2' <Predicate = (!icmp_ln333)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i21 %select_ln333_2" [src/srcnn.cpp:333]   --->   Operation 54 'sext' 'sext_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln333_3 = add i64 %sext_ln333, i64 %p_read_1" [src/srcnn.cpp:333]   --->   Operation 55 'add' 'add_ln333_3' <Predicate = (!icmp_ln333)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln333_4 = add i64 %add_ln333_3, i64 %output_ftmap_load_read" [src/srcnn.cpp:333]   --->   Operation 56 'add' 'add_ln333_4' <Predicate = (!icmp_ln333)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln336_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln333_4, i32 2, i32 63" [src/srcnn.cpp:333]   --->   Operation 57 'partselect' 'sext_ln336_mid2_v' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i8 %select_ln333" [src/srcnn.cpp:336]   --->   Operation 58 'zext' 'zext_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln336 = br i1 %or_ln333, void %for.inc.split.i.i.i, void %for.first.iter.for.inc.i.i.i" [src/srcnn.cpp:336]   --->   Operation 59 'br' 'br_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln339 = trunc i60 %p_read_3" [src/srcnn.cpp:339]   --->   Operation 60 'trunc' 'trunc_ln339' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln339, i4 0" [src/srcnn.cpp:339]   --->   Operation 61 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln339_1 = trunc i8 %select_ln333_1" [src/srcnn.cpp:339]   --->   Operation 62 'trunc' 'trunc_ln339_1' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%add_ln339 = add i5 %tmp, i5 %trunc_ln339_1" [src/srcnn.cpp:339]   --->   Operation 63 'add' 'add_ln339' <Predicate = (!icmp_ln333)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln339, i4 0" [src/srcnn.cpp:339]   --->   Operation 64 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln339_1 = add i9 %tmp_3, i9 %zext_ln336" [src/srcnn.cpp:339]   --->   Operation 65 'add' 'add_ln339_1' <Predicate = (!icmp_ln333)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i9 %add_ln339_1" [src/srcnn.cpp:339]   --->   Operation 66 'zext' 'zext_ln339' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%outbuf_addr = getelementptr i32 %outbuf, i64 0, i64 %zext_ln339" [src/srcnn.cpp:339]   --->   Operation 67 'getelementptr' 'outbuf_addr' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%outbuf_load = load i9 %outbuf_addr" [src/srcnn.cpp:339]   --->   Operation 68 'load' 'outbuf_load' <Predicate = (!icmp_ln333)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 69 [1/1] (0.76ns)   --->   "%add_ln336 = add i8 %select_ln333, i8 1" [src/srcnn.cpp:336]   --->   Operation 69 'add' 'add_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.76ns)   --->   "%icmp_ln336_1 = icmp_eq  i8 %add_ln336, i8 %select_ln532_read" [src/srcnn.cpp:336]   --->   Operation 70 'icmp' 'icmp_ln336_1' <Predicate = (!icmp_ln333)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln336 = br i1 %icmp_ln336_1, void %new.latch.for.inc.split.i.i.i, void %last.iter.for.inc.split.i.i.i" [src/srcnn.cpp:336]   --->   Operation 71 'br' 'br_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln336 = store i16 %add_ln333_5, i16 %indvar_flatten" [src/srcnn.cpp:336]   --->   Operation 72 'store' 'store_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln336 = store i8 %select_ln333_1, i8 %y" [src/srcnn.cpp:336]   --->   Operation 73 'store' 'store_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln336 = store i8 %add_ln336, i8 %x" [src/srcnn.cpp:336]   --->   Operation 74 'store' 'store_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln336 = br void %for.inc.i.i.i" [src/srcnn.cpp:336]   --->   Operation 75 'br' 'br_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_writey_Out_writex_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln333_1 = sext i62 %sext_ln336_mid2_v" [src/srcnn.cpp:333]   --->   Operation 77 'sext' 'sext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln333_1" [src/srcnn.cpp:336]   --->   Operation 78 'getelementptr' 'gmem_out_addr' <Predicate = (or_ln333)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (7.30ns)   --->   "%empty_72 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_out_addr, i32 %p_read_2" [src/srcnn.cpp:336]   --->   Operation 79 'writereq' 'empty_72' <Predicate = (or_ln333)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln336 = br void %for.inc.split.i.i.i" [src/srcnn.cpp:336]   --->   Operation 80 'br' 'br_ln336' <Predicate = (or_ln333)> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%outbuf_load = load i9 %outbuf_addr" [src/srcnn.cpp:339]   --->   Operation 81 'load' 'outbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_out_addr_1 = getelementptr i32 %gmem_out, i64 %sext_ln333_1" [src/srcnn.cpp:336]   --->   Operation 82 'getelementptr' 'gmem_out_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln338 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [src/srcnn.cpp:338]   --->   Operation 83 'specpipeline' 'specpipeline_ln338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:336]   --->   Operation 84 'specloopname' 'specloopname_ln336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln339 = bitcast i32 %outbuf_load" [src/srcnn.cpp:339]   --->   Operation 85 'bitcast' 'bitcast_ln339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (7.30ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_out_addr_1, i32 %bitcast_ln339, i4 15" [src/srcnn.cpp:339]   --->   Operation 86 'write' 'write_ln339' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 87 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:333]   --->   Operation 87 'writeresp' 'empty' <Predicate = (icmp_ln336_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 88 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:333]   --->   Operation 88 'writeresp' 'empty' <Predicate = (icmp_ln336_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 89 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:333]   --->   Operation 89 'writeresp' 'empty' <Predicate = (icmp_ln336_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:333]   --->   Operation 90 'writeresp' 'empty' <Predicate = (icmp_ln336_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln333)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 91 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:333]   --->   Operation 91 'writeresp' 'empty' <Predicate = (icmp_ln336_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln336 = br void %new.latch.for.inc.split.i.i.i" [src/srcnn.cpp:336]   --->   Operation 92 'br' 'br_ln336' <Predicate = (icmp_ln336_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ select_ln532]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca        ) [ 010000000]
y                      (alloca        ) [ 010000000]
indvar_flatten         (alloca        ) [ 010000000]
output_ftmap_load_read (read          ) [ 000000000]
p_read_1               (read          ) [ 000000000]
p_read_2               (read          ) [ 011000000]
select_ln532_read      (read          ) [ 000000000]
p_read_3               (read          ) [ 000000000]
bound_read             (read          ) [ 000000000]
p_read_4               (read          ) [ 000000000]
specmemcore_ln0        (specmemcore   ) [ 000000000]
specinterface_ln0      (specinterface ) [ 000000000]
store_ln0              (store         ) [ 000000000]
store_ln0              (store         ) [ 000000000]
store_ln0              (store         ) [ 000000000]
br_ln0                 (br            ) [ 000000000]
first_iter_0           (phi           ) [ 010000000]
y_1                    (load          ) [ 000000000]
indvar_flatten_load    (load          ) [ 000000000]
zext_ln333             (zext          ) [ 000000000]
add_ln333              (add           ) [ 000000000]
shl_ln                 (bitconcatenate) [ 000000000]
zext_ln333_1           (zext          ) [ 000000000]
shl_ln333_1            (bitconcatenate) [ 000000000]
zext_ln333_2           (zext          ) [ 000000000]
sub_ln333              (sub           ) [ 000000000]
icmp_ln333             (icmp          ) [ 011111111]
add_ln333_5            (add           ) [ 000000000]
br_ln333               (br            ) [ 000000000]
x_load                 (load          ) [ 000000000]
add_ln333_1            (add           ) [ 000000000]
icmp_ln336             (icmp          ) [ 000000000]
or_ln333               (or            ) [ 011000000]
select_ln333           (select        ) [ 000000000]
zext_ln333_3           (zext          ) [ 000000000]
select_ln333_1         (select        ) [ 000000000]
add_ln333_2            (add           ) [ 000000000]
shl_ln333_mid1         (bitconcatenate) [ 000000000]
zext_ln333_4           (zext          ) [ 000000000]
shl_ln333_1_mid1       (bitconcatenate) [ 000000000]
zext_ln333_5           (zext          ) [ 000000000]
sub_ln333_1            (sub           ) [ 000000000]
select_ln333_2         (select        ) [ 000000000]
sext_ln333             (sext          ) [ 000000000]
add_ln333_3            (add           ) [ 000000000]
add_ln333_4            (add           ) [ 000000000]
sext_ln336_mid2_v      (partselect    ) [ 011000000]
zext_ln336             (zext          ) [ 000000000]
br_ln336               (br            ) [ 000000000]
trunc_ln339            (trunc         ) [ 000000000]
tmp                    (bitconcatenate) [ 000000000]
trunc_ln339_1          (trunc         ) [ 000000000]
add_ln339              (add           ) [ 000000000]
tmp_3                  (bitconcatenate) [ 000000000]
add_ln339_1            (add           ) [ 000000000]
zext_ln339             (zext          ) [ 000000000]
outbuf_addr            (getelementptr ) [ 011000000]
add_ln336              (add           ) [ 000000000]
icmp_ln336_1           (icmp          ) [ 011111111]
br_ln336               (br            ) [ 000000000]
store_ln336            (store         ) [ 000000000]
store_ln336            (store         ) [ 000000000]
store_ln336            (store         ) [ 000000000]
br_ln336               (br            ) [ 010000000]
specloopname_ln0       (specloopname  ) [ 000000000]
sext_ln333_1           (sext          ) [ 000000000]
gmem_out_addr          (getelementptr ) [ 000000000]
empty_72               (writereq      ) [ 000000000]
br_ln336               (br            ) [ 000000000]
outbuf_load            (load          ) [ 010100000]
gmem_out_addr_1        (getelementptr ) [ 010111111]
specpipeline_ln338     (specpipeline  ) [ 000000000]
specloopname_ln336     (specloopname  ) [ 000000000]
bitcast_ln339          (bitcast       ) [ 000000000]
write_ln339            (write         ) [ 000000000]
empty                  (writeresp     ) [ 000000000]
br_ln336               (br            ) [ 000000000]
ret_ln0                (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln532">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln532"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_writey_Out_writex_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="x_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="y_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_ftmap_load_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_load_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_1_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_2_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln532_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln532_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_3_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="60" slack="0"/>
<pin id="146" dir="0" index="1" bw="60" slack="0"/>
<pin id="147" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bound_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_4_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_72_writereq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_72/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln339_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="1" slack="0"/>
<pin id="173" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_writeresp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="2"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="outbuf_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outbuf_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_load/1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="first_iter_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="first_iter_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="y_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln333_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln333_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="20" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln333_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="20" slack="0"/>
<pin id="246" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shl_ln333_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln333_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln333_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sub_ln333_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="20" slack="0"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln333/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln333_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln333_5_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333_5/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="x_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln333_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333_1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln336_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln333_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln333/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln333_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln333_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln333_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln333_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333_2/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="shl_ln333_mid1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="20" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln333_mid1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln333_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="20" slack="0"/>
<pin id="335" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_4/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shl_ln333_1_mid1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="0" index="1" bw="10" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln333_1_mid1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln333_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="0"/>
<pin id="347" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_5/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sub_ln333_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="20" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln333_1/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln333_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="21" slack="0"/>
<pin id="358" dir="0" index="2" bw="21" slack="0"/>
<pin id="359" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333_2/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln333_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="21" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln333/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln333_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="21" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333_3/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln333_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333_4/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln336_mid2_v_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="62" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="3" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln336_mid2_v/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln336_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln336/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln339_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="60" slack="0"/>
<pin id="395" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln339/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln339_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln339_1/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln339_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln339_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_1/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln339_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln336_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln336/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln336_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336_1/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln336_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln336_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln336_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln333_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="62" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln333_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="gmem_out_addr_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="62" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="gmem_out_addr_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="62" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="bitcast_ln339_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln339/3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="x_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="488" class="1005" name="y_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvar_flatten_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="502" class="1005" name="p_read_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp_ln333_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln333 "/>
</bind>
</comp>

<comp id="511" class="1005" name="or_ln333_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln333 "/>
</bind>
</comp>

<comp id="515" class="1005" name="sext_ln336_mid2_v_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="62" slack="1"/>
<pin id="517" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln336_mid2_v "/>
</bind>
</comp>

<comp id="520" class="1005" name="outbuf_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="1"/>
<pin id="522" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_ln336_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="3"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln336_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="outbuf_load_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_load "/>
</bind>
</comp>

<comp id="534" class="1005" name="gmem_out_addr_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="102" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="104" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="180"><net_src comp="106" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="90" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="156" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="230" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="244" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="223" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="150" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="223" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="285"><net_src comp="220" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="138" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="197" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="278" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="281" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="287" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="281" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="220" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="307" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="156" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="319" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="333" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="287" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="260" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="126" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="120" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="78" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="80" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="82" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="392"><net_src comp="299" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="144" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="86" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="311" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="397" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="88" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="86" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="389" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="438"><net_src comp="299" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="76" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="138" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="272" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="311" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="434" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="468"><net_src comp="6" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="464" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="475"><net_src comp="6" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="461" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="484"><net_src comp="108" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="491"><net_src comp="112" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="498"><net_src comp="116" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="505"><net_src comp="132" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="510"><net_src comp="266" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="293" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="379" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="523"><net_src comp="181" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="528"><net_src comp="440" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="188" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="537"><net_src comp="471" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="176" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex : p_read | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex : bound | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex : p_read3 | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex : select_ln532 | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex : p_read2 | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex : p_read1 | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex : output_ftmap_load | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex : outbuf | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		first_iter_0 : 1
		y_1 : 1
		indvar_flatten_load : 1
		zext_ln333 : 2
		add_ln333 : 3
		shl_ln : 4
		zext_ln333_1 : 5
		shl_ln333_1 : 4
		zext_ln333_2 : 5
		sub_ln333 : 6
		icmp_ln333 : 2
		add_ln333_5 : 2
		br_ln333 : 3
		x_load : 1
		add_ln333_1 : 2
		icmp_ln336 : 2
		or_ln333 : 3
		select_ln333 : 3
		zext_ln333_3 : 3
		select_ln333_1 : 3
		add_ln333_2 : 4
		shl_ln333_mid1 : 5
		zext_ln333_4 : 6
		shl_ln333_1_mid1 : 5
		zext_ln333_5 : 6
		sub_ln333_1 : 7
		select_ln333_2 : 8
		sext_ln333 : 9
		add_ln333_3 : 10
		add_ln333_4 : 11
		sext_ln336_mid2_v : 12
		zext_ln336 : 4
		br_ln336 : 3
		tmp : 1
		trunc_ln339_1 : 4
		add_ln339 : 5
		tmp_3 : 6
		add_ln339_1 : 7
		zext_ln339 : 8
		outbuf_addr : 9
		outbuf_load : 10
		add_ln336 : 4
		icmp_ln336_1 : 5
		br_ln336 : 6
		store_ln336 : 3
		store_ln336 : 4
		store_ln336 : 5
	State 2
		gmem_out_addr : 1
		empty_72 : 2
		gmem_out_addr_1 : 1
	State 3
		write_ln339 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          add_ln333_fu_230          |    0    |    17   |
|          |         add_ln333_5_fu_272         |    0    |    23   |
|          |         add_ln333_1_fu_281         |    0    |    15   |
|          |         add_ln333_2_fu_319         |    0    |    17   |
|    add   |         add_ln333_3_fu_367         |    0    |    64   |
|          |         add_ln333_4_fu_373         |    0    |    64   |
|          |          add_ln339_fu_409          |    0    |    12   |
|          |         add_ln339_1_fu_423         |    0    |    16   |
|          |          add_ln336_fu_434          |    0    |    15   |
|----------|------------------------------------|---------|---------|
|    sub   |          sub_ln333_fu_260          |    0    |    27   |
|          |         sub_ln333_1_fu_349         |    0    |    27   |
|----------|------------------------------------|---------|---------|
|          |          icmp_ln333_fu_266         |    0    |    23   |
|   icmp   |          icmp_ln336_fu_287         |    0    |    15   |
|          |         icmp_ln336_1_fu_440        |    0    |    15   |
|----------|------------------------------------|---------|---------|
|          |         select_ln333_fu_299        |    0    |    8    |
|  select  |        select_ln333_1_fu_311       |    0    |    8    |
|          |        select_ln333_2_fu_355       |    0    |    20   |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln333_fu_293          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          | output_ftmap_load_read_read_fu_120 |    0    |    0    |
|          |        p_read_1_read_fu_126        |    0    |    0    |
|          |        p_read_2_read_fu_132        |    0    |    0    |
|   read   |    select_ln532_read_read_fu_138   |    0    |    0    |
|          |        p_read_3_read_fu_144        |    0    |    0    |
|          |       bound_read_read_fu_150       |    0    |    0    |
|          |        p_read_4_read_fu_156        |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writereq |      empty_72_writereq_fu_162      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      write_ln339_write_fu_168      |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_176        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln333_fu_226         |    0    |    0    |
|          |         zext_ln333_1_fu_244        |    0    |    0    |
|          |         zext_ln333_2_fu_256        |    0    |    0    |
|   zext   |         zext_ln333_3_fu_307        |    0    |    0    |
|          |         zext_ln333_4_fu_333        |    0    |    0    |
|          |         zext_ln333_5_fu_345        |    0    |    0    |
|          |          zext_ln336_fu_389         |    0    |    0    |
|          |          zext_ln339_fu_429         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            shl_ln_fu_236           |    0    |    0    |
|          |         shl_ln333_1_fu_248         |    0    |    0    |
|bitconcatenate|        shl_ln333_mid1_fu_325       |    0    |    0    |
|          |       shl_ln333_1_mid1_fu_337      |    0    |    0    |
|          |             tmp_fu_397             |    0    |    0    |
|          |            tmp_3_fu_415            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |          sext_ln333_fu_363         |    0    |    0    |
|          |         sext_ln333_1_fu_461        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|      sext_ln336_mid2_v_fu_379      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln339_fu_393         |    0    |    0    |
|          |        trunc_ln339_1_fu_405        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   388   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   first_iter_0_reg_194  |    1   |
| gmem_out_addr_1_reg_534 |   32   |
|    icmp_ln333_reg_507   |    1   |
|   icmp_ln336_1_reg_525  |    1   |
|  indvar_flatten_reg_495 |   16   |
|     or_ln333_reg_511    |    1   |
|   outbuf_addr_reg_520   |    9   |
|   outbuf_load_reg_529   |   32   |
|     p_read_2_reg_502    |   32   |
|sext_ln336_mid2_v_reg_515|   62   |
|        x_reg_481        |    8   |
|        y_reg_488        |    8   |
+-------------------------+--------+
|          Total          |   203  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_188 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   388  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   203  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   203  |   397  |
+-----------+--------+--------+--------+
