{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743022606884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743022606885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:56:46 2025 " "Processing started: Wed Mar 26 17:56:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743022606885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743022606885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Bomba -c Bomba " "Command: quartus_sta Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743022606885 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743022606943 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1743022607038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bomba.sdc " "Synopsys Design Constraints File file not found: 'Bomba.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743022607330 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607330 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst5 inst5 " "create_clock -period 1.000 -name inst5 inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743022607331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743022607331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743022607331 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743022607331 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|combout " "Node \"inst7\|\\i_ring:4:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607332 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|datac " "Node \"inst7\|\\i_ring:4:ringx\|a\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607332 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|combout " "Node \"inst7\|\\i_ring:4:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607332 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|datad " "Node \"inst7\|\\i_ring:4:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607332 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|combout " "Node \"inst7\|\\i_ring:4:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607332 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|datad " "Node \"inst7\|\\i_ring:4:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607332 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607332 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|combout " "Node \"inst7\|\\i_ring:1:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|datac " "Node \"inst7\|\\i_ring:1:ringx\|a\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|combout " "Node \"inst7\|\\i_ring:1:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|datad " "Node \"inst7\|\\i_ring:1:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|combout " "Node \"inst7\|\\i_ring:1:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|datad " "Node \"inst7\|\\i_ring:1:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607333 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|combout " "Node \"inst7\|\\i_ring:2:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|datad " "Node \"inst7\|\\i_ring:2:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|combout " "Node \"inst7\|\\i_ring:2:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|datad " "Node \"inst7\|\\i_ring:2:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|combout " "Node \"inst7\|\\i_ring:2:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|datad " "Node \"inst7\|\\i_ring:2:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607333 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|combout " "Node \"inst7\|\\i_ring:3:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|datad " "Node \"inst7\|\\i_ring:3:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|combout " "Node \"inst7\|\\i_ring:3:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|datad " "Node \"inst7\|\\i_ring:3:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|combout " "Node \"inst7\|\\i_ring:3:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|datac " "Node \"inst7\|\\i_ring:3:ringx\|c\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607333 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|combout " "Node \"inst7\|\\i_ring:16:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|datad " "Node \"inst7\|\\i_ring:16:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|combout " "Node \"inst7\|\\i_ring:16:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|datad " "Node \"inst7\|\\i_ring:16:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|combout " "Node \"inst7\|\\i_ring:16:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|datad " "Node \"inst7\|\\i_ring:16:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607333 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|combout " "Node \"inst7\|\\i_ring:14:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|datad " "Node \"inst7\|\\i_ring:14:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|combout " "Node \"inst7\|\\i_ring:14:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|datad " "Node \"inst7\|\\i_ring:14:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|combout " "Node \"inst7\|\\i_ring:14:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|datad " "Node \"inst7\|\\i_ring:14:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607333 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|combout " "Node \"inst7\|\\i_ring:15:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|datad " "Node \"inst7\|\\i_ring:15:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|combout " "Node \"inst7\|\\i_ring:15:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|datad " "Node \"inst7\|\\i_ring:15:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|combout " "Node \"inst7\|\\i_ring:15:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|datad " "Node \"inst7\|\\i_ring:15:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607333 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607333 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|combout " "Node \"inst7\|\\i_ring:13:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|datad " "Node \"inst7\|\\i_ring:13:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|combout " "Node \"inst7\|\\i_ring:13:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|datad " "Node \"inst7\|\\i_ring:13:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|combout " "Node \"inst7\|\\i_ring:13:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|datad " "Node \"inst7\|\\i_ring:13:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|combout " "Node \"inst7\|\\i_ring:9:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|datad " "Node \"inst7\|\\i_ring:9:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|combout " "Node \"inst7\|\\i_ring:9:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|datad " "Node \"inst7\|\\i_ring:9:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|combout " "Node \"inst7\|\\i_ring:9:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|datad " "Node \"inst7\|\\i_ring:9:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|combout " "Node \"inst7\|\\i_ring:11:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|datad " "Node \"inst7\|\\i_ring:11:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|combout " "Node \"inst7\|\\i_ring:11:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|datad " "Node \"inst7\|\\i_ring:11:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|combout " "Node \"inst7\|\\i_ring:11:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|datad " "Node \"inst7\|\\i_ring:11:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|combout " "Node \"inst7\|\\i_ring:10:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|datad " "Node \"inst7\|\\i_ring:10:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|combout " "Node \"inst7\|\\i_ring:10:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|datad " "Node \"inst7\|\\i_ring:10:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|combout " "Node \"inst7\|\\i_ring:10:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|datad " "Node \"inst7\|\\i_ring:10:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|combout " "Node \"inst7\|\\i_ring:12:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|datad " "Node \"inst7\|\\i_ring:12:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|combout " "Node \"inst7\|\\i_ring:12:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|datad " "Node \"inst7\|\\i_ring:12:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|combout " "Node \"inst7\|\\i_ring:12:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|datad " "Node \"inst7\|\\i_ring:12:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|combout " "Node \"inst7\|\\i_ring:8:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|datad " "Node \"inst7\|\\i_ring:8:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|combout " "Node \"inst7\|\\i_ring:8:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|datad " "Node \"inst7\|\\i_ring:8:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|combout " "Node \"inst7\|\\i_ring:8:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|datad " "Node \"inst7\|\\i_ring:8:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607334 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|combout " "Node \"inst7\|\\i_ring:6:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|datad " "Node \"inst7\|\\i_ring:6:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|combout " "Node \"inst7\|\\i_ring:6:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|datad " "Node \"inst7\|\\i_ring:6:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|combout " "Node \"inst7\|\\i_ring:6:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|datad " "Node \"inst7\|\\i_ring:6:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607335 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|combout " "Node \"inst7\|\\i_ring:5:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|datad " "Node \"inst7\|\\i_ring:5:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|combout " "Node \"inst7\|\\i_ring:5:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|datad " "Node \"inst7\|\\i_ring:5:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|combout " "Node \"inst7\|\\i_ring:5:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|datad " "Node \"inst7\|\\i_ring:5:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607335 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|combout " "Node \"inst7\|\\i_ring:7:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|datad " "Node \"inst7\|\\i_ring:7:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|combout " "Node \"inst7\|\\i_ring:7:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|datad " "Node \"inst7\|\\i_ring:7:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|combout " "Node \"inst7\|\\i_ring:7:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|datad " "Node \"inst7\|\\i_ring:7:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022607335 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022607335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607336 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743022607336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743022607337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743022607338 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743022607338 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743022607343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743022607356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743022607356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.770 " "Worst-case setup slack is -2.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.770             -20.383 inst5  " "   -2.770             -20.383 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -30.597 clk  " "   -1.976             -30.597 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399              -1.399 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.399              -1.399 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.961 " "Worst-case hold slack is -0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961             -10.050 clk  " "   -0.961             -10.050 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "    0.929               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 inst5  " "    1.042               0.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022607359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022607360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk  " "   -3.000             -37.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 inst5  " "   -1.487             -16.357 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -1.487 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607361 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743022607406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743022607434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743022607664 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607719 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743022607719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743022607719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743022607725 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743022607725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.428 " "Worst-case setup slack is -2.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.428             -17.782 inst5  " "   -2.428             -17.782 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.629             -24.947 clk  " "   -1.629             -24.947 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360              -1.360 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.360              -1.360 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.918 " "Worst-case hold slack is -0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918             -10.404 clk  " "   -0.918             -10.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 inst5  " "    0.966               0.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "    0.984               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022607732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022607734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk  " "   -3.000             -37.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 inst5  " "   -1.487             -16.357 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -1.487 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607735 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743022607781 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022607903 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743022607903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743022607904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743022607905 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743022607905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.600 " "Worst-case setup slack is -0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600              -3.527 inst5  " "   -0.600              -3.527 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -0.370 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -0.370              -0.370 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310              -2.281 clk  " "   -0.310              -2.281 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.453 " "Worst-case hold slack is -0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453              -4.830 clk  " "   -0.453              -4.830 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 inst5  " "    0.431               0.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "    0.464               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022607913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022607915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.895 clk  " "   -3.000             -26.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 inst5  " "   -1.000             -11.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -1.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022607917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022607917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743022608363 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743022608363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 116 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743022608410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:56:48 2025 " "Processing ended: Wed Mar 26 17:56:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743022608410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743022608410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743022608410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743022608410 ""}
