

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_4.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                  128 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:512:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                   14 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:256,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1480.0:1480.0:1480.0:3802.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit             59bf0d375d0d7953a7ae2620a48e7cc4  /home/burak/gpgpu-sim-4.0/gpgpu-sim_distribution/gesummv
Extracting PTX file and ptxas options    1: gesummv.1.sm_52.ptx -arch=sm_52
 8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
self exe links to: /home/burak/gpgpu-sim-4.0/gpgpu-sim_distribution/gesummv
self exe links to: /home/burak/gpgpu-sim-4.0/gpgpu-sim_distribution/gesummv
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/burak/gpgpu-sim-4.0/gpgpu-sim_distribution/gesummv
Running md5sum using "md5sum /home/burak/gpgpu-sim-4.0/gpgpu-sim_distribution/gesummv "
self exe links to: /home/burak/gpgpu-sim-4.0/gpgpu-sim_distribution/gesummv
Extracting specific PTX file named gesummv.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14gesummv_kernelPfS_S_S_S_ : hostFun 0x0x556ceb0bd910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing gesummv.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z14gesummv_kernelPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file gesummv.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from gesummv.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14gesummv_kernelPfS_S_S_S_' : regs=21, lmem=0, smem=0, cmem=364
setting device 0 with name GPGPU-Sim_vGPGPU-Sim Simulator Version 4.0.0 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc161b4b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc161b4b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc161b4b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc161b4b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc161b4b58..

GPGPU-Sim PTX: cudaLaunch for 0x0x556ceb0bd910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14gesummv_kernelPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14gesummv_kernelPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14gesummv_kernelPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14gesummv_kernelPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14gesummv_kernelPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14gesummv_kernelPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14gesummv_kernelPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x050 (gesummv.1.sm_52.ptx:39) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (gesummv.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x370 (gesummv.1.sm_52.ptx:142) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378 (gesummv.1.sm_52.ptx:144) ld.global.f32 %f65, [%rd1];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14gesummv_kernelPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14gesummv_kernelPfS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14gesummv_kernelPfS_S_S_S_' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14gesummv_kernelPfS_S_S_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14gesummv_kernelPfS_S_S_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 43200460
gpu_sim_insn = 182562816
gpu_ipc =       4.2259
gpu_tot_sim_cycle = 43200460
gpu_tot_sim_insn = 182562816
gpu_tot_ipc =       4.2259
gpu_tot_issued_cta = 16
gpu_occupancy = 14.3548% 
gpu_tot_occupancy = 14.3548% 
max_total_param_size = 0
gpu_stall_dramfull = 2935
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9952
partiton_level_parallism_total  =       0.9952
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      47.1322 GB/Sec
L2_BW_total  =      47.1322 GB/Sec
gpu_total_sim_rate=9179
gpgpu_n_tot_thrd_icount = 182571008
gpgpu_n_tot_w_icount = 5705344
gpgpu_n_stall_shd_mem = 530049525
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38797824
gpgpu_n_mem_write_global = 4194816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 100667392
gpgpu_n_store_insn = 33558528
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38798080
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1473397149
W0_Idle:1177072
W0_Scoreboard:669515189
W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	
W31:0
W32:5705344
single_issue_nums: WS0:1418264	WS1:1418370	WS2:1418444	WS3:1418374	
dual_issue_nums: WS0:4036	WS1:3983	WS2:3946	WS3:3981	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 310382592 {8:38797824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 167792640 {40:4194816,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1551912960 {40:38797824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33558528 {8:4194816,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=110978477 n_nop=109969384 n_act=266245 n_pre=266229 n_ref_event=0 n_req=511708 n_rd=511708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009222
n_activity=6941671 dram_eff=0.1474
bk0: 32052a 110231793i bk1: 32000a 110241099i bk2: 32036a 110225500i bk3: 31984a 110233022i bk4: 32016a 110218373i bk5: 31984a 110227451i bk6: 32012a 110238184i bk7: 31992a 110244585i bk8: 31984a 110220937i bk9: 31928a 110229075i bk10: 31984a 110218610i bk11: 31924a 110229587i bk12: 31976a 110224494i bk13: 31928a 110235719i bk14: 31976a 110243602i bk15: 31932a 110251716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479694
Row_Buffer_Locality_read = 0.479694
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.537097
Bank_Level_Parallism_Col = 1.492613
Bank_Level_Parallism_Ready = 1.000011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276614 

BW Util details:
bwutil = 0.009222 
total_CMD = 110978477 
util_bw = 1023416 
Wasted_Col = 2602376 
Wasted_Row = 1331244 
Idle = 106021441 

BW Util Bottlenecks: 
RCDc_limit = 3275025 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 724196 
rwq = 0 
CCDLc_limit_alone = 724196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110978477 
n_nop = 109969384 
Read = 511708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 266245 
n_pre = 266229 
n_ref = 0 
n_req = 511708 
total_req = 511708 

Dual Bus Interface Util: 
issued_total_row = 532474 
issued_total_col = 511708 
Row_Bus_Util =  0.004798 
CoL_Bus_Util = 0.004611 
Either_Row_CoL_Bus_Util = 0.009093 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.034773 
queue_avg = 0.136899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136899
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=110978477 n_nop=109969992 n_act=265297 n_pre=265281 n_ref_event=0 n_req=511656 n_rd=511656 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009221
n_activity=7056260 dram_eff=0.145
bk0: 32020a 110244828i bk1: 32020a 110250486i bk2: 31996a 110239830i bk3: 31996a 110241844i bk4: 31992a 110232613i bk5: 32000a 110237041i bk6: 32000a 110249925i bk7: 32008a 110253357i bk8: 31944a 110235232i bk9: 31952a 110238194i bk10: 31944a 110231269i bk11: 31952a 110236457i bk12: 31956a 110238152i bk13: 31964a 110245113i bk14: 31952a 110258092i bk15: 31960a 110261551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481493
Row_Buffer_Locality_read = 0.481493
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.469732
Bank_Level_Parallism_Col = 1.478572
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269434 

BW Util details:
bwutil = 0.009221 
total_CMD = 110978477 
util_bw = 1023312 
Wasted_Col = 2625892 
Wasted_Row = 1371202 
Idle = 105958071 

BW Util Bottlenecks: 
RCDc_limit = 3283942 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 705403 
rwq = 0 
CCDLc_limit_alone = 705403 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110978477 
n_nop = 109969992 
Read = 511656 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265297 
n_pre = 265281 
n_ref = 0 
n_req = 511656 
total_req = 511656 

Dual Bus Interface Util: 
issued_total_row = 530578 
issued_total_col = 511656 
Row_Bus_Util =  0.004781 
CoL_Bus_Util = 0.004610 
Either_Row_CoL_Bus_Util = 0.009087 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.033465 
queue_avg = 0.122885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.122885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=110978477 n_nop=109968152 n_act=265942 n_pre=265926 n_ref_event=0 n_req=511860 n_rd=511860 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009224
n_activity=7022605 dram_eff=0.1458
bk0: 32032a 110250744i bk1: 32016a 110246415i bk2: 32008a 110243446i bk3: 31992a 110236599i bk4: 32020a 110237799i bk5: 32000a 110230371i bk6: 32032a 110256166i bk7: 32008a 110249520i bk8: 31972a 110238110i bk9: 31968a 110234564i bk10: 31972a 110238025i bk11: 31968a 110229282i bk12: 31972a 110242883i bk13: 31968a 110240396i bk14: 31964a 110261153i bk15: 31968a 110256100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480440
Row_Buffer_Locality_read = 0.480440
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.465802
Bank_Level_Parallism_Col = 1.472942
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266943 

BW Util details:
bwutil = 0.009224 
total_CMD = 110978477 
util_bw = 1023720 
Wasted_Col = 2643847 
Wasted_Row = 1358926 
Idle = 105951984 

BW Util Bottlenecks: 
RCDc_limit = 3298512 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 701771 
rwq = 0 
CCDLc_limit_alone = 701771 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110978477 
n_nop = 109968152 
Read = 511860 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265942 
n_pre = 265926 
n_ref = 0 
n_req = 511860 
total_req = 511860 

Dual Bus Interface Util: 
issued_total_row = 531868 
issued_total_col = 511860 
Row_Bus_Util =  0.004793 
CoL_Bus_Util = 0.004612 
Either_Row_CoL_Bus_Util = 0.009104 
Issued_on_Two_Bus_Simul_Util = 0.000301 
issued_two_Eff = 0.033062 
queue_avg = 0.120525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.120525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=110978477 n_nop=109969273 n_act=265891 n_pre=265875 n_ref_event=0 n_req=511828 n_rd=511828 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009224
n_activity=6947768 dram_eff=0.1473
bk0: 32024a 110243416i bk1: 32024a 110242399i bk2: 32000a 110237076i bk3: 32000a 110234512i bk4: 32004a 110231512i bk5: 32004a 110229480i bk6: 32008a 110249547i bk7: 32008a 110248578i bk8: 31968a 110227981i bk9: 31968a 110229153i bk10: 31968a 110229125i bk11: 31968a 110229105i bk12: 31972a 110233104i bk13: 31972a 110234841i bk14: 31968a 110257875i bk15: 31972a 110257231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480507
Row_Buffer_Locality_read = 0.480507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.510326
Bank_Level_Parallism_Col = 1.488564
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276295 

BW Util details:
bwutil = 0.009224 
total_CMD = 110978477 
util_bw = 1023656 
Wasted_Col = 2607559 
Wasted_Row = 1337368 
Idle = 106009894 

BW Util Bottlenecks: 
RCDc_limit = 3275291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 716573 
rwq = 0 
CCDLc_limit_alone = 716573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110978477 
n_nop = 109969273 
Read = 511828 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265891 
n_pre = 265875 
n_ref = 0 
n_req = 511828 
total_req = 511828 

Dual Bus Interface Util: 
issued_total_row = 531766 
issued_total_col = 511828 
Row_Bus_Util =  0.004792 
CoL_Bus_Util = 0.004612 
Either_Row_CoL_Bus_Util = 0.009094 
Issued_on_Two_Bus_Simul_Util = 0.000310 
issued_two_Eff = 0.034076 
queue_avg = 0.122897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.122897
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=110978477 n_nop=109966030 n_act=266393 n_pre=266377 n_ref_event=0 n_req=512148 n_rd=512148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00923
n_activity=6930205 dram_eff=0.1478
bk0: 32040a 110250311i bk1: 32040a 110249851i bk2: 32016a 110241973i bk3: 32016a 110237071i bk4: 32020a 110234964i bk5: 32020a 110230950i bk6: 32024a 110255244i bk7: 32024a 110252036i bk8: 31992a 110234446i bk9: 31992a 110235130i bk10: 31992a 110233933i bk11: 31988a 110229810i bk12: 31996a 110238100i bk13: 31996a 110240732i bk14: 32000a 110259628i bk15: 31992a 110260204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479852
Row_Buffer_Locality_read = 0.479852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.483261
Bank_Level_Parallism_Col = 1.478358
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269463 

BW Util details:
bwutil = 0.009230 
total_CMD = 110978477 
util_bw = 1024296 
Wasted_Col = 2631878 
Wasted_Row = 1335716 
Idle = 105986587 

BW Util Bottlenecks: 
RCDc_limit = 3297983 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 710429 
rwq = 0 
CCDLc_limit_alone = 710429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110978477 
n_nop = 109966030 
Read = 512148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 266393 
n_pre = 266377 
n_ref = 0 
n_req = 512148 
total_req = 512148 

Dual Bus Interface Util: 
issued_total_row = 532770 
issued_total_col = 512148 
Row_Bus_Util =  0.004801 
CoL_Bus_Util = 0.004615 
Either_Row_CoL_Bus_Util = 0.009123 
Issued_on_Two_Bus_Simul_Util = 0.000293 
issued_two_Eff = 0.032072 
queue_avg = 0.116303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.116303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=110978477 n_nop=109965905 n_act=266121 n_pre=266105 n_ref_event=0 n_req=511928 n_rd=511928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009226
n_activity=6956390 dram_eff=0.1472
bk0: 32024a 110254594i bk1: 32044a 110256175i bk2: 31992a 110245478i bk3: 32016a 110249351i bk4: 32012a 110239444i bk5: 32028a 110242300i bk6: 32008a 110260509i bk7: 32028a 110262073i bk8: 31964a 110239181i bk9: 31988a 110239109i bk10: 31956a 110238171i bk11: 31992a 110239418i bk12: 31952a 110244652i bk13: 31988a 110248290i bk14: 31952a 110267178i bk15: 31984a 110268628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480159
Row_Buffer_Locality_read = 0.480159
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.459197
Bank_Level_Parallism_Col = 1.473799
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266381 

BW Util details:
bwutil = 0.009226 
total_CMD = 110978477 
util_bw = 1023856 
Wasted_Col = 2637554 
Wasted_Row = 1335496 
Idle = 105981571 

BW Util Bottlenecks: 
RCDc_limit = 3303210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 702664 
rwq = 0 
CCDLc_limit_alone = 702664 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110978477 
n_nop = 109965905 
Read = 511928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 266121 
n_pre = 266105 
n_ref = 0 
n_req = 511928 
total_req = 511928 

Dual Bus Interface Util: 
issued_total_row = 532226 
issued_total_col = 511928 
Row_Bus_Util =  0.004796 
CoL_Bus_Util = 0.004613 
Either_Row_CoL_Bus_Util = 0.009124 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.031190 
queue_avg = 0.106651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.106651
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=110978477 n_nop=109965016 n_act=266397 n_pre=266381 n_ref_event=0 n_req=512236 n_rd=512236 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009231
n_activity=6952367 dram_eff=0.1474
bk0: 32056a 110254974i bk1: 32052a 110257989i bk2: 32032a 110248323i bk3: 32024a 110249298i bk4: 32028a 110240027i bk5: 32028a 110241362i bk6: 32032a 110262066i bk7: 32028a 110263589i bk8: 31992a 110242408i bk9: 31996a 110243668i bk10: 31992a 110238153i bk11: 31992a 110238961i bk12: 32000a 110243634i bk13: 31996a 110250339i bk14: 31992a 110267881i bk15: 31996a 110270167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479933
Row_Buffer_Locality_read = 0.479933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.449552
Bank_Level_Parallism_Col = 1.472656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266532 

BW Util details:
bwutil = 0.009231 
total_CMD = 110978477 
util_bw = 1024472 
Wasted_Col = 2643011 
Wasted_Row = 1340871 
Idle = 105970123 

BW Util Bottlenecks: 
RCDc_limit = 3309802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 703402 
rwq = 0 
CCDLc_limit_alone = 703402 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110978477 
n_nop = 109965016 
Read = 512236 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 266397 
n_pre = 266381 
n_ref = 0 
n_req = 512236 
total_req = 512236 

Dual Bus Interface Util: 
issued_total_row = 532778 
issued_total_col = 512236 
Row_Bus_Util =  0.004801 
CoL_Bus_Util = 0.004616 
Either_Row_CoL_Bus_Util = 0.009132 
Issued_on_Two_Bus_Simul_Util = 0.000284 
issued_two_Eff = 0.031134 
queue_avg = 0.105299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.105299
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=110978477 n_nop=109966559 n_act=266187 n_pre=266171 n_ref_event=0 n_req=512224 n_rd=512224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009231
n_activity=6944722 dram_eff=0.1475
bk0: 32052a 110252702i bk1: 32044a 110253270i bk2: 32032a 110245035i bk3: 32020a 110243102i bk4: 32032a 110238356i bk5: 32032a 110235101i bk6: 32028a 110260435i bk7: 32024a 110259324i bk8: 31992a 110240590i bk9: 32000a 110237567i bk10: 31992a 110239595i bk11: 32000a 110235280i bk12: 31992a 110244343i bk13: 32000a 110244256i bk14: 31988a 110266634i bk15: 31996a 110264500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480331
Row_Buffer_Locality_read = 0.480331
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.464623
Bank_Level_Parallism_Col = 1.473622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267952 

BW Util details:
bwutil = 0.009231 
total_CMD = 110978477 
util_bw = 1024448 
Wasted_Col = 2639515 
Wasted_Row = 1334884 
Idle = 105979630 

BW Util Bottlenecks: 
RCDc_limit = 3301177 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 703592 
rwq = 0 
CCDLc_limit_alone = 703592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110978477 
n_nop = 109966559 
Read = 512224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 266187 
n_pre = 266171 
n_ref = 0 
n_req = 512224 
total_req = 512224 

Dual Bus Interface Util: 
issued_total_row = 532358 
issued_total_col = 512224 
Row_Bus_Util =  0.004797 
CoL_Bus_Util = 0.004616 
Either_Row_CoL_Bus_Util = 0.009118 
Issued_on_Two_Bus_Simul_Util = 0.000294 
issued_two_Eff = 0.032279 
queue_avg = 0.109546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.109546

icnt_total_pkts_mem_to_simt=42992640
icnt_total_pkts_simt_to_mem=42992640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


gpgpu_simulation_time = 0 days, 5 hrs, 31 min, 28 sec (19888 sec)
gpgpu_simulation_rate = 9179 (inst/sec)
gpgpu_simulation_rate = 2172 (cycle/sec)
gpgpu_silicon_slowdown = 681399x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU Runtime: 19876.139334s
CPU Runtime: 0.138621s
Non-Matching CPU-GPU Outputs Beyond Error Threshold of 0.05 Percent: 0
GPGPU-Sim: *** exit detected ***
