[2021-09-09 10:03:04,313]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-09 10:03:04,314]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:04,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; ".

Peak memory: 14151680 bytes

[2021-09-09 10:03:04,668]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:04,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34820096 bytes

[2021-09-09 10:03:04,797]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 10:03:04,798]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:04,833]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :64
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 7651328 bytes

[2021-09-09 10:03:04,833]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-09 12:02:31,985]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-09 12:02:31,985]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:32,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; ".

Peak memory: 14557184 bytes

[2021-09-09 12:02:32,344]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:32,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34697216 bytes

[2021-09-09 12:02:32,469]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 12:02:32,470]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:34,293]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 15998976 bytes

[2021-09-09 12:02:34,294]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-09 13:32:34,420]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-09 13:32:34,420]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:34,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; ".

Peak memory: 14426112 bytes

[2021-09-09 13:32:34,748]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:34,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34889728 bytes

[2021-09-09 13:32:34,884]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 13:32:34,885]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:36,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 16146432 bytes

[2021-09-09 13:32:36,705]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-09 15:07:30,552]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-09 15:07:30,552]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:30,552]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:30,688]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34631680 bytes

[2021-09-09 15:07:30,689]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 15:07:30,690]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:32,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 16064512 bytes

[2021-09-09 15:07:32,714]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-09 15:36:34,470]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-09 15:36:34,470]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:34,471]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:34,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34701312 bytes

[2021-09-09 15:36:34,641]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 15:36:34,642]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:36,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 16097280 bytes

[2021-09-09 15:36:36,639]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-09 16:14:38,313]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-09 16:14:38,313]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:38,314]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:38,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 35000320 bytes

[2021-09-09 16:14:38,484]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 16:14:38,484]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:40,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 15990784 bytes

[2021-09-09 16:14:40,480]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-09 16:49:21,214]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-09 16:49:21,214]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:21,215]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:21,344]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34877440 bytes

[2021-09-09 16:49:21,346]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 16:49:21,346]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:23,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 16031744 bytes

[2021-09-09 16:49:23,313]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-09 17:25:42,656]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-09 17:25:42,656]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:42,656]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:42,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34586624 bytes

[2021-09-09 17:25:42,793]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 17:25:42,793]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:44,824]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 16031744 bytes

[2021-09-09 17:25:44,824]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-13 23:30:37,894]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-13 23:30:37,894]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:37,895]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:38,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34471936 bytes

[2021-09-13 23:30:38,071]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-13 23:30:38,071]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:39,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 12263424 bytes

[2021-09-13 23:30:39,887]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-13 23:42:29,508]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-13 23:42:29,509]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:29,509]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:29,688]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34471936 bytes

[2021-09-13 23:42:29,690]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-13 23:42:29,690]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:29,730]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 7294976 bytes

[2021-09-13 23:42:29,730]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-14 09:00:28,508]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-14 09:00:28,508]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:28,508]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:28,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34193408 bytes

[2021-09-14 09:00:28,631]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-14 09:00:28,631]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:30,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 16027648 bytes

[2021-09-14 09:00:30,359]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-14 09:21:28,240]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-14 09:21:28,240]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:28,240]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:28,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34557952 bytes

[2021-09-14 09:21:28,399]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-14 09:21:28,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:28,427]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 7745536 bytes

[2021-09-14 09:21:28,428]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-15 15:33:51,811]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-15 15:33:51,812]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:51,812]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:51,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34500608 bytes

[2021-09-15 15:33:51,970]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-15 15:33:51,970]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:53,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :84
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 14389248 bytes

[2021-09-15 15:33:53,552]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-15 15:54:49,431]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-15 15:54:49,431]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:49,432]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:49,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34476032 bytes

[2021-09-15 15:54:49,544]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-15 15:54:49,545]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:49,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 6893568 bytes

[2021-09-15 15:54:49,587]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-18 14:04:20,778]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-18 14:04:20,779]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:20,779]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:20,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34246656 bytes

[2021-09-18 14:04:20,891]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-18 14:04:20,892]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:22,498]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 12795904 bytes

[2021-09-18 14:04:22,499]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-18 16:28:55,464]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-18 16:28:55,465]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:55,465]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:55,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34533376 bytes

[2021-09-18 16:28:55,582]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-18 16:28:55,582]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:57,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11857920 bytes

[2021-09-18 16:28:57,218]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-22 08:59:11,067]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-22 08:59:11,067]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:11,067]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:11,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34500608 bytes

[2021-09-22 08:59:11,232]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-22 08:59:11,232]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:12,051]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11845632 bytes

[2021-09-22 08:59:12,052]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-22 11:27:34,385]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-22 11:27:34,385]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:34,385]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:34,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-09-22 11:27:34,506]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-22 11:27:34,507]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:36,275]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 12230656 bytes

[2021-09-22 11:27:36,275]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-23 16:46:38,902]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-23 16:46:38,902]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:38,903]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:39,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34459648 bytes

[2021-09-23 16:46:39,072]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-23 16:46:39,073]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:40,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11792384 bytes

[2021-09-23 16:46:40,822]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-23 17:09:37,374]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-23 17:09:37,374]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:37,374]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:37,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-09-23 17:09:37,552]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-23 17:09:37,552]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:39,347]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 12005376 bytes

[2021-09-23 17:09:39,348]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-23 18:11:13,831]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-23 18:11:13,831]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:13,831]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:13,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-09-23 18:11:13,944]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-23 18:11:13,944]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:15,536]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11866112 bytes

[2021-09-23 18:11:15,537]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-27 16:38:21,387]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-27 16:38:21,388]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:21,388]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:21,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34398208 bytes

[2021-09-27 16:38:21,547]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-27 16:38:21,547]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:23,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 12095488 bytes

[2021-09-27 16:38:23,161]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-27 17:45:05,502]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-27 17:45:05,503]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:05,503]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:05,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34254848 bytes

[2021-09-27 17:45:05,663]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-27 17:45:05,664]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:07,274]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
balancing!
	current map manager:
		current min nodes:151
		current min depth:7
rewriting!
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 12177408 bytes

[2021-09-27 17:45:07,274]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-28 02:11:19,329]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-28 02:11:19,329]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:19,329]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:19,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34549760 bytes

[2021-09-28 02:11:19,443]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-28 02:11:19,443]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:21,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-09-28 02:11:21,046]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-28 16:50:43,680]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-28 16:50:43,680]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:43,681]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:43,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34353152 bytes

[2021-09-28 16:50:43,796]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-28 16:50:43,796]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:45,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 12087296 bytes

[2021-09-28 16:50:45,443]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-28 17:29:46,504]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-09-28 17:29:46,504]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:46,505]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:46,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34615296 bytes

[2021-09-28 17:29:46,622]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-28 17:29:46,622]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:48,257]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 12275712 bytes

[2021-09-28 17:29:48,257]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-10-09 10:42:43,805]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-09 10:42:43,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:43,806]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:43,921]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34451456 bytes

[2021-10-09 10:42:43,922]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-09 10:42:43,923]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:43,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 7282688 bytes

[2021-10-09 10:42:43,984]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-09 11:25:16,404]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-09 11:25:16,404]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:16,405]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:16,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34406400 bytes

[2021-10-09 11:25:16,520]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-09 11:25:16,520]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:16,605]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 7299072 bytes

[2021-10-09 11:25:16,606]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-09 16:33:06,686]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-09 16:33:06,686]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:06,686]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:06,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34627584 bytes

[2021-10-09 16:33:06,969]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-09 16:33:06,970]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:07,942]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11280384 bytes

[2021-10-09 16:33:07,943]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-09 16:50:13,946]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-09 16:50:13,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:13,947]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:14,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-10-09 16:50:14,060]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-09 16:50:14,061]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:14,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11161600 bytes

[2021-10-09 16:50:14,883]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-12 11:01:05,268]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-12 11:01:05,269]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:05,269]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:05,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34189312 bytes

[2021-10-12 11:01:05,389]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 11:01:05,389]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:07,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-10-12 11:01:07,113]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-12 11:19:32,600]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-12 11:19:32,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:32,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:32,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34410496 bytes

[2021-10-12 11:19:32,720]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 11:19:32,721]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:32,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 6991872 bytes

[2021-10-12 11:19:32,787]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-12 13:36:33,637]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-12 13:36:33,637]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:33,637]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:33,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34365440 bytes

[2021-10-12 13:36:33,764]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 13:36:33,764]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:35,491]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11513856 bytes

[2021-10-12 13:36:35,491]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-12 15:07:13,526]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-12 15:07:13,527]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:13,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:13,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34234368 bytes

[2021-10-12 15:07:13,685]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 15:07:13,685]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:15,371]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-10-12 15:07:15,372]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-12 18:52:11,052]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-12 18:52:11,052]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:11,052]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:11,168]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-10-12 18:52:11,170]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 18:52:11,170]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:12,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-10-12 18:52:12,853]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-18 11:45:43,076]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-18 11:45:43,076]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:43,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:43,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34263040 bytes

[2021-10-18 11:45:43,197]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-18 11:45:43,197]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:44,873]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11317248 bytes

[2021-10-18 11:45:44,873]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-18 12:04:21,257]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-18 12:04:21,258]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:21,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:21,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34320384 bytes

[2021-10-18 12:04:21,383]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-18 12:04:21,383]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:21,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 6139904 bytes

[2021-10-18 12:04:21,414]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-19 14:12:17,927]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-19 14:12:17,928]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:17,928]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:18,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34320384 bytes

[2021-10-19 14:12:18,095]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-19 14:12:18,095]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:18,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 6266880 bytes

[2021-10-19 14:12:18,125]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-22 13:34:37,064]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-22 13:34:37,065]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:37,065]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:37,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34308096 bytes

[2021-10-22 13:34:37,186]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-22 13:34:37,186]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:37,250]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 9146368 bytes

[2021-10-22 13:34:37,251]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-22 13:55:29,796]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-22 13:55:29,796]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:29,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:29,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34521088 bytes

[2021-10-22 13:55:29,916]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-22 13:55:29,916]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:29,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 9297920 bytes

[2021-10-22 13:55:29,982]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-22 14:02:38,798]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-22 14:02:38,798]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:38,798]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:38,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34320384 bytes

[2021-10-22 14:02:38,961]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-22 14:02:38,961]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:38,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 6287360 bytes

[2021-10-22 14:02:38,990]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-22 14:05:59,572]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-22 14:05:59,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:59,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:59,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34070528 bytes

[2021-10-22 14:05:59,694]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-22 14:05:59,694]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:59,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 6340608 bytes

[2021-10-22 14:05:59,725]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-23 13:35:09,937]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-23 13:35:09,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:09,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:10,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34226176 bytes

[2021-10-23 13:35:10,054]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-23 13:35:10,054]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:11,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :92
score:100
	Report mapping result:
		klut_size()     :117
		klut.num_gates():91
		max delay       :4
		max area        :92
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11173888 bytes

[2021-10-23 13:35:11,720]mapper_test.py:224:[INFO]: area: 91 level: 4
[2021-10-24 17:46:49,868]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-24 17:46:49,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:49,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:50,027]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34455552 bytes

[2021-10-24 17:46:50,028]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-24 17:46:50,028]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:51,703]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :92
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11190272 bytes

[2021-10-24 17:46:51,703]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-24 18:07:15,456]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-24 18:07:15,456]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:15,457]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:15,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34394112 bytes

[2021-10-24 18:07:15,627]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-24 18:07:15,627]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:17,290]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
	current map manager:
		current min nodes:151
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :85
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11124736 bytes

[2021-10-24 18:07:17,291]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-26 10:25:52,516]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-26 10:25:52,516]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:52,516]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:52,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34299904 bytes

[2021-10-26 10:25:52,636]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 10:25:52,636]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:52,660]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	current map manager:
		current min nodes:151
		current min depth:8
	Report mapping result:
		klut_size()     :91
		klut.num_gates():65
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 6180864 bytes

[2021-10-26 10:25:52,660]mapper_test.py:224:[INFO]: area: 65 level: 4
[2021-10-26 11:05:09,204]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-26 11:05:09,204]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:09,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:09,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34344960 bytes

[2021-10-26 11:05:09,325]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 11:05:09,325]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:11,008]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :91
		klut.num_gates():65
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-10-26 11:05:11,009]mapper_test.py:224:[INFO]: area: 65 level: 4
[2021-10-26 11:25:49,127]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-26 11:25:49,128]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:49,128]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:49,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34426880 bytes

[2021-10-26 11:25:49,292]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 11:25:49,293]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:50,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():77
		max delay       :4
		max area        :92
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 11001856 bytes

[2021-10-26 11:25:50,963]mapper_test.py:224:[INFO]: area: 77 level: 4
[2021-10-26 12:23:54,805]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-26 12:23:54,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:54,806]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:54,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34410496 bytes

[2021-10-26 12:23:54,924]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 12:23:54,924]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:56,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 10829824 bytes

[2021-10-26 12:23:56,647]mapper_test.py:224:[INFO]: area: 69 level: 4
[2021-10-26 14:13:20,735]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-26 14:13:20,735]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:20,735]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:20,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34381824 bytes

[2021-10-26 14:13:20,911]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 14:13:20,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:20,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :91
		klut.num_gates():65
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 5939200 bytes

[2021-10-26 14:13:20,948]mapper_test.py:224:[INFO]: area: 65 level: 4
[2021-10-29 16:10:26,012]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-10-29 16:10:26,013]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:26,013]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:26,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34467840 bytes

[2021-10-29 16:10:26,132]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-29 16:10:26,132]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:26,155]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :118
		klut.num_gates():92
		max delay       :4
		max area        :92
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
Peak memory: 6127616 bytes

[2021-10-29 16:10:26,156]mapper_test.py:224:[INFO]: area: 92 level: 4
[2021-11-03 09:52:19,076]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-03 09:52:19,076]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:19,076]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:19,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34357248 bytes

[2021-11-03 09:52:19,243]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-03 09:52:19,243]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:19,280]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :118
		klut.num_gates():92
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :32
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig_output.v
	Peak memory: 6037504 bytes

[2021-11-03 09:52:19,280]mapper_test.py:226:[INFO]: area: 92 level: 4
[2021-11-03 10:04:29,992]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-03 10:04:29,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:29,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:30,114]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34377728 bytes

[2021-11-03 10:04:30,115]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-03 10:04:30,115]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:30,144]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :121
		klut.num_gates():95
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :34
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig_output.v
	Peak memory: 5980160 bytes

[2021-11-03 10:04:30,144]mapper_test.py:226:[INFO]: area: 95 level: 4
[2021-11-03 13:44:29,781]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-03 13:44:29,782]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:29,782]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:29,905]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34304000 bytes

[2021-11-03 13:44:29,906]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-03 13:44:29,906]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:29,935]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :121
		klut.num_gates():95
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :34
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig_output.v
	Peak memory: 6156288 bytes

[2021-11-03 13:44:29,936]mapper_test.py:226:[INFO]: area: 95 level: 4
[2021-11-03 13:50:45,085]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-03 13:50:45,085]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:45,085]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:45,202]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34201600 bytes

[2021-11-03 13:50:45,203]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-03 13:50:45,204]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:45,234]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :121
		klut.num_gates():95
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :34
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig_output.v
	Peak memory: 6115328 bytes

[2021-11-03 13:50:45,235]mapper_test.py:226:[INFO]: area: 95 level: 4
[2021-11-04 15:57:42,243]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-04 15:57:42,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:42,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:42,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34353152 bytes

[2021-11-04 15:57:42,420]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-04 15:57:42,420]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:42,459]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig_output.v
	Peak memory: 6021120 bytes

[2021-11-04 15:57:42,459]mapper_test.py:226:[INFO]: area: 63 level: 4
[2021-11-16 12:28:31,373]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-16 12:28:31,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:31,374]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:31,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34361344 bytes

[2021-11-16 12:28:31,500]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-16 12:28:31,501]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:31,521]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.002283 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6201344 bytes

[2021-11-16 12:28:31,522]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-16 14:17:28,842]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-16 14:17:28,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:28,843]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:28,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34426880 bytes

[2021-11-16 14:17:28,967]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-16 14:17:28,967]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:28,995]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.002059 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6189056 bytes

[2021-11-16 14:17:28,996]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-16 14:23:49,949]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-16 14:23:49,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:49,950]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:50,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34328576 bytes

[2021-11-16 14:23:50,076]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-16 14:23:50,076]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:50,106]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.00198 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6025216 bytes

[2021-11-16 14:23:50,107]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-17 16:36:28,217]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-17 16:36:28,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:28,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:28,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34373632 bytes

[2021-11-17 16:36:28,340]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-17 16:36:28,341]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:28,369]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.00213 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6250496 bytes

[2021-11-17 16:36:28,370]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-18 10:19:04,972]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-18 10:19:04,972]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:04,972]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:05,090]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34328576 bytes

[2021-11-18 10:19:05,092]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-18 10:19:05,092]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:05,117]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.005027 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6443008 bytes

[2021-11-18 10:19:05,118]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-23 16:11:55,627]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-23 16:11:55,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:55,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:55,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34676736 bytes

[2021-11-23 16:11:55,756]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-23 16:11:55,757]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:55,783]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.005812 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():61
		max delay       :4
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6324224 bytes

[2021-11-23 16:11:55,784]mapper_test.py:228:[INFO]: area: 61 level: 4
[2021-11-23 16:42:54,274]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-23 16:42:54,275]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:54,275]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:54,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34242560 bytes

[2021-11-23 16:42:54,401]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-23 16:42:54,401]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:54,427]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.005375 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():61
		max delay       :4
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6361088 bytes

[2021-11-23 16:42:54,428]mapper_test.py:228:[INFO]: area: 61 level: 4
[2021-11-24 11:39:07,219]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-24 11:39:07,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:07,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:07,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34344960 bytes

[2021-11-24 11:39:07,390]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 11:39:07,391]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:07,420]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.000179 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-24 11:39:07,420]mapper_test.py:228:[INFO]: area: 69 level: 4
[2021-11-24 12:02:21,383]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-24 12:02:21,383]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:21,384]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:21,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34455552 bytes

[2021-11-24 12:02:21,502]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 12:02:21,502]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:21,521]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.000177 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6111232 bytes

[2021-11-24 12:02:21,522]mapper_test.py:228:[INFO]: area: 69 level: 4
[2021-11-24 12:06:07,624]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-24 12:06:07,624]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:07,625]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:07,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34439168 bytes

[2021-11-24 12:06:07,757]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 12:06:07,758]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:07,780]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.002796 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6172672 bytes

[2021-11-24 12:06:07,780]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-24 12:11:43,786]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-24 12:11:43,786]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:43,786]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:43,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34381824 bytes

[2021-11-24 12:11:43,929]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 12:11:43,929]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:43,948]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00074 secs
	Report mapping result:
		klut_size()     :78
		klut.num_gates():52
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-24 12:11:43,948]mapper_test.py:228:[INFO]: area: 52 level: 5
[2021-11-24 12:58:06,471]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-24 12:58:06,471]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:06,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:06,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:58:06,592]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 12:58:06,592]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:06,627]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.003337 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 6156288 bytes

[2021-11-24 12:58:06,628]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-24 13:12:10,887]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-24 13:12:10,887]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:10,888]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:11,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34455552 bytes

[2021-11-24 13:12:11,055]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 13:12:11,056]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:12,745]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.002061 secs
Mapping time: 0.002635 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 11022336 bytes

[2021-11-24 13:12:12,746]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-24 13:35:03,696]mapper_test.py:79:[INFO]: run case "s526_comb"
[2021-11-24 13:35:03,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:03,696]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:03,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      69.0.  Edge =      201.  Cut =      513.  T =     0.00 sec
P:  Del =    4.00.  Ar =      53.0.  Edge =      183.  Cut =      506.  T =     0.00 sec
P:  Del =    4.00.  Ar =      54.0.  Edge =      180.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      179.  Cut =      506.  T =     0.00 sec
F:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      179.  Cut =      429.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      52.0.  Edge =      174.  Cut =      457.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34271232 bytes

[2021-11-24 13:35:03,812]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 13:35:03,813]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:05,489]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
Mapping time: 0.000142 secs
Mapping time: 0.000169 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :19
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v
	Peak memory: 11046912 bytes

[2021-11-24 13:35:05,490]mapper_test.py:228:[INFO]: area: 69 level: 4
