<stg><name>layer_convolution_with_persistent_accelerator</name>


<trans_list>

<trans id="4245" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4246" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4247" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4248" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4249" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4250" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4251" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4252" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4253" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4254" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4255" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4256" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4257" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4258" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4259" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4260" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4261" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4262" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4263" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4264" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4265" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4266" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4267" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4268" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4269" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4270" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4271" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4272" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4273" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4274" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4275" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4276" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4277" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4278" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4279" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4280" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4281" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4282" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4283" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4284" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4285" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4286" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4287" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4288" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4289" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4290" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4291" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4292" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4293" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4294" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4295" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4296" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4297" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4298" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4299" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4300" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4301" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4302" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4303" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4304" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4305" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4306" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4307" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4308" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4309" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4310" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4311" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4313" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4314" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4315" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4316" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4317" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4318" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4319" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4320" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4321" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4322" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4323" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5187" from="79" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5188" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5178" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5179" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5180" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5181" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5182" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5183" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5184" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5185" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5186" from="88" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4343" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4344" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4345" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4346" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4347" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4348" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4349" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4350" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4351" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4354" from="97" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4352" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4353" from="99" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5199" from="100" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5200" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5190" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5191" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5192" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5193" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5194" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5197" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5198" from="109" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4374" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4375" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4376" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4377" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4378" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4379" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4380" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4381" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4382" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4385" from="118" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4383" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4384" from="120" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5211" from="121" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5212" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5202" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5203" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5204" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5205" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5206" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5207" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5208" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5209" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5210" from="130" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4405" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4406" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4407" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4408" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4409" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4410" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4411" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4412" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4413" from="139" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4416" from="139" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4414" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4415" from="141" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5223" from="142" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5224" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5214" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5215" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5216" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5217" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5218" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5219" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5220" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5221" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5222" from="151" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4436" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4437" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4438" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4439" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4440" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4441" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4442" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4443" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4444" from="160" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4447" from="160" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4445" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4446" from="162" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5235" from="163" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5236" from="163" to="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5226" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5227" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5228" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5229" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5230" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5231" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5232" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5233" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5234" from="172" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4467" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4468" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4469" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4470" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4471" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4472" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4473" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4474" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4475" from="181" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4478" from="181" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4476" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4477" from="183" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5247" from="184" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5248" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5238" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5239" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5240" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5241" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5242" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5243" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5244" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5245" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5246" from="193" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4498" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4499" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4500" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4501" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4502" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4503" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4504" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4505" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4506" from="202" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4509" from="202" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4507" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4508" from="204" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5259" from="205" to="215">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5260" from="205" to="206">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5250" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5251" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5252" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5253" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5254" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5255" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5256" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5257" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5258" from="214" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4529" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4530" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4531" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4532" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4533" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4534" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4535" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4536" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4537" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4540" from="223" to="226">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4538" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4539" from="225" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5271" from="226" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5272" from="226" to="227">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5262" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5263" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5264" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5265" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5266" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5267" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5268" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5269" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5270" from="235" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4560" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4561" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4562" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4563" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4564" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4565" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4566" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4567" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4568" from="244" to="245">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4571" from="244" to="247">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4569" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4570" from="246" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5283" from="247" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5284" from="247" to="248">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5274" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5275" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5276" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5277" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5278" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5279" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5280" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5281" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5282" from="256" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4591" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4592" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4593" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4594" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4595" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4596" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4597" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4598" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4599" from="265" to="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4602" from="265" to="268">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4600" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4601" from="267" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5295" from="268" to="278">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5296" from="268" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5286" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5287" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5288" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5289" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5290" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5291" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5292" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5293" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5294" from="277" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4622" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4623" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4624" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4625" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4626" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4627" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4628" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4629" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4630" from="286" to="287">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4633" from="286" to="289">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4631" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4632" from="288" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5307" from="289" to="299">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5308" from="289" to="290">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5298" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5299" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5300" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5301" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5302" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5303" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5304" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5305" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5306" from="298" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4653" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4654" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4655" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4656" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4657" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4658" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4659" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4660" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4661" from="307" to="308">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4664" from="307" to="310">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4662" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4663" from="309" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5319" from="310" to="320">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5320" from="310" to="311">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5310" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5311" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5312" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5313" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5314" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5315" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5316" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5317" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5318" from="319" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4684" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4685" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4686" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4687" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4688" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4689" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4690" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4691" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4692" from="328" to="329">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4695" from="328" to="331">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4693" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4694" from="330" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5331" from="331" to="341">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5332" from="331" to="332">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5322" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5323" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5324" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5325" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5326" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5327" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5328" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5329" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5330" from="340" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4715" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4716" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4717" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4718" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4719" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4720" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4721" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4722" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4723" from="349" to="350">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4726" from="349" to="352">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4724" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4725" from="351" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5343" from="352" to="362">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5344" from="352" to="353">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5334" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5335" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5336" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5337" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5338" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5339" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5340" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5341" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5342" from="361" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4746" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4747" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4748" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4749" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4750" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4751" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4752" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4753" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4754" from="370" to="371">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4757" from="370" to="373">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4755" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4756" from="372" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5355" from="373" to="383">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5356" from="373" to="374">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5346" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5347" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5348" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5349" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5350" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5351" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5352" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5353" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5354" from="382" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4777" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4778" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4779" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4780" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4781" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4782" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4783" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4784" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4785" from="391" to="392">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4788" from="391" to="394">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4786" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4787" from="393" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5367" from="394" to="404">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5368" from="394" to="395">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5358" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5359" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5360" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5361" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5362" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5363" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5364" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5365" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5366" from="403" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4808" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4809" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4810" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4811" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4812" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4813" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4814" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4815" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4816" from="412" to="413">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4819" from="412" to="415">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4817" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4818" from="414" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5379" from="415" to="425">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5380" from="415" to="416">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5370" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5371" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5372" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5373" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5374" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5375" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5376" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5377" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5378" from="424" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4839" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4840" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4841" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4842" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4843" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4844" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4845" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4846" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4847" from="433" to="434">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4850" from="433" to="436">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4848" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4849" from="435" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5391" from="436" to="446">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5392" from="436" to="437">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5382" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5383" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5384" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5385" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5386" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5387" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5388" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5389" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5390" from="445" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4870" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4871" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4872" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4873" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4874" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4875" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4876" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4877" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4878" from="454" to="455">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4881" from="454" to="457">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4879" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4880" from="456" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5403" from="457" to="467">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5404" from="457" to="458">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5394" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5395" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5396" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5397" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5398" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5399" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5400" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5401" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5402" from="466" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4901" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4902" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4903" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4904" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4905" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4906" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4907" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4908" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4909" from="475" to="476">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4912" from="475" to="478">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4910" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4911" from="477" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5415" from="478" to="488">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5416" from="478" to="479">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5406" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5407" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5408" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5409" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5410" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5411" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5412" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5413" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5414" from="487" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4932" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4933" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4934" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4935" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4936" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4937" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4938" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4939" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4940" from="496" to="497">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4943" from="496" to="499">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4941" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4942" from="498" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5427" from="499" to="509">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5428" from="499" to="500">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5418" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5419" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5420" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5421" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5422" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5423" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5424" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5425" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5426" from="508" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4963" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4964" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4965" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4966" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4967" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4968" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4969" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4970" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4971" from="517" to="518">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4974" from="517" to="520">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4972" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4973" from="519" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5439" from="520" to="530">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5440" from="520" to="521">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5430" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5431" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5432" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5433" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5434" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5435" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5436" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5437" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5438" from="529" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4994" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4995" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4996" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4997" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4998" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4999" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5000" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5001" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5002" from="538" to="539">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5005" from="538" to="541">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5003" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5004" from="540" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5451" from="541" to="551">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5452" from="541" to="542">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5442" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5443" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5444" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5445" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5446" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5447" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5448" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5449" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5450" from="550" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5025" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5026" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5027" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5028" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5029" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5030" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5031" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5032" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5033" from="559" to="560">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5036" from="559" to="562">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5034" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5035" from="561" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5463" from="562" to="572">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5464" from="562" to="563">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5454" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5455" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5456" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5457" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5458" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5459" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5460" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5461" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5462" from="571" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5056" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5057" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5058" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5059" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5060" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5061" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5062" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5063" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5064" from="580" to="581">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5067" from="580" to="583">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5065" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5066" from="582" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5475" from="583" to="593">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5476" from="583" to="584">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5466" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5467" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5468" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5469" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5470" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5471" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5472" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5473" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5474" from="592" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5087" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5088" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5089" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5090" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5091" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5092" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5093" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5094" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5095" from="601" to="602">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5098" from="601" to="604">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5096" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5097" from="603" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5487" from="604" to="614">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5488" from="604" to="605">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5478" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5479" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5480" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5481" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5482" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5483" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5484" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5485" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5486" from="613" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5118" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5119" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5120" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5121" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5122" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5123" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5124" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5125" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5126" from="622" to="623">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5129" from="622" to="625">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5127" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5128" from="624" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5499" from="625" to="635">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5500" from="625" to="626">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5490" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5491" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5492" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5493" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5494" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5495" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5496" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5497" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5498" from="634" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5149" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5150" from="636" to="637">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5151" from="636" to="639">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5153" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5154" from="638" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5156" from="639" to="640">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5166" from="639" to="648">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5504" from="640" to="643">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5505" from="640" to="641">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5502" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5503" from="642" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5162" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5163" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5164" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5165" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5176" from="647" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5509" from="648" to="651">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5510" from="648" to="649">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5507" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5508" from="650" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5172" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5173" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5174" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5175" from="654" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %v = alloca i32 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %bitmap_info_0_4_0_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitmap_info_0_4_0_0_0_val

]]></Node>
<StgValue><ssdm name="bitmap_info_0_4_0_0_0_val_read"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %output_features = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_features"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %neighbor_features = alloca i64 1

]]></Node>
<StgValue><ssdm name="neighbor_features"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="60" op_0_bw="32">
<![CDATA[
entry:16 %conv_i_i157 = zext i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i157"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:266 %store_ln229 = store i32 0, i32 %v

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:267 %store_ln0 = store i32 0, i32 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="59" op_0_bw="32">
<![CDATA[
entry:18 %bitmap_info_0_4_0_0_0_val_cast = zext i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="bitmap_info_0_4_0_0_0_val_cast"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="63" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="63" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="63" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="63" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="63" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="63" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="58" op_0_bw="32">
<![CDATA[
entry:17 %bitmap_info_0_4_0_0_0_val_cast1 = zext i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="bitmap_info_0_4_0_0_0_val_cast1"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="62" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="62" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="62" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="62" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="62" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="62" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="62" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="62" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="62" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="62" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="708" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="61" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="61" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="61" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="61" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="61" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="61" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="61" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="61" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="61" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="61" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="727" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="60" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="60" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="60" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="60" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="60" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="60" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="60" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="60" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="60" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="60" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="746" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="59" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="59" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="59" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="59" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="59" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="59" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="59" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="59" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="59" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="59" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="765" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="58" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="58" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="58" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="58" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="58" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="58" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="58" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="776" st_id="7" stage="58" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="777" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="778" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="779" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="780" st_id="7" stage="58" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="781" st_id="7" stage="58" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="782" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="783" st_id="7" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="784" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="57" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="57" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="57" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="57" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="57" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="57" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="57" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="57" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="57" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="57" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="803" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="56" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="56" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="56" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="56" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="56" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="56" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="56" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="56" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="56" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="819" st_id="9" stage="56" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="820" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="821" st_id="9" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="822" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="55" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="55" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="55" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="55" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="55" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="55" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="55" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="55" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="55" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="55" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="841" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="842" st_id="11" stage="54" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="54" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="845" st_id="11" stage="54" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="54" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="54" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="54" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="850" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="54" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="54" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="854" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="855" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="856" st_id="11" stage="54" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="857" st_id="11" stage="54" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="858" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="859" st_id="11" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="860" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="53" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="53" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="53" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="53" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="53" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="53" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="53" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="53" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="53" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="53" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="879" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="880" st_id="13" stage="52" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="881" st_id="13" stage="52" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="882" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="883" st_id="13" stage="52" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="884" st_id="13" stage="52" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="885" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="52" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="52" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="52" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="52" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="52" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="895" st_id="13" stage="52" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="896" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="897" st_id="13" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="898" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="899" st_id="14" stage="51" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="900" st_id="14" stage="51" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="901" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="902" st_id="14" stage="51" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="903" st_id="14" stage="51" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="904" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="905" st_id="14" stage="51" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="906" st_id="14" stage="51" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="907" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="908" st_id="14" stage="51" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="909" st_id="14" stage="51" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="910" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="911" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="912" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="913" st_id="14" stage="51" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="914" st_id="14" stage="51" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="915" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="916" st_id="14" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="917" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="50" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="50" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="50" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="50" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="50" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="50" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="50" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="50" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="50" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="50" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="936" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="937" st_id="16" stage="49" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="938" st_id="16" stage="49" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="939" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="940" st_id="16" stage="49" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="941" st_id="16" stage="49" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="942" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="943" st_id="16" stage="49" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="944" st_id="16" stage="49" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="945" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="946" st_id="16" stage="49" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="947" st_id="16" stage="49" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="948" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="949" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="950" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="951" st_id="16" stage="49" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="952" st_id="16" stage="49" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="953" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="954" st_id="16" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="955" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="956" st_id="17" stage="48" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="957" st_id="17" stage="48" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="958" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="959" st_id="17" stage="48" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="960" st_id="17" stage="48" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="961" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="962" st_id="17" stage="48" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="963" st_id="17" stage="48" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="964" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="965" st_id="17" stage="48" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="966" st_id="17" stage="48" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="967" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="968" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="969" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="970" st_id="17" stage="48" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="971" st_id="17" stage="48" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="972" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="973" st_id="17" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="974" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="975" st_id="18" stage="47" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="976" st_id="18" stage="47" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="977" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="978" st_id="18" stage="47" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="979" st_id="18" stage="47" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="980" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="981" st_id="18" stage="47" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="982" st_id="18" stage="47" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="983" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="984" st_id="18" stage="47" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="985" st_id="18" stage="47" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="986" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="987" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="988" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="989" st_id="18" stage="47" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="990" st_id="18" stage="47" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="991" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="992" st_id="18" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="993" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="994" st_id="19" stage="46" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="995" st_id="19" stage="46" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="996" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="997" st_id="19" stage="46" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="998" st_id="19" stage="46" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="999" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1000" st_id="19" stage="46" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1001" st_id="19" stage="46" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1002" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1003" st_id="19" stage="46" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1004" st_id="19" stage="46" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1005" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1006" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1007" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1008" st_id="19" stage="46" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1009" st_id="19" stage="46" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1010" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1011" st_id="19" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1012" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1013" st_id="20" stage="45" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1014" st_id="20" stage="45" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1015" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1016" st_id="20" stage="45" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1017" st_id="20" stage="45" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1018" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1019" st_id="20" stage="45" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1020" st_id="20" stage="45" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1021" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1022" st_id="20" stage="45" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1023" st_id="20" stage="45" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1024" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1025" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1026" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1027" st_id="20" stage="45" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1028" st_id="20" stage="45" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1029" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1030" st_id="20" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1031" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1032" st_id="21" stage="44" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1033" st_id="21" stage="44" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1034" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1035" st_id="21" stage="44" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1036" st_id="21" stage="44" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1037" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1038" st_id="21" stage="44" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1039" st_id="21" stage="44" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1040" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1041" st_id="21" stage="44" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1042" st_id="21" stage="44" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1043" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1044" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1045" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1046" st_id="21" stage="44" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1047" st_id="21" stage="44" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1048" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1049" st_id="21" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1050" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1051" st_id="22" stage="43" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1052" st_id="22" stage="43" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1053" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1054" st_id="22" stage="43" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1055" st_id="22" stage="43" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1056" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1057" st_id="22" stage="43" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1058" st_id="22" stage="43" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1059" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1060" st_id="22" stage="43" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1061" st_id="22" stage="43" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1062" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1063" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1064" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1065" st_id="22" stage="43" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1066" st_id="22" stage="43" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1067" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1068" st_id="22" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1069" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1070" st_id="23" stage="42" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1071" st_id="23" stage="42" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1072" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1073" st_id="23" stage="42" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1074" st_id="23" stage="42" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1075" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1076" st_id="23" stage="42" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1077" st_id="23" stage="42" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1078" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1079" st_id="23" stage="42" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1080" st_id="23" stage="42" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1081" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1082" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1083" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1084" st_id="23" stage="42" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1085" st_id="23" stage="42" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1086" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1087" st_id="23" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1088" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1089" st_id="24" stage="41" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1090" st_id="24" stage="41" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1091" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1092" st_id="24" stage="41" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1093" st_id="24" stage="41" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1094" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1095" st_id="24" stage="41" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1096" st_id="24" stage="41" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1097" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1098" st_id="24" stage="41" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1099" st_id="24" stage="41" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1100" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1101" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1102" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1103" st_id="24" stage="41" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1104" st_id="24" stage="41" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1105" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1106" st_id="24" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1107" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1108" st_id="25" stage="40" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1109" st_id="25" stage="40" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1110" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1111" st_id="25" stage="40" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1112" st_id="25" stage="40" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1113" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1114" st_id="25" stage="40" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1115" st_id="25" stage="40" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1116" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1117" st_id="25" stage="40" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1118" st_id="25" stage="40" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1119" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1120" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1121" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1122" st_id="25" stage="40" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1123" st_id="25" stage="40" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1124" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1125" st_id="25" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1126" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1127" st_id="26" stage="39" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1128" st_id="26" stage="39" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1129" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1130" st_id="26" stage="39" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1131" st_id="26" stage="39" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1132" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1133" st_id="26" stage="39" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1134" st_id="26" stage="39" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1135" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1136" st_id="26" stage="39" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1137" st_id="26" stage="39" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1138" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1139" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1140" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1141" st_id="26" stage="39" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1142" st_id="26" stage="39" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1143" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1144" st_id="26" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1145" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1146" st_id="27" stage="38" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1147" st_id="27" stage="38" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1148" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1149" st_id="27" stage="38" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1150" st_id="27" stage="38" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1151" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1152" st_id="27" stage="38" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1153" st_id="27" stage="38" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1154" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1155" st_id="27" stage="38" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1156" st_id="27" stage="38" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1157" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1158" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1159" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1160" st_id="27" stage="38" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1161" st_id="27" stage="38" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1162" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1163" st_id="27" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1164" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1165" st_id="28" stage="37" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1166" st_id="28" stage="37" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1167" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1168" st_id="28" stage="37" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="37" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="37" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="37" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="37" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="37" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="37" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="37" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1183" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1184" st_id="29" stage="36" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1185" st_id="29" stage="36" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1186" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1187" st_id="29" stage="36" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1188" st_id="29" stage="36" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1189" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1190" st_id="29" stage="36" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1191" st_id="29" stage="36" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1192" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1193" st_id="29" stage="36" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1194" st_id="29" stage="36" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1195" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1196" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1197" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1198" st_id="29" stage="36" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1199" st_id="29" stage="36" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1200" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1201" st_id="29" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1202" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1203" st_id="30" stage="35" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1204" st_id="30" stage="35" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1205" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1206" st_id="30" stage="35" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1207" st_id="30" stage="35" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1208" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1209" st_id="30" stage="35" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1210" st_id="30" stage="35" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1211" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1212" st_id="30" stage="35" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1213" st_id="30" stage="35" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1214" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1215" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1216" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1217" st_id="30" stage="35" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1218" st_id="30" stage="35" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1219" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1220" st_id="30" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1221" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1222" st_id="31" stage="34" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1223" st_id="31" stage="34" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1224" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1225" st_id="31" stage="34" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1226" st_id="31" stage="34" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1227" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1228" st_id="31" stage="34" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1229" st_id="31" stage="34" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1230" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1231" st_id="31" stage="34" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1232" st_id="31" stage="34" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1233" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1234" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1235" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1236" st_id="31" stage="34" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1237" st_id="31" stage="34" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1238" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1239" st_id="31" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1240" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1241" st_id="32" stage="33" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1242" st_id="32" stage="33" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1243" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1244" st_id="32" stage="33" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1245" st_id="32" stage="33" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1246" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1247" st_id="32" stage="33" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1248" st_id="32" stage="33" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1249" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1250" st_id="32" stage="33" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1251" st_id="32" stage="33" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1252" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1253" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1254" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1255" st_id="32" stage="33" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1256" st_id="32" stage="33" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1257" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1258" st_id="32" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1259" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1260" st_id="33" stage="32" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1261" st_id="33" stage="32" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1262" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1263" st_id="33" stage="32" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1264" st_id="33" stage="32" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1265" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1266" st_id="33" stage="32" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1267" st_id="33" stage="32" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1268" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1269" st_id="33" stage="32" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1270" st_id="33" stage="32" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1271" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1272" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1273" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1274" st_id="33" stage="32" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1275" st_id="33" stage="32" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1276" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1277" st_id="33" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1278" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1279" st_id="34" stage="31" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1280" st_id="34" stage="31" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1281" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1282" st_id="34" stage="31" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1283" st_id="34" stage="31" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1284" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1285" st_id="34" stage="31" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1286" st_id="34" stage="31" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1287" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1288" st_id="34" stage="31" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1289" st_id="34" stage="31" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1290" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1291" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1292" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1293" st_id="34" stage="31" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1294" st_id="34" stage="31" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1295" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1296" st_id="34" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1297" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1298" st_id="35" stage="30" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1299" st_id="35" stage="30" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1300" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1301" st_id="35" stage="30" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1302" st_id="35" stage="30" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1303" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1304" st_id="35" stage="30" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1305" st_id="35" stage="30" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1306" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1307" st_id="35" stage="30" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1308" st_id="35" stage="30" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1309" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1310" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1311" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1312" st_id="35" stage="30" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1313" st_id="35" stage="30" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1314" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1315" st_id="35" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1316" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1317" st_id="36" stage="29" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1318" st_id="36" stage="29" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1319" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1320" st_id="36" stage="29" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1321" st_id="36" stage="29" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1322" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1323" st_id="36" stage="29" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1324" st_id="36" stage="29" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1325" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1326" st_id="36" stage="29" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1327" st_id="36" stage="29" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1328" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1329" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1330" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1331" st_id="36" stage="29" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1332" st_id="36" stage="29" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1333" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1334" st_id="36" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1335" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1336" st_id="37" stage="28" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1337" st_id="37" stage="28" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1338" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1339" st_id="37" stage="28" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1340" st_id="37" stage="28" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1341" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1342" st_id="37" stage="28" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1343" st_id="37" stage="28" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1344" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1345" st_id="37" stage="28" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1346" st_id="37" stage="28" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1347" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1348" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1349" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1350" st_id="37" stage="28" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1351" st_id="37" stage="28" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1352" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1353" st_id="37" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1354" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1355" st_id="38" stage="27" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1356" st_id="38" stage="27" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1357" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1358" st_id="38" stage="27" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1359" st_id="38" stage="27" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1360" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1361" st_id="38" stage="27" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1362" st_id="38" stage="27" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1363" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1364" st_id="38" stage="27" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1365" st_id="38" stage="27" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1366" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1367" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1368" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1369" st_id="38" stage="27" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1370" st_id="38" stage="27" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1371" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1372" st_id="38" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1373" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1374" st_id="39" stage="26" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1375" st_id="39" stage="26" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1376" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1377" st_id="39" stage="26" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1378" st_id="39" stage="26" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1379" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1380" st_id="39" stage="26" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1381" st_id="39" stage="26" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1382" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1383" st_id="39" stage="26" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1384" st_id="39" stage="26" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1385" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1386" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1387" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1388" st_id="39" stage="26" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1389" st_id="39" stage="26" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1390" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1391" st_id="39" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1392" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1393" st_id="40" stage="25" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1394" st_id="40" stage="25" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1395" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1396" st_id="40" stage="25" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1397" st_id="40" stage="25" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1398" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1399" st_id="40" stage="25" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1400" st_id="40" stage="25" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1401" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1402" st_id="40" stage="25" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1403" st_id="40" stage="25" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1404" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1405" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1406" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1407" st_id="40" stage="25" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1408" st_id="40" stage="25" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1409" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1410" st_id="40" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1411" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1412" st_id="41" stage="24" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1413" st_id="41" stage="24" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1414" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1415" st_id="41" stage="24" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1416" st_id="41" stage="24" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1417" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1418" st_id="41" stage="24" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1419" st_id="41" stage="24" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1420" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1421" st_id="41" stage="24" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1422" st_id="41" stage="24" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1423" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1424" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1425" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1426" st_id="41" stage="24" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1427" st_id="41" stage="24" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1428" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1429" st_id="41" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1430" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1431" st_id="42" stage="23" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1432" st_id="42" stage="23" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1433" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1434" st_id="42" stage="23" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1435" st_id="42" stage="23" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1436" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1437" st_id="42" stage="23" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1438" st_id="42" stage="23" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1439" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1440" st_id="42" stage="23" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1441" st_id="42" stage="23" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1442" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1443" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1444" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1445" st_id="42" stage="23" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1446" st_id="42" stage="23" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1447" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1448" st_id="42" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1449" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1450" st_id="43" stage="22" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1451" st_id="43" stage="22" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1452" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1453" st_id="43" stage="22" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1454" st_id="43" stage="22" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1455" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1456" st_id="43" stage="22" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1457" st_id="43" stage="22" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1458" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1459" st_id="43" stage="22" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1460" st_id="43" stage="22" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1461" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1462" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1463" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1464" st_id="43" stage="22" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1465" st_id="43" stage="22" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1466" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1467" st_id="43" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1468" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1469" st_id="44" stage="21" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1470" st_id="44" stage="21" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1471" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1472" st_id="44" stage="21" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1473" st_id="44" stage="21" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1474" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1475" st_id="44" stage="21" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1476" st_id="44" stage="21" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1477" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1478" st_id="44" stage="21" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1479" st_id="44" stage="21" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1480" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1481" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1482" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1483" st_id="44" stage="21" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1484" st_id="44" stage="21" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1485" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1486" st_id="44" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1487" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1488" st_id="45" stage="20" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1489" st_id="45" stage="20" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1490" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1491" st_id="45" stage="20" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1492" st_id="45" stage="20" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1493" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1494" st_id="45" stage="20" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1495" st_id="45" stage="20" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1496" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1497" st_id="45" stage="20" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1498" st_id="45" stage="20" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1499" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1500" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1501" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1502" st_id="45" stage="20" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1503" st_id="45" stage="20" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1504" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1505" st_id="45" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1506" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1507" st_id="46" stage="19" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1508" st_id="46" stage="19" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1509" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1510" st_id="46" stage="19" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1511" st_id="46" stage="19" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1512" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1513" st_id="46" stage="19" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1514" st_id="46" stage="19" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1515" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1516" st_id="46" stage="19" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1517" st_id="46" stage="19" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1518" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1519" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1520" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1521" st_id="46" stage="19" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1522" st_id="46" stage="19" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1523" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1524" st_id="46" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1525" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1526" st_id="47" stage="18" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1527" st_id="47" stage="18" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1528" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1529" st_id="47" stage="18" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1530" st_id="47" stage="18" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1531" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1532" st_id="47" stage="18" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1533" st_id="47" stage="18" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1534" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1535" st_id="47" stage="18" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1536" st_id="47" stage="18" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1537" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1538" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1539" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1540" st_id="47" stage="18" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1541" st_id="47" stage="18" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1542" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1543" st_id="47" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1544" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1545" st_id="48" stage="17" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1546" st_id="48" stage="17" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1547" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1548" st_id="48" stage="17" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1549" st_id="48" stage="17" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1550" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1551" st_id="48" stage="17" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1552" st_id="48" stage="17" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1553" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1554" st_id="48" stage="17" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1555" st_id="48" stage="17" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1556" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1557" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1558" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1559" st_id="48" stage="17" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1560" st_id="48" stage="17" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1561" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1562" st_id="48" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1563" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1564" st_id="49" stage="16" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1565" st_id="49" stage="16" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1566" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1567" st_id="49" stage="16" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1568" st_id="49" stage="16" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1569" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1570" st_id="49" stage="16" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1571" st_id="49" stage="16" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1572" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1573" st_id="49" stage="16" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1574" st_id="49" stage="16" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1575" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1576" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1577" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1578" st_id="49" stage="16" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1579" st_id="49" stage="16" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1580" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1581" st_id="49" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1582" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1583" st_id="50" stage="15" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1584" st_id="50" stage="15" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1585" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1586" st_id="50" stage="15" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1587" st_id="50" stage="15" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1588" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1589" st_id="50" stage="15" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1590" st_id="50" stage="15" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1591" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1592" st_id="50" stage="15" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1593" st_id="50" stage="15" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1594" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1595" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1596" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1597" st_id="50" stage="15" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1598" st_id="50" stage="15" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1599" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1600" st_id="50" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1601" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1602" st_id="51" stage="14" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1603" st_id="51" stage="14" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1604" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1605" st_id="51" stage="14" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1606" st_id="51" stage="14" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1607" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1608" st_id="51" stage="14" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1609" st_id="51" stage="14" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1610" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1611" st_id="51" stage="14" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1612" st_id="51" stage="14" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1613" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1614" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1615" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1616" st_id="51" stage="14" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1617" st_id="51" stage="14" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1618" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1619" st_id="51" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1620" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1621" st_id="52" stage="13" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1622" st_id="52" stage="13" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1623" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1624" st_id="52" stage="13" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1625" st_id="52" stage="13" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1626" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1627" st_id="52" stage="13" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1628" st_id="52" stage="13" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1629" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1630" st_id="52" stage="13" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1631" st_id="52" stage="13" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1632" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1633" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1634" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1635" st_id="52" stage="13" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1636" st_id="52" stage="13" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1637" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1638" st_id="52" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1639" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1640" st_id="53" stage="12" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1641" st_id="53" stage="12" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1642" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1643" st_id="53" stage="12" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1644" st_id="53" stage="12" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1645" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1646" st_id="53" stage="12" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1647" st_id="53" stage="12" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1648" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1649" st_id="53" stage="12" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1650" st_id="53" stage="12" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1651" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1652" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1653" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1654" st_id="53" stage="12" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1655" st_id="53" stage="12" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1656" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1657" st_id="53" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1658" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1659" st_id="54" stage="11" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1660" st_id="54" stage="11" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1661" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1662" st_id="54" stage="11" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1663" st_id="54" stage="11" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1664" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1665" st_id="54" stage="11" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1666" st_id="54" stage="11" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1667" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1668" st_id="54" stage="11" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1669" st_id="54" stage="11" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1670" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1671" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1672" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1673" st_id="54" stage="11" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1674" st_id="54" stage="11" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1675" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1676" st_id="54" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1677" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1678" st_id="55" stage="10" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1679" st_id="55" stage="10" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1680" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1681" st_id="55" stage="10" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1682" st_id="55" stage="10" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1683" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1684" st_id="55" stage="10" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1685" st_id="55" stage="10" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1686" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1687" st_id="55" stage="10" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1688" st_id="55" stage="10" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1689" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1690" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1691" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1692" st_id="55" stage="10" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1693" st_id="55" stage="10" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1694" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1695" st_id="55" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1696" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1697" st_id="56" stage="9" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1698" st_id="56" stage="9" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1699" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1700" st_id="56" stage="9" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1701" st_id="56" stage="9" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1702" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1703" st_id="56" stage="9" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1704" st_id="56" stage="9" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1705" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1706" st_id="56" stage="9" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1707" st_id="56" stage="9" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1708" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1709" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1710" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1711" st_id="56" stage="9" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1712" st_id="56" stage="9" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1713" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1714" st_id="56" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1715" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1716" st_id="57" stage="8" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1717" st_id="57" stage="8" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1718" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1719" st_id="57" stage="8" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1720" st_id="57" stage="8" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1721" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1722" st_id="57" stage="8" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1723" st_id="57" stage="8" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1724" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1725" st_id="57" stage="8" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1726" st_id="57" stage="8" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1727" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1728" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1729" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1730" st_id="57" stage="8" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1731" st_id="57" stage="8" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1732" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1733" st_id="57" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1734" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1735" st_id="58" stage="7" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1736" st_id="58" stage="7" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1737" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1738" st_id="58" stage="7" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1739" st_id="58" stage="7" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1740" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1741" st_id="58" stage="7" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1742" st_id="58" stage="7" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1743" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1744" st_id="58" stage="7" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1745" st_id="58" stage="7" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1746" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1747" st_id="58" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_13"/></StgValue>
</operation>

<operation id="1748" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1749" st_id="58" stage="7" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_15"/></StgValue>
</operation>

<operation id="1750" st_id="58" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_16"/></StgValue>
</operation>

<operation id="1751" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1752" st_id="58" stage="7" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1753" st_id="58" stage="7" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1754" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1755" st_id="58" stage="5" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_21"/></StgValue>
</operation>

<operation id="1756" st_id="58" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_22"/></StgValue>
</operation>

<operation id="1757" st_id="58" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>

<operation id="1758" st_id="58" stage="7" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_24"/></StgValue>
</operation>

<operation id="1759" st_id="58" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_25"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1760" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1761" st_id="59" stage="6" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1762" st_id="59" stage="6" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1763" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1764" st_id="59" stage="6" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1765" st_id="59" stage="6" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1766" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1767" st_id="59" stage="6" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1768" st_id="59" stage="6" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1769" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1770" st_id="59" stage="6" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1771" st_id="59" stage="6" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1772" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1773" st_id="59" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_13"/></StgValue>
</operation>

<operation id="1774" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1775" st_id="59" stage="6" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_15"/></StgValue>
</operation>

<operation id="1776" st_id="59" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_16"/></StgValue>
</operation>

<operation id="1777" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1778" st_id="59" stage="6" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1779" st_id="59" stage="6" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1780" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1781" st_id="59" stage="4" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_21"/></StgValue>
</operation>

<operation id="1782" st_id="59" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_22"/></StgValue>
</operation>

<operation id="1783" st_id="59" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>

<operation id="1784" st_id="59" stage="6" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_24"/></StgValue>
</operation>

<operation id="1785" st_id="59" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_25"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1786" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1787" st_id="60" stage="5" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1788" st_id="60" stage="5" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1789" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1790" st_id="60" stage="5" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1791" st_id="60" stage="5" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1792" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1793" st_id="60" stage="5" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1794" st_id="60" stage="5" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1795" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1796" st_id="60" stage="5" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1797" st_id="60" stage="5" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1798" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1799" st_id="60" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_13"/></StgValue>
</operation>

<operation id="1800" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1801" st_id="60" stage="5" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_15"/></StgValue>
</operation>

<operation id="1802" st_id="60" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_16"/></StgValue>
</operation>

<operation id="1803" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1804" st_id="60" stage="5" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1805" st_id="60" stage="5" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1806" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1807" st_id="60" stage="3" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_21"/></StgValue>
</operation>

<operation id="1808" st_id="60" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_22"/></StgValue>
</operation>

<operation id="1809" st_id="60" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>

<operation id="1810" st_id="60" stage="5" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_24"/></StgValue>
</operation>

<operation id="1811" st_id="60" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_25"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1812" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1813" st_id="61" stage="4" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1814" st_id="61" stage="4" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1815" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1816" st_id="61" stage="4" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1817" st_id="61" stage="4" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1818" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1819" st_id="61" stage="4" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1820" st_id="61" stage="4" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1821" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1822" st_id="61" stage="4" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1823" st_id="61" stage="4" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1824" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1825" st_id="61" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_13"/></StgValue>
</operation>

<operation id="1826" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1827" st_id="61" stage="4" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_15"/></StgValue>
</operation>

<operation id="1828" st_id="61" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_16"/></StgValue>
</operation>

<operation id="1829" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1830" st_id="61" stage="4" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1831" st_id="61" stage="4" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1832" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1833" st_id="61" stage="2" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_21"/></StgValue>
</operation>

<operation id="1834" st_id="61" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_22"/></StgValue>
</operation>

<operation id="1835" st_id="61" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>

<operation id="1836" st_id="61" stage="4" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_24"/></StgValue>
</operation>

<operation id="1837" st_id="61" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_25"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1838" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1839" st_id="62" stage="3" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1840" st_id="62" stage="3" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1841" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1842" st_id="62" stage="3" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1843" st_id="62" stage="3" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1844" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1845" st_id="62" stage="3" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1846" st_id="62" stage="3" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1847" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1848" st_id="62" stage="3" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1849" st_id="62" stage="3" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1850" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1851" st_id="62" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_13"/></StgValue>
</operation>

<operation id="1852" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1853" st_id="62" stage="3" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_15"/></StgValue>
</operation>

<operation id="1854" st_id="62" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_16"/></StgValue>
</operation>

<operation id="1855" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1856" st_id="62" stage="3" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1857" st_id="62" stage="3" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1858" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1859" st_id="62" stage="1" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %neighbor_dram_addr_21 = urem i32 1, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_21"/></StgValue>
</operation>

<operation id="1860" st_id="62" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_22"/></StgValue>
</operation>

<operation id="1861" st_id="62" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>

<operation id="1862" st_id="62" stage="3" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_24"/></StgValue>
</operation>

<operation id="1863" st_id="62" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_25"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1864" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1865" st_id="63" stage="2" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1866" st_id="63" stage="2" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1867" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1868" st_id="63" stage="2" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1869" st_id="63" stage="2" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1870" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1871" st_id="63" stage="2" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1872" st_id="63" stage="2" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1873" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1874" st_id="63" stage="2" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1875" st_id="63" stage="2" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1876" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1877" st_id="63" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_13"/></StgValue>
</operation>

<operation id="1878" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1879" st_id="63" stage="2" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_15"/></StgValue>
</operation>

<operation id="1880" st_id="63" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_16"/></StgValue>
</operation>

<operation id="1881" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1882" st_id="63" stage="2" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1883" st_id="63" stage="2" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1884" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1885" st_id="63" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_22"/></StgValue>
</operation>

<operation id="1886" st_id="63" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>

<operation id="1887" st_id="63" stage="2" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_24"/></StgValue>
</operation>

<operation id="1888" st_id="63" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_25"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1889" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:20 %neighbor_dram_addr = urem i60 1152921504606846975, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr"/></StgValue>
</operation>

<operation id="1890" st_id="64" stage="1" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:21 %neighbor_dram_addr_1 = urem i59 494109216260077275, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_1"/></StgValue>
</operation>

<operation id="1891" st_id="64" stage="1" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:22 %neighbor_dram_addr_2 = urem i59 494109216260077279, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_2"/></StgValue>
</operation>

<operation id="1892" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:23 %neighbor_dram_addr_3 = urem i60 823515360433462125, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_3"/></StgValue>
</operation>

<operation id="1893" st_id="64" stage="1" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:24 %neighbor_dram_addr_4 = urem i58 164703072086692425, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_4"/></StgValue>
</operation>

<operation id="1894" st_id="64" stage="1" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:25 %neighbor_dram_addr_5 = urem i58 164703072086692429, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_5"/></StgValue>
</operation>

<operation id="1895" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:26 %neighbor_dram_addr_6 = urem i60 823515360433462127, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_6"/></StgValue>
</operation>

<operation id="1896" st_id="64" stage="1" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:27 %neighbor_dram_addr_7 = urem i58 164703072086692427, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_7"/></StgValue>
</operation>

<operation id="1897" st_id="64" stage="1" lat="62">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:28 %neighbor_dram_addr_8 = urem i58 164703072086692431, i58 %bitmap_info_0_4_0_0_0_val_cast1

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_8"/></StgValue>
</operation>

<operation id="1898" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:29 %neighbor_dram_addr_9 = urem i60 988218432520154550, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_9"/></StgValue>
</operation>

<operation id="1899" st_id="64" stage="1" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:30 %neighbor_dram_addr_10 = urem i59 329406144173384850, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_10"/></StgValue>
</operation>

<operation id="1900" st_id="64" stage="1" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:31 %neighbor_dram_addr_11 = urem i59 329406144173384854, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_11"/></StgValue>
</operation>

<operation id="1901" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:32 %neighbor_dram_addr_12 = urem i60 658812288346769700, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_12"/></StgValue>
</operation>

<operation id="1902" st_id="64" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_13"/></StgValue>
</operation>

<operation id="1903" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:34 %neighbor_dram_addr_14 = urem i60 658812288346769702, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_14"/></StgValue>
</operation>

<operation id="1904" st_id="64" stage="1" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %neighbor_dram_addr_15 = urem i32 2, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_15"/></StgValue>
</operation>

<operation id="1905" st_id="64" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_16"/></StgValue>
</operation>

<operation id="1906" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:37 %neighbor_dram_addr_17 = urem i60 988218432520154551, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_17"/></StgValue>
</operation>

<operation id="1907" st_id="64" stage="1" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:38 %neighbor_dram_addr_18 = urem i59 329406144173384851, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_18"/></StgValue>
</operation>

<operation id="1908" st_id="64" stage="1" lat="63">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry:39 %neighbor_dram_addr_19 = urem i59 329406144173384855, i59 %bitmap_info_0_4_0_0_0_val_cast

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_19"/></StgValue>
</operation>

<operation id="1909" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:40 %neighbor_dram_addr_20 = urem i60 658812288346769701, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_20"/></StgValue>
</operation>

<operation id="1910" st_id="64" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_22"/></StgValue>
</operation>

<operation id="1911" st_id="64" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:44 %neighbor_dram_addr_23 = urem i60 658812288346769703, i60 %conv_i_i157

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_23"/></StgValue>
</operation>

<operation id="1912" st_id="64" stage="1" lat="7">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %neighbor_dram_addr_24 = urem i32 3, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_24"/></StgValue>
</operation>

<operation id="1913" st_id="64" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_25"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1914" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:8 %config_input_channels_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %config_input_channels_val

]]></Node>
<StgValue><ssdm name="config_input_channels_val_read"/></StgValue>
</operation>

<operation id="1915" st_id="65" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %neighbor_dram_addr_13 = urem i32 4, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_13"/></StgValue>
</operation>

<operation id="1916" st_id="65" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %neighbor_dram_addr_16 = urem i32 6, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_16"/></StgValue>
</operation>

<operation id="1917" st_id="65" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %neighbor_dram_addr_22 = urem i32 5, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_22"/></StgValue>
</operation>

<operation id="1918" st_id="65" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %neighbor_dram_addr_25 = urem i32 7, i32 %bitmap_info_0_4_0_0_0_val_read

]]></Node>
<StgValue><ssdm name="neighbor_dram_addr_25"/></StgValue>
</operation>

<operation id="1919" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="42" op_0_bw="11">
<![CDATA[
entry:49 %zext_ln229 = zext i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="1920" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="42" op_0_bw="42">
<![CDATA[
entry:50 %trunc_ln229 = trunc i42 %neighbor_dram_addr

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="1921" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:51 %mul_ln229 = mul i42 %zext_ln229, i42 %trunc_ln229

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="1922" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="42" op_0_bw="42">
<![CDATA[
entry:55 %trunc_ln229_1 = trunc i42 %neighbor_dram_addr_1

]]></Node>
<StgValue><ssdm name="trunc_ln229_1"/></StgValue>
</operation>

<operation id="1923" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:56 %mul_ln229_1 = mul i42 %zext_ln229, i42 %trunc_ln229_1

]]></Node>
<StgValue><ssdm name="mul_ln229_1"/></StgValue>
</operation>

<operation id="1924" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="42" op_0_bw="42">
<![CDATA[
entry:60 %trunc_ln229_2 = trunc i42 %neighbor_dram_addr_2

]]></Node>
<StgValue><ssdm name="trunc_ln229_2"/></StgValue>
</operation>

<operation id="1925" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:61 %mul_ln229_2 = mul i42 %zext_ln229, i42 %trunc_ln229_2

]]></Node>
<StgValue><ssdm name="mul_ln229_2"/></StgValue>
</operation>

<operation id="1926" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="42" op_0_bw="42">
<![CDATA[
entry:65 %trunc_ln229_3 = trunc i42 %neighbor_dram_addr_3

]]></Node>
<StgValue><ssdm name="trunc_ln229_3"/></StgValue>
</operation>

<operation id="1927" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:66 %mul_ln229_3 = mul i42 %zext_ln229, i42 %trunc_ln229_3

]]></Node>
<StgValue><ssdm name="mul_ln229_3"/></StgValue>
</operation>

<operation id="1928" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="42" op_0_bw="42">
<![CDATA[
entry:70 %trunc_ln229_4 = trunc i42 %neighbor_dram_addr_4

]]></Node>
<StgValue><ssdm name="trunc_ln229_4"/></StgValue>
</operation>

<operation id="1929" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:71 %mul_ln229_4 = mul i42 %zext_ln229, i42 %trunc_ln229_4

]]></Node>
<StgValue><ssdm name="mul_ln229_4"/></StgValue>
</operation>

<operation id="1930" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="42" op_0_bw="42">
<![CDATA[
entry:75 %trunc_ln229_5 = trunc i42 %neighbor_dram_addr_5

]]></Node>
<StgValue><ssdm name="trunc_ln229_5"/></StgValue>
</operation>

<operation id="1931" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:76 %mul_ln229_5 = mul i42 %zext_ln229, i42 %trunc_ln229_5

]]></Node>
<StgValue><ssdm name="mul_ln229_5"/></StgValue>
</operation>

<operation id="1932" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="42" op_0_bw="42">
<![CDATA[
entry:80 %trunc_ln229_6 = trunc i42 %neighbor_dram_addr_6

]]></Node>
<StgValue><ssdm name="trunc_ln229_6"/></StgValue>
</operation>

<operation id="1933" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:81 %mul_ln229_6 = mul i42 %zext_ln229, i42 %trunc_ln229_6

]]></Node>
<StgValue><ssdm name="mul_ln229_6"/></StgValue>
</operation>

<operation id="1934" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="42" op_0_bw="42">
<![CDATA[
entry:85 %trunc_ln229_7 = trunc i42 %neighbor_dram_addr_7

]]></Node>
<StgValue><ssdm name="trunc_ln229_7"/></StgValue>
</operation>

<operation id="1935" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:86 %mul_ln229_7 = mul i42 %zext_ln229, i42 %trunc_ln229_7

]]></Node>
<StgValue><ssdm name="mul_ln229_7"/></StgValue>
</operation>

<operation id="1936" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="42" op_0_bw="42">
<![CDATA[
entry:90 %trunc_ln229_8 = trunc i42 %neighbor_dram_addr_8

]]></Node>
<StgValue><ssdm name="trunc_ln229_8"/></StgValue>
</operation>

<operation id="1937" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:91 %mul_ln229_8 = mul i42 %zext_ln229, i42 %trunc_ln229_8

]]></Node>
<StgValue><ssdm name="mul_ln229_8"/></StgValue>
</operation>

<operation id="1938" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="42" op_0_bw="42">
<![CDATA[
entry:95 %trunc_ln229_9 = trunc i42 %neighbor_dram_addr_9

]]></Node>
<StgValue><ssdm name="trunc_ln229_9"/></StgValue>
</operation>

<operation id="1939" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:96 %mul_ln229_9 = mul i42 %zext_ln229, i42 %trunc_ln229_9

]]></Node>
<StgValue><ssdm name="mul_ln229_9"/></StgValue>
</operation>

<operation id="1940" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="42" op_0_bw="42">
<![CDATA[
entry:100 %trunc_ln229_10 = trunc i42 %neighbor_dram_addr_10

]]></Node>
<StgValue><ssdm name="trunc_ln229_10"/></StgValue>
</operation>

<operation id="1941" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:101 %mul_ln229_10 = mul i42 %zext_ln229, i42 %trunc_ln229_10

]]></Node>
<StgValue><ssdm name="mul_ln229_10"/></StgValue>
</operation>

<operation id="1942" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="42" op_0_bw="42">
<![CDATA[
entry:105 %trunc_ln229_11 = trunc i42 %neighbor_dram_addr_11

]]></Node>
<StgValue><ssdm name="trunc_ln229_11"/></StgValue>
</operation>

<operation id="1943" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:106 %mul_ln229_11 = mul i42 %zext_ln229, i42 %trunc_ln229_11

]]></Node>
<StgValue><ssdm name="mul_ln229_11"/></StgValue>
</operation>

<operation id="1944" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="42" op_0_bw="42">
<![CDATA[
entry:110 %trunc_ln229_12 = trunc i42 %neighbor_dram_addr_12

]]></Node>
<StgValue><ssdm name="trunc_ln229_12"/></StgValue>
</operation>

<operation id="1945" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:111 %mul_ln229_12 = mul i42 %zext_ln229, i42 %trunc_ln229_12

]]></Node>
<StgValue><ssdm name="mul_ln229_12"/></StgValue>
</operation>

<operation id="1946" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="42" op_0_bw="42">
<![CDATA[
entry:121 %trunc_ln229_14 = trunc i42 %neighbor_dram_addr_14

]]></Node>
<StgValue><ssdm name="trunc_ln229_14"/></StgValue>
</operation>

<operation id="1947" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:122 %mul_ln229_14 = mul i42 %zext_ln229, i42 %trunc_ln229_14

]]></Node>
<StgValue><ssdm name="mul_ln229_14"/></StgValue>
</operation>

<operation id="1948" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="42" op_0_bw="42">
<![CDATA[
entry:137 %trunc_ln229_17 = trunc i42 %neighbor_dram_addr_17

]]></Node>
<StgValue><ssdm name="trunc_ln229_17"/></StgValue>
</operation>

<operation id="1949" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:138 %mul_ln229_17 = mul i42 %zext_ln229, i42 %trunc_ln229_17

]]></Node>
<StgValue><ssdm name="mul_ln229_17"/></StgValue>
</operation>

<operation id="1950" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="42" op_0_bw="42">
<![CDATA[
entry:142 %trunc_ln229_18 = trunc i42 %neighbor_dram_addr_18

]]></Node>
<StgValue><ssdm name="trunc_ln229_18"/></StgValue>
</operation>

<operation id="1951" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:143 %mul_ln229_18 = mul i42 %zext_ln229, i42 %trunc_ln229_18

]]></Node>
<StgValue><ssdm name="mul_ln229_18"/></StgValue>
</operation>

<operation id="1952" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="42" op_0_bw="42">
<![CDATA[
entry:147 %trunc_ln229_19 = trunc i42 %neighbor_dram_addr_19

]]></Node>
<StgValue><ssdm name="trunc_ln229_19"/></StgValue>
</operation>

<operation id="1953" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:148 %mul_ln229_19 = mul i42 %zext_ln229, i42 %trunc_ln229_19

]]></Node>
<StgValue><ssdm name="mul_ln229_19"/></StgValue>
</operation>

<operation id="1954" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="42" op_0_bw="42">
<![CDATA[
entry:152 %trunc_ln229_20 = trunc i42 %neighbor_dram_addr_20

]]></Node>
<StgValue><ssdm name="trunc_ln229_20"/></StgValue>
</operation>

<operation id="1955" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:153 %mul_ln229_20 = mul i42 %zext_ln229, i42 %trunc_ln229_20

]]></Node>
<StgValue><ssdm name="mul_ln229_20"/></StgValue>
</operation>

<operation id="1956" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="42" op_0_bw="42">
<![CDATA[
entry:167 %trunc_ln229_22 = trunc i42 %neighbor_dram_addr_23

]]></Node>
<StgValue><ssdm name="trunc_ln229_22"/></StgValue>
</operation>

<operation id="1957" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:168 %mul_ln229_22 = mul i42 %zext_ln229, i42 %trunc_ln229_22

]]></Node>
<StgValue><ssdm name="mul_ln229_22"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1958" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %num_pruned_voxels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_pruned_voxels

]]></Node>
<StgValue><ssdm name="num_pruned_voxels_read"/></StgValue>
</operation>

<operation id="1959" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %pruned_dram_write_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pruned_dram_write

]]></Node>
<StgValue><ssdm name="pruned_dram_write_read"/></StgValue>
</operation>

<operation id="1960" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %pruned_dram_read_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pruned_dram_read

]]></Node>
<StgValue><ssdm name="pruned_dram_read_read"/></StgValue>
</operation>

<operation id="1961" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:6 %config_output_spatial_dim_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %config_output_spatial_dim_val

]]></Node>
<StgValue><ssdm name="config_output_spatial_dim_val_read"/></StgValue>
</operation>

<operation id="1962" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:7 %config_output_channels_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %config_output_channels_val

]]></Node>
<StgValue><ssdm name="config_output_channels_val_read"/></StgValue>
</operation>

<operation id="1963" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="11">
<![CDATA[
entry:9 %config_output_channels_val_cast = zext i11 %config_output_channels_val_read

]]></Node>
<StgValue><ssdm name="config_output_channels_val_cast"/></StgValue>
</operation>

<operation id="1964" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1965" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1966" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_write, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1967" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1968" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:19 %cmp_i = icmp_ult  i7 %config_output_spatial_dim_val_read, i7 17

]]></Node>
<StgValue><ssdm name="cmp_i"/></StgValue>
</operation>

<operation id="1969" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1">
<![CDATA[
entry:42 %empty = trunc i1 %neighbor_dram_addr_21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1970" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
entry:47 %wide_trip_count = zext i11 %config_output_channels_val_read

]]></Node>
<StgValue><ssdm name="wide_trip_count"/></StgValue>
</operation>

<operation id="1971" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="11">
<![CDATA[
entry:48 %wide_trip_count29 = zext i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="wide_trip_count29"/></StgValue>
</operation>

<operation id="1972" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:52 %shl_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1973" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="44">
<![CDATA[
entry:53 %zext_ln229_1 = zext i44 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="1974" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:54 %add_ln229 = add i64 %zext_ln229_1, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="1975" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:57 %shl_ln229_2 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_2"/></StgValue>
</operation>

<operation id="1976" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="44">
<![CDATA[
entry:58 %zext_ln229_2 = zext i44 %shl_ln229_2

]]></Node>
<StgValue><ssdm name="zext_ln229_2"/></StgValue>
</operation>

<operation id="1977" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:59 %add_ln229_1 = add i64 %zext_ln229_2, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_1"/></StgValue>
</operation>

<operation id="1978" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:62 %shl_ln229_3 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_3"/></StgValue>
</operation>

<operation id="1979" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="44">
<![CDATA[
entry:63 %zext_ln229_3 = zext i44 %shl_ln229_3

]]></Node>
<StgValue><ssdm name="zext_ln229_3"/></StgValue>
</operation>

<operation id="1980" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:64 %add_ln229_2 = add i64 %zext_ln229_3, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_2"/></StgValue>
</operation>

<operation id="1981" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:67 %shl_ln229_4 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_4"/></StgValue>
</operation>

<operation id="1982" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="44">
<![CDATA[
entry:68 %zext_ln229_4 = zext i44 %shl_ln229_4

]]></Node>
<StgValue><ssdm name="zext_ln229_4"/></StgValue>
</operation>

<operation id="1983" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:69 %add_ln229_3 = add i64 %zext_ln229_4, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_3"/></StgValue>
</operation>

<operation id="1984" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:72 %shl_ln229_5 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_5"/></StgValue>
</operation>

<operation id="1985" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="44">
<![CDATA[
entry:73 %zext_ln229_5 = zext i44 %shl_ln229_5

]]></Node>
<StgValue><ssdm name="zext_ln229_5"/></StgValue>
</operation>

<operation id="1986" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:74 %add_ln229_4 = add i64 %zext_ln229_5, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_4"/></StgValue>
</operation>

<operation id="1987" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:77 %shl_ln229_6 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_6"/></StgValue>
</operation>

<operation id="1988" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="44">
<![CDATA[
entry:78 %zext_ln229_6 = zext i44 %shl_ln229_6

]]></Node>
<StgValue><ssdm name="zext_ln229_6"/></StgValue>
</operation>

<operation id="1989" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:79 %add_ln229_5 = add i64 %zext_ln229_6, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_5"/></StgValue>
</operation>

<operation id="1990" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:82 %shl_ln229_7 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_7"/></StgValue>
</operation>

<operation id="1991" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="44">
<![CDATA[
entry:83 %zext_ln229_7 = zext i44 %shl_ln229_7

]]></Node>
<StgValue><ssdm name="zext_ln229_7"/></StgValue>
</operation>

<operation id="1992" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:84 %add_ln229_6 = add i64 %zext_ln229_7, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_6"/></StgValue>
</operation>

<operation id="1993" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:87 %shl_ln229_8 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_8"/></StgValue>
</operation>

<operation id="1994" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="44">
<![CDATA[
entry:88 %zext_ln229_8 = zext i44 %shl_ln229_8

]]></Node>
<StgValue><ssdm name="zext_ln229_8"/></StgValue>
</operation>

<operation id="1995" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:89 %add_ln229_7 = add i64 %zext_ln229_8, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_7"/></StgValue>
</operation>

<operation id="1996" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:92 %shl_ln229_9 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_9"/></StgValue>
</operation>

<operation id="1997" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="44">
<![CDATA[
entry:93 %zext_ln229_9 = zext i44 %shl_ln229_9

]]></Node>
<StgValue><ssdm name="zext_ln229_9"/></StgValue>
</operation>

<operation id="1998" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:94 %add_ln229_8 = add i64 %zext_ln229_9, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_8"/></StgValue>
</operation>

<operation id="1999" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:97 %shl_ln229_s = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_9, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_s"/></StgValue>
</operation>

<operation id="2000" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="44">
<![CDATA[
entry:98 %zext_ln229_10 = zext i44 %shl_ln229_s

]]></Node>
<StgValue><ssdm name="zext_ln229_10"/></StgValue>
</operation>

<operation id="2001" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:99 %add_ln229_9 = add i64 %zext_ln229_10, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_9"/></StgValue>
</operation>

<operation id="2002" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:102 %shl_ln229_10 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_10"/></StgValue>
</operation>

<operation id="2003" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="44">
<![CDATA[
entry:103 %zext_ln229_11 = zext i44 %shl_ln229_10

]]></Node>
<StgValue><ssdm name="zext_ln229_11"/></StgValue>
</operation>

<operation id="2004" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:104 %add_ln229_10 = add i64 %zext_ln229_11, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_10"/></StgValue>
</operation>

<operation id="2005" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:107 %shl_ln229_11 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_11"/></StgValue>
</operation>

<operation id="2006" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="44">
<![CDATA[
entry:108 %zext_ln229_12 = zext i44 %shl_ln229_11

]]></Node>
<StgValue><ssdm name="zext_ln229_12"/></StgValue>
</operation>

<operation id="2007" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:109 %add_ln229_11 = add i64 %zext_ln229_12, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_11"/></StgValue>
</operation>

<operation id="2008" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:112 %shl_ln229_12 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_12"/></StgValue>
</operation>

<operation id="2009" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="44">
<![CDATA[
entry:113 %zext_ln229_13 = zext i44 %shl_ln229_12

]]></Node>
<StgValue><ssdm name="zext_ln229_13"/></StgValue>
</operation>

<operation id="2010" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:114 %add_ln229_12 = add i64 %zext_ln229_13, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_12"/></StgValue>
</operation>

<operation id="2011" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="11">
<![CDATA[
entry:115 %zext_ln229_14 = zext i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="zext_ln229_14"/></StgValue>
</operation>

<operation id="2012" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13">
<![CDATA[
entry:116 %trunc_ln229_13 = trunc i13 %neighbor_dram_addr_13

]]></Node>
<StgValue><ssdm name="trunc_ln229_13"/></StgValue>
</operation>

<operation id="2013" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:117 %mul_ln229_13 = mul i13 %zext_ln229_14, i13 %trunc_ln229_13

]]></Node>
<StgValue><ssdm name="mul_ln229_13"/></StgValue>
</operation>

<operation id="2014" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:118 %shl_ln229_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln229_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_13"/></StgValue>
</operation>

<operation id="2015" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="15">
<![CDATA[
entry:119 %zext_ln229_15 = zext i15 %shl_ln229_13

]]></Node>
<StgValue><ssdm name="zext_ln229_15"/></StgValue>
</operation>

<operation id="2016" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:120 %add_ln229_13 = add i64 %zext_ln229_15, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_13"/></StgValue>
</operation>

<operation id="2017" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:123 %shl_ln229_14 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_14"/></StgValue>
</operation>

<operation id="2018" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="44">
<![CDATA[
entry:124 %zext_ln229_16 = zext i44 %shl_ln229_14

]]></Node>
<StgValue><ssdm name="zext_ln229_16"/></StgValue>
</operation>

<operation id="2019" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:125 %add_ln229_14 = add i64 %zext_ln229_16, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_14"/></StgValue>
</operation>

<operation id="2020" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="11">
<![CDATA[
entry:126 %zext_ln229_17 = zext i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="zext_ln229_17"/></StgValue>
</operation>

<operation id="2021" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12">
<![CDATA[
entry:127 %trunc_ln229_15 = trunc i12 %neighbor_dram_addr_15

]]></Node>
<StgValue><ssdm name="trunc_ln229_15"/></StgValue>
</operation>

<operation id="2022" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:128 %mul_ln229_15 = mul i12 %zext_ln229_17, i12 %trunc_ln229_15

]]></Node>
<StgValue><ssdm name="mul_ln229_15"/></StgValue>
</operation>

<operation id="2023" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
entry:129 %shl_ln229_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln229_15, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_15"/></StgValue>
</operation>

<operation id="2024" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="14">
<![CDATA[
entry:130 %zext_ln229_18 = zext i14 %shl_ln229_15

]]></Node>
<StgValue><ssdm name="zext_ln229_18"/></StgValue>
</operation>

<operation id="2025" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:131 %add_ln229_15 = add i64 %zext_ln229_18, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_15"/></StgValue>
</operation>

<operation id="2026" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13">
<![CDATA[
entry:132 %trunc_ln229_16 = trunc i13 %neighbor_dram_addr_16

]]></Node>
<StgValue><ssdm name="trunc_ln229_16"/></StgValue>
</operation>

<operation id="2027" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:133 %mul_ln229_16 = mul i13 %zext_ln229_14, i13 %trunc_ln229_16

]]></Node>
<StgValue><ssdm name="mul_ln229_16"/></StgValue>
</operation>

<operation id="2028" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:134 %shl_ln229_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln229_16, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_16"/></StgValue>
</operation>

<operation id="2029" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="15">
<![CDATA[
entry:135 %zext_ln229_19 = zext i15 %shl_ln229_16

]]></Node>
<StgValue><ssdm name="zext_ln229_19"/></StgValue>
</operation>

<operation id="2030" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:136 %add_ln229_16 = add i64 %zext_ln229_19, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_16"/></StgValue>
</operation>

<operation id="2031" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:139 %shl_ln229_17 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_17, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_17"/></StgValue>
</operation>

<operation id="2032" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="44">
<![CDATA[
entry:140 %zext_ln229_20 = zext i44 %shl_ln229_17

]]></Node>
<StgValue><ssdm name="zext_ln229_20"/></StgValue>
</operation>

<operation id="2033" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:141 %add_ln229_17 = add i64 %zext_ln229_20, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_17"/></StgValue>
</operation>

<operation id="2034" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:144 %shl_ln229_18 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_18"/></StgValue>
</operation>

<operation id="2035" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="44">
<![CDATA[
entry:145 %zext_ln229_21 = zext i44 %shl_ln229_18

]]></Node>
<StgValue><ssdm name="zext_ln229_21"/></StgValue>
</operation>

<operation id="2036" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:146 %add_ln229_18 = add i64 %zext_ln229_21, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_18"/></StgValue>
</operation>

<operation id="2037" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:149 %shl_ln229_19 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_19, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_19"/></StgValue>
</operation>

<operation id="2038" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="44">
<![CDATA[
entry:150 %zext_ln229_22 = zext i44 %shl_ln229_19

]]></Node>
<StgValue><ssdm name="zext_ln229_22"/></StgValue>
</operation>

<operation id="2039" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:151 %add_ln229_19 = add i64 %zext_ln229_22, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_19"/></StgValue>
</operation>

<operation id="2040" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:154 %shl_ln229_20 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_20, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_20"/></StgValue>
</operation>

<operation id="2041" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="44">
<![CDATA[
entry:155 %zext_ln229_23 = zext i44 %shl_ln229_20

]]></Node>
<StgValue><ssdm name="zext_ln229_23"/></StgValue>
</operation>

<operation id="2042" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:156 %add_ln229_20 = add i64 %zext_ln229_23, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_20"/></StgValue>
</operation>

<operation id="2043" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:157 %select_ln229 = select i1 %empty, i11 2047, i11 0

]]></Node>
<StgValue><ssdm name="select_ln229"/></StgValue>
</operation>

<operation id="2044" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:158 %and_ln229 = and i11 %select_ln229, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="and_ln229"/></StgValue>
</operation>

<operation id="2045" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
entry:159 %shl_ln229_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %and_ln229, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_21"/></StgValue>
</operation>

<operation id="2046" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="13">
<![CDATA[
entry:160 %zext_ln229_24 = zext i13 %shl_ln229_21

]]></Node>
<StgValue><ssdm name="zext_ln229_24"/></StgValue>
</operation>

<operation id="2047" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:161 %add_ln229_21 = add i64 %zext_ln229_24, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_21"/></StgValue>
</operation>

<operation id="2048" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13">
<![CDATA[
entry:162 %trunc_ln229_21 = trunc i13 %neighbor_dram_addr_22

]]></Node>
<StgValue><ssdm name="trunc_ln229_21"/></StgValue>
</operation>

<operation id="2049" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:163 %mul_ln229_21 = mul i13 %zext_ln229_14, i13 %trunc_ln229_21

]]></Node>
<StgValue><ssdm name="mul_ln229_21"/></StgValue>
</operation>

<operation id="2050" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:164 %shl_ln229_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln229_21, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_22"/></StgValue>
</operation>

<operation id="2051" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="15">
<![CDATA[
entry:165 %zext_ln229_25 = zext i15 %shl_ln229_22

]]></Node>
<StgValue><ssdm name="zext_ln229_25"/></StgValue>
</operation>

<operation id="2052" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:166 %add_ln229_22 = add i64 %zext_ln229_25, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_22"/></StgValue>
</operation>

<operation id="2053" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="44" op_0_bw="44" op_1_bw="42" op_2_bw="2">
<![CDATA[
entry:169 %shl_ln229_23 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i42.i2, i42 %mul_ln229_22, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_23"/></StgValue>
</operation>

<operation id="2054" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="44">
<![CDATA[
entry:170 %zext_ln229_26 = zext i44 %shl_ln229_23

]]></Node>
<StgValue><ssdm name="zext_ln229_26"/></StgValue>
</operation>

<operation id="2055" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:171 %add_ln229_23 = add i64 %zext_ln229_26, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_23"/></StgValue>
</operation>

<operation id="2056" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12">
<![CDATA[
entry:172 %trunc_ln229_23 = trunc i12 %neighbor_dram_addr_24

]]></Node>
<StgValue><ssdm name="trunc_ln229_23"/></StgValue>
</operation>

<operation id="2057" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:173 %mul_ln229_23 = mul i12 %zext_ln229_17, i12 %trunc_ln229_23

]]></Node>
<StgValue><ssdm name="mul_ln229_23"/></StgValue>
</operation>

<operation id="2058" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
entry:174 %shl_ln229_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln229_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_24"/></StgValue>
</operation>

<operation id="2059" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="14">
<![CDATA[
entry:175 %zext_ln229_27 = zext i14 %shl_ln229_24

]]></Node>
<StgValue><ssdm name="zext_ln229_27"/></StgValue>
</operation>

<operation id="2060" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:176 %add_ln229_24 = add i64 %zext_ln229_27, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_24"/></StgValue>
</operation>

<operation id="2061" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13">
<![CDATA[
entry:177 %trunc_ln229_24 = trunc i13 %neighbor_dram_addr_25

]]></Node>
<StgValue><ssdm name="trunc_ln229_24"/></StgValue>
</operation>

<operation id="2062" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:178 %mul_ln229_24 = mul i13 %zext_ln229_14, i13 %trunc_ln229_24

]]></Node>
<StgValue><ssdm name="mul_ln229_24"/></StgValue>
</operation>

<operation id="2063" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:179 %shl_ln229_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln229_24, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_25"/></StgValue>
</operation>

<operation id="2064" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="15">
<![CDATA[
entry:180 %zext_ln229_28 = zext i15 %shl_ln229_25

]]></Node>
<StgValue><ssdm name="zext_ln229_28"/></StgValue>
</operation>

<operation id="2065" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:181 %add_ln229_25 = add i64 %zext_ln229_28, i64 %pruned_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln229_25"/></StgValue>
</operation>

<operation id="2066" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:182 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="2067" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="62">
<![CDATA[
entry:183 %p_cast_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="2068" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:184 %gmem_write_addr = getelementptr i32 %gmem_write, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr"/></StgValue>
</operation>

<operation id="2069" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:185 %p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="2070" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="62">
<![CDATA[
entry:186 %p_cast4_cast = sext i62 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast4_cast"/></StgValue>
</operation>

<operation id="2071" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:187 %gmem_write_addr_1 = getelementptr i32 %gmem_write, i64 %p_cast4_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_1"/></StgValue>
</operation>

<operation id="2072" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:188 %p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="2073" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="62">
<![CDATA[
entry:189 %p_cast5_cast = sext i62 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast5_cast"/></StgValue>
</operation>

<operation id="2074" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:190 %gmem_write_addr_2 = getelementptr i32 %gmem_write, i64 %p_cast5_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_2"/></StgValue>
</operation>

<operation id="2075" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:191 %p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="2076" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="62">
<![CDATA[
entry:192 %p_cast6_cast = sext i62 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="2077" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:193 %gmem_write_addr_3 = getelementptr i32 %gmem_write, i64 %p_cast6_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_3"/></StgValue>
</operation>

<operation id="2078" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:194 %p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="2079" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="62">
<![CDATA[
entry:195 %p_cast7_cast = sext i62 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast7_cast"/></StgValue>
</operation>

<operation id="2080" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:196 %gmem_write_addr_4 = getelementptr i32 %gmem_write, i64 %p_cast7_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_4"/></StgValue>
</operation>

<operation id="2081" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:197 %p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="2082" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="62">
<![CDATA[
entry:198 %p_cast8_cast = sext i62 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="2083" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:199 %gmem_write_addr_5 = getelementptr i32 %gmem_write, i64 %p_cast8_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_5"/></StgValue>
</operation>

<operation id="2084" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:200 %p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="2085" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="62">
<![CDATA[
entry:201 %p_cast9_cast = sext i62 %p_cast9

]]></Node>
<StgValue><ssdm name="p_cast9_cast"/></StgValue>
</operation>

<operation id="2086" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:202 %gmem_write_addr_6 = getelementptr i32 %gmem_write, i64 %p_cast9_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_6"/></StgValue>
</operation>

<operation id="2087" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:203 %p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="2088" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="62">
<![CDATA[
entry:204 %p_cast10_cast = sext i62 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast10_cast"/></StgValue>
</operation>

<operation id="2089" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:205 %gmem_write_addr_7 = getelementptr i32 %gmem_write, i64 %p_cast10_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_7"/></StgValue>
</operation>

<operation id="2090" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:206 %p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="2091" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="62">
<![CDATA[
entry:207 %p_cast11_cast = sext i62 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast11_cast"/></StgValue>
</operation>

<operation id="2092" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:208 %gmem_write_addr_8 = getelementptr i32 %gmem_write, i64 %p_cast11_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_8"/></StgValue>
</operation>

<operation id="2093" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:209 %p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="2094" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="62">
<![CDATA[
entry:210 %p_cast12_cast = sext i62 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast12_cast"/></StgValue>
</operation>

<operation id="2095" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:211 %gmem_write_addr_9 = getelementptr i32 %gmem_write, i64 %p_cast12_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_9"/></StgValue>
</operation>

<operation id="2096" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:212 %p_cast10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="2097" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="62">
<![CDATA[
entry:213 %p_cast13_cast = sext i62 %p_cast10

]]></Node>
<StgValue><ssdm name="p_cast13_cast"/></StgValue>
</operation>

<operation id="2098" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:214 %gmem_write_addr_10 = getelementptr i32 %gmem_write, i64 %p_cast13_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_10"/></StgValue>
</operation>

<operation id="2099" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:215 %p_cast11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="2100" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="62">
<![CDATA[
entry:216 %p_cast14_cast = sext i62 %p_cast11

]]></Node>
<StgValue><ssdm name="p_cast14_cast"/></StgValue>
</operation>

<operation id="2101" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:217 %gmem_write_addr_11 = getelementptr i32 %gmem_write, i64 %p_cast14_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_11"/></StgValue>
</operation>

<operation id="2102" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:218 %p_cast12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="2103" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="62">
<![CDATA[
entry:219 %p_cast15_cast = sext i62 %p_cast12

]]></Node>
<StgValue><ssdm name="p_cast15_cast"/></StgValue>
</operation>

<operation id="2104" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:220 %gmem_write_addr_12 = getelementptr i32 %gmem_write, i64 %p_cast15_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_12"/></StgValue>
</operation>

<operation id="2105" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:221 %p_cast13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %pruned_dram_read_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="2106" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="62">
<![CDATA[
entry:222 %p_cast16_cast = sext i62 %p_cast13

]]></Node>
<StgValue><ssdm name="p_cast16_cast"/></StgValue>
</operation>

<operation id="2107" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:223 %gmem_write_addr_13 = getelementptr i32 %gmem_write, i64 %p_cast16_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_13"/></StgValue>
</operation>

<operation id="2108" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:224 %p_cast14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="2109" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="62">
<![CDATA[
entry:225 %p_cast17_cast = sext i62 %p_cast14

]]></Node>
<StgValue><ssdm name="p_cast17_cast"/></StgValue>
</operation>

<operation id="2110" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:226 %gmem_write_addr_14 = getelementptr i32 %gmem_write, i64 %p_cast17_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_14"/></StgValue>
</operation>

<operation id="2111" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:227 %p_cast15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="2112" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="62">
<![CDATA[
entry:228 %p_cast18_cast = sext i62 %p_cast15

]]></Node>
<StgValue><ssdm name="p_cast18_cast"/></StgValue>
</operation>

<operation id="2113" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:229 %gmem_write_addr_15 = getelementptr i32 %gmem_write, i64 %p_cast18_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_15"/></StgValue>
</operation>

<operation id="2114" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:230 %p_cast16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="2115" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="62">
<![CDATA[
entry:231 %p_cast19_cast = sext i62 %p_cast16

]]></Node>
<StgValue><ssdm name="p_cast19_cast"/></StgValue>
</operation>

<operation id="2116" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:232 %gmem_write_addr_16 = getelementptr i32 %gmem_write, i64 %p_cast19_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_16"/></StgValue>
</operation>

<operation id="2117" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:233 %p_cast17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_16, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="2118" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="62">
<![CDATA[
entry:234 %p_cast20_cast = sext i62 %p_cast17

]]></Node>
<StgValue><ssdm name="p_cast20_cast"/></StgValue>
</operation>

<operation id="2119" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:235 %gmem_write_addr_17 = getelementptr i32 %gmem_write, i64 %p_cast20_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_17"/></StgValue>
</operation>

<operation id="2120" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:236 %p_cast18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_17, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="2121" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="62">
<![CDATA[
entry:237 %p_cast21_cast = sext i62 %p_cast18

]]></Node>
<StgValue><ssdm name="p_cast21_cast"/></StgValue>
</operation>

<operation id="2122" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:238 %gmem_write_addr_18 = getelementptr i32 %gmem_write, i64 %p_cast21_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_18"/></StgValue>
</operation>

<operation id="2123" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:239 %p_cast19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_18, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="2124" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="62">
<![CDATA[
entry:240 %p_cast22_cast = sext i62 %p_cast19

]]></Node>
<StgValue><ssdm name="p_cast22_cast"/></StgValue>
</operation>

<operation id="2125" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:241 %gmem_write_addr_19 = getelementptr i32 %gmem_write, i64 %p_cast22_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_19"/></StgValue>
</operation>

<operation id="2126" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:242 %p_cast20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="2127" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="62">
<![CDATA[
entry:243 %p_cast23_cast = sext i62 %p_cast20

]]></Node>
<StgValue><ssdm name="p_cast23_cast"/></StgValue>
</operation>

<operation id="2128" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:244 %gmem_write_addr_20 = getelementptr i32 %gmem_write, i64 %p_cast23_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_20"/></StgValue>
</operation>

<operation id="2129" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:245 %p_cast21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_20, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="2130" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="62">
<![CDATA[
entry:246 %p_cast24_cast = sext i62 %p_cast21

]]></Node>
<StgValue><ssdm name="p_cast24_cast"/></StgValue>
</operation>

<operation id="2131" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:247 %gmem_write_addr_21 = getelementptr i32 %gmem_write, i64 %p_cast24_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_21"/></StgValue>
</operation>

<operation id="2132" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:248 %p_cast22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="2133" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="62">
<![CDATA[
entry:249 %p_cast25_cast = sext i62 %p_cast22

]]></Node>
<StgValue><ssdm name="p_cast25_cast"/></StgValue>
</operation>

<operation id="2134" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:250 %gmem_write_addr_22 = getelementptr i32 %gmem_write, i64 %p_cast25_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_22"/></StgValue>
</operation>

<operation id="2135" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:251 %p_cast23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="2136" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="62">
<![CDATA[
entry:252 %p_cast26_cast = sext i62 %p_cast23

]]></Node>
<StgValue><ssdm name="p_cast26_cast"/></StgValue>
</operation>

<operation id="2137" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:253 %gmem_write_addr_23 = getelementptr i32 %gmem_write, i64 %p_cast26_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_23"/></StgValue>
</operation>

<operation id="2138" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:254 %p_cast24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_23, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="2139" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="62">
<![CDATA[
entry:255 %p_cast27_cast = sext i62 %p_cast24

]]></Node>
<StgValue><ssdm name="p_cast27_cast"/></StgValue>
</operation>

<operation id="2140" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:256 %gmem_write_addr_24 = getelementptr i32 %gmem_write, i64 %p_cast27_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_24"/></StgValue>
</operation>

<operation id="2141" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:257 %p_cast25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="2142" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="62">
<![CDATA[
entry:258 %p_cast28_cast = sext i62 %p_cast25

]]></Node>
<StgValue><ssdm name="p_cast28_cast"/></StgValue>
</operation>

<operation id="2143" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:259 %gmem_write_addr_25 = getelementptr i32 %gmem_write, i64 %p_cast28_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_25"/></StgValue>
</operation>

<operation id="2144" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:260 %p_cast26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="2145" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="62">
<![CDATA[
entry:261 %p_cast29_cast = sext i62 %p_cast26

]]></Node>
<StgValue><ssdm name="p_cast29_cast"/></StgValue>
</operation>

<operation id="2146" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:262 %gmem_write_addr_26 = getelementptr i32 %gmem_write, i64 %p_cast29_cast

]]></Node>
<StgValue><ssdm name="gmem_write_addr_26"/></StgValue>
</operation>

<operation id="2147" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="22" op_0_bw="11">
<![CDATA[
entry:263 %cast = zext i11 %config_output_channels_val_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="2148" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="22" op_0_bw="11">
<![CDATA[
entry:264 %cast36 = zext i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="cast36"/></StgValue>
</operation>

<operation id="2149" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:265 %bound = mul i22 %cast, i22 %cast36

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="2150" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
entry:268 %br_ln229 = br void %INIT_OUTPUT_BIAS

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2151" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INIT_OUTPUT_BIAS:0 %phi_mul_load = load i32 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="2152" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INIT_OUTPUT_BIAS:1 %v_1 = load i32 %v

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="2153" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_OUTPUT_BIAS:2 %add_ln229_28 = add i32 %phi_mul_load, i32 %config_output_channels_val_cast

]]></Node>
<StgValue><ssdm name="add_ln229_28"/></StgValue>
</operation>

<operation id="2154" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_OUTPUT_BIAS:3 %icmp_ln229 = icmp_eq  i32 %v_1, i32 %num_pruned_voxels_read

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="2155" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_OUTPUT_BIAS:4 %add_ln229_27 = add i32 %v_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln229_27"/></StgValue>
</operation>

<operation id="2156" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
INIT_OUTPUT_BIAS:5 %br_ln229 = br i1 %icmp_ln229, void %INIT_OUTPUT_BIAS.split, void %for.end148.loopexit

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="2157" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
INIT_OUTPUT_BIAS.split:3 %shl_ln229_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %phi_mul_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_1"/></StgValue>
</operation>

<operation id="2158" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="34">
<![CDATA[
INIT_OUTPUT_BIAS.split:4 %zext_ln229_29 = zext i34 %shl_ln229_1

]]></Node>
<StgValue><ssdm name="zext_ln229_29"/></StgValue>
</operation>

<operation id="2159" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:5 %add_ln229_26 = add i64 %zext_ln229_29, i64 %pruned_dram_write_read

]]></Node>
<StgValue><ssdm name="add_ln229_26"/></StgValue>
</operation>

<operation id="2160" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
INIT_OUTPUT_BIAS.split:6 %call_ln0 = call void @layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS, i11 %config_output_channels_val_read, i32 %layer_biases_12, i32 %output_features

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="2161" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="0">
<![CDATA[
for.end148.loopexit:0 %ret_ln318 = ret

]]></Node>
<StgValue><ssdm name="ret_ln318"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2162" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
INIT_OUTPUT_BIAS.split:6 %call_ln0 = call void @layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS, i11 %config_output_channels_val_read, i32 %layer_biases_12, i32 %output_features

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2163" st_id="69" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:7 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2164" st_id="70" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:7 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2165" st_id="71" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:7 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2166" st_id="72" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:7 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2167" st_id="73" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:7 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2168" st_id="74" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:7 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2169" st_id="75" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:7 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2170" st_id="76" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:7 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2171" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="62" op_4_bw="32" op_5_bw="0">
<![CDATA[
INIT_OUTPUT_BIAS.split:8 %call_ln229 = call void @layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES, i11 %config_input_channels_val_read, i32 %gmem_write, i62 %p_cast, i32 %neighbor_features

]]></Node>
<StgValue><ssdm name="call_ln229"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2172" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
INIT_OUTPUT_BIAS.split:0 %specpipeline_ln230 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln230"/></StgValue>
</operation>

<operation id="2173" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INIT_OUTPUT_BIAS.split:1 %speclooptripcount_ln231 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 100000, i64 50500

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln231"/></StgValue>
</operation>

<operation id="2174" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INIT_OUTPUT_BIAS.split:2 %specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln229"/></StgValue>
</operation>

<operation id="2175" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="62" op_4_bw="32" op_5_bw="0">
<![CDATA[
INIT_OUTPUT_BIAS.split:8 %call_ln229 = call void @layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES, i11 %config_input_channels_val_read, i32 %gmem_write, i62 %p_cast, i32 %neighbor_features

]]></Node>
<StgValue><ssdm name="call_ln229"/></StgValue>
</operation>

<operation id="2176" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
INIT_OUTPUT_BIAS.split:9 %br_ln287 = br void %for.inc84

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2177" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84:0 %indvar_flatten = phi i21 %add_ln287_27, void %new.latch.for.inc84.split, i21 0, void %INIT_OUTPUT_BIAS.split

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="2178" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84:1 %oc_1 = phi i11 %select_ln287_1, void %new.latch.for.inc84.split, i11 0, void %INIT_OUTPUT_BIAS.split

]]></Node>
<StgValue><ssdm name="oc_1"/></StgValue>
</operation>

<operation id="2179" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84:2 %ic_1 = phi i11 %add_ln288, void %new.latch.for.inc84.split, i11 0, void %INIT_OUTPUT_BIAS.split

]]></Node>
<StgValue><ssdm name="ic_1"/></StgValue>
</operation>

<operation id="2180" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84:3 %add26 = phi i32 %add, void %new.latch.for.inc84.split, i32 <undef>, void %INIT_OUTPUT_BIAS.split

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="2181" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="22" op_0_bw="21">
<![CDATA[
for.inc84:4 %zext_ln287_27 = zext i21 %indvar_flatten

]]></Node>
<StgValue><ssdm name="zext_ln287_27"/></StgValue>
</operation>

<operation id="2182" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84:5 %icmp_ln287 = icmp_eq  i22 %zext_ln287_27, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="2183" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84:6 %add_ln287_27 = add i21 %indvar_flatten, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_27"/></StgValue>
</operation>

<operation id="2184" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84:7 %br_ln287 = br i1 %icmp_ln287, void %for.cond69.for.inc87_crit_edge.split, void %for.inc90.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2185" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:0 %add_ln287 = add i11 %oc_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287"/></StgValue>
</operation>

<operation id="2186" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:3 %icmp_ln288 = icmp_eq  i11 %ic_1, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288"/></StgValue>
</operation>

<operation id="2187" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:4 %select_ln287 = select i1 %icmp_ln288, i11 0, i11 %ic_1

]]></Node>
<StgValue><ssdm name="select_ln287"/></StgValue>
</operation>

<operation id="2188" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:5 %select_ln287_1 = select i1 %icmp_ln288, i11 %add_ln287, i11 %oc_1

]]></Node>
<StgValue><ssdm name="select_ln287_1"/></StgValue>
</operation>

<operation id="2189" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="22" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:8 %zext_ln290 = zext i11 %select_ln287_1

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="2190" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.split:1 %zext_ln288 = zext i11 %select_ln287

]]></Node>
<StgValue><ssdm name="zext_ln288"/></StgValue>
</operation>

<operation id="2191" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.split:2 %tmp_60 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287, i10 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2192" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.split:3 %zext_ln290_1 = zext i21 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln290_1"/></StgValue>
</operation>

<operation id="2193" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.split:4 %add_ln290 = add i22 %zext_ln290_1, i22 %zext_ln290

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="2194" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="22">
<![CDATA[
for.inc84.split:5 %zext_ln290_2 = zext i22 %add_ln290

]]></Node>
<StgValue><ssdm name="zext_ln290_2"/></StgValue>
</operation>

<operation id="2195" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.split:6 %layer_weights_12_addr = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_2

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr"/></StgValue>
</operation>

<operation id="2196" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.split:8 %neighbor_features_addr = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288

]]></Node>
<StgValue><ssdm name="neighbor_features_addr"/></StgValue>
</operation>

<operation id="2197" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.split:9 %neighbor_features_load = load i10 %neighbor_features_addr

]]></Node>
<StgValue><ssdm name="neighbor_features_load"/></StgValue>
</operation>

<operation id="2198" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.split:10 %layer_weights_12_load = load i25 %layer_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer_weights_12_load"/></StgValue>
</operation>

<operation id="2199" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.split:0 %br_ln288 = br void %for.inc84

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2200" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.split:9 %neighbor_features_load = load i10 %neighbor_features_addr

]]></Node>
<StgValue><ssdm name="neighbor_features_load"/></StgValue>
</operation>

<operation id="2201" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.split:10 %layer_weights_12_load = load i25 %layer_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer_weights_12_load"/></StgValue>
</operation>

<operation id="2202" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.split:11 %bitcast_ln290_1 = bitcast i32 %layer_weights_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln290_1"/></StgValue>
</operation>

<operation id="2203" st_id="80" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.split:12 %mul = fmul i32 %neighbor_features_load, i32 %bitcast_ln290_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2204" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:6 %first_iter_0 = icmp_eq  i11 %select_ln287, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="2205" st_id="81" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.split:12 %mul = fmul i32 %neighbor_features_load, i32 %bitcast_ln290_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="2206" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.split:14 %add_ln288 = add i11 %select_ln287, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288"/></StgValue>
</operation>

<operation id="2207" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.split:15 %icmp_ln288_1 = icmp_eq  i11 %add_ln288, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_1"/></StgValue>
</operation>

<operation id="2208" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.split:17 %br_ln288 = br i1 %icmp_ln288_1, void %new.latch.for.inc84.split, void %last.iter.for.inc84.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2209" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:7 %zext_ln287 = zext i11 %select_ln287_1

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="2210" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:9 %output_features_addr = getelementptr i32 %output_features, i64 0, i64 %zext_ln287

]]></Node>
<StgValue><ssdm name="output_features_addr"/></StgValue>
</operation>

<operation id="2211" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:10 %output_features_load = load i10 %output_features_addr

]]></Node>
<StgValue><ssdm name="output_features_load"/></StgValue>
</operation>

<operation id="2212" st_id="82" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.split:12 %mul = fmul i32 %neighbor_features_load, i32 %bitcast_ln290_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2213" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:10 %output_features_load = load i10 %output_features_addr

]]></Node>
<StgValue><ssdm name="output_features_load"/></StgValue>
</operation>

<operation id="2214" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84:0 %bitcast_ln290 = bitcast i32 %output_features_load

]]></Node>
<StgValue><ssdm name="bitcast_ln290"/></StgValue>
</operation>

<operation id="2215" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84:1 %br_ln288 = br void %for.inc84.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2216" st_id="83" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.split:12 %mul = fmul i32 %neighbor_features_load, i32 %bitcast_ln290_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2217" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2218" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2219" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.split:11 %br_ln288 = br i1 %first_iter_0, void %for.inc84.split, void %for.first.iter.for.inc84

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2220" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.split:0 %bitcast_ln2901 = phi i32 %add26, void %for.cond69.for.inc87_crit_edge.split, i32 %bitcast_ln290, void %for.first.iter.for.inc84

]]></Node>
<StgValue><ssdm name="bitcast_ln2901"/></StgValue>
</operation>

<operation id="2221" st_id="84" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.split:13 %add = fadd i32 %bitcast_ln2901, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2222" st_id="85" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.split:13 %add = fadd i32 %bitcast_ln2901, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2223" st_id="86" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.split:13 %add = fadd i32 %bitcast_ln2901, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2224" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.split:7 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2225" st_id="87" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.split:13 %add = fadd i32 %bitcast_ln2901, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="2226" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.split:16 %bitcast_ln290_2 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln290_2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2227" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.split:0 %store_ln290 = store i32 %bitcast_ln290_2, i10 %output_features_addr

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2228" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.split:1 %br_ln288 = br void %new.latch.for.inc84.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2229" st_id="89" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90.loopexit:0 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2230" st_id="90" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90.loopexit:0 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2231" st_id="91" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90.loopexit:0 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2232" st_id="92" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90.loopexit:0 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2233" st_id="93" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90.loopexit:0 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2234" st_id="94" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90.loopexit:0 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2235" st_id="95" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90.loopexit:0 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2236" st_id="96" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90.loopexit:0 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_1, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="2237" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.loopexit:1 %br_ln273 = br void %for.inc48.1

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2238" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.1:0 %ic = phi i11 %add_ln273, void %for.inc48.1.split, i11 0, void %for.inc90.loopexit

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="2239" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.1:1 %icmp_ln273 = icmp_eq  i11 %ic, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273"/></StgValue>
</operation>

<operation id="2240" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.1:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2241" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.1:3 %add_ln273 = add i11 %ic, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="2242" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.1:4 %br_ln273 = br i1 %icmp_ln273, void %for.inc48.1.split, void %for.inc84.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2243" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.1.preheader:0 %br_ln287 = br void %for.inc84.1

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2244" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc48.1.split:2 %gmem_write_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_1

]]></Node>
<StgValue><ssdm name="gmem_write_addr_1_read"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2245" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.1.split:0 %zext_ln273 = zext i11 %ic

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="2246" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.1.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2247" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.1.split:3 %bitcast_ln276 = bitcast i32 %gmem_write_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276"/></StgValue>
</operation>

<operation id="2248" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.1.split:4 %neighbor_features_addr_1 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_1"/></StgValue>
</operation>

<operation id="2249" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.1.split:5 %store_ln276 = store i32 %bitcast_ln276, i10 %neighbor_features_addr_1

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2250" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.1.split:6 %br_ln273 = br void %for.inc48.1

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2251" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.1:0 %indvar_flatten41 = phi i21 %add_ln287_28, void %new.latch.for.inc84.1.split, i21 0, void %for.inc84.1.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="2252" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.1:1 %oc = phi i11 %select_ln287_3, void %new.latch.for.inc84.1.split, i11 0, void %for.inc84.1.preheader

]]></Node>
<StgValue><ssdm name="oc"/></StgValue>
</operation>

<operation id="2253" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.1:2 %ic_2 = phi i11 %add_ln288_1, void %new.latch.for.inc84.1.split, i11 0, void %for.inc84.1.preheader

]]></Node>
<StgValue><ssdm name="ic_2"/></StgValue>
</operation>

<operation id="2254" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.1:3 %add26_1 = phi i32 %add_1, void %new.latch.for.inc84.1.split, i32 <undef>, void %for.inc84.1.preheader

]]></Node>
<StgValue><ssdm name="add26_1"/></StgValue>
</operation>

<operation id="2255" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.1:4 %zext_ln287_28 = zext i21 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="zext_ln287_28"/></StgValue>
</operation>

<operation id="2256" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.1:5 %icmp_ln287_1 = icmp_eq  i22 %zext_ln287_28, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_1"/></StgValue>
</operation>

<operation id="2257" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.1:6 %add_ln287_28 = add i21 %indvar_flatten41, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_28"/></StgValue>
</operation>

<operation id="2258" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.1:7 %br_ln287 = br i1 %icmp_ln287_1, void %for.cond69.for.inc87_crit_edge.1.split, void %for.inc90.1.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2259" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:0 %add_ln287_1 = add i11 %oc, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_1"/></StgValue>
</operation>

<operation id="2260" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:3 %icmp_ln288_2 = icmp_eq  i11 %ic_2, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_2"/></StgValue>
</operation>

<operation id="2261" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:4 %select_ln287_2 = select i1 %icmp_ln288_2, i11 0, i11 %ic_2

]]></Node>
<StgValue><ssdm name="select_ln287_2"/></StgValue>
</operation>

<operation id="2262" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:5 %select_ln287_3 = select i1 %icmp_ln288_2, i11 %add_ln287_1, i11 %oc

]]></Node>
<StgValue><ssdm name="select_ln287_3"/></StgValue>
</operation>

<operation id="2263" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="22" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:8 %zext_ln290_4 = zext i11 %select_ln287_3

]]></Node>
<StgValue><ssdm name="zext_ln290_4"/></StgValue>
</operation>

<operation id="2264" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.1.split:1 %zext_ln288_1 = zext i11 %select_ln287_2

]]></Node>
<StgValue><ssdm name="zext_ln288_1"/></StgValue>
</operation>

<operation id="2265" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.1.split:2 %tmp_61 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_2, i10 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2266" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.1.split:3 %zext_ln290_5 = zext i21 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln290_5"/></StgValue>
</operation>

<operation id="2267" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.1.split:4 %add_ln290_1 = add i22 %zext_ln290_5, i22 1048576

]]></Node>
<StgValue><ssdm name="add_ln290_1"/></StgValue>
</operation>

<operation id="2268" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.1.split:5 %add_ln290_2 = add i22 %add_ln290_1, i22 %zext_ln290_4

]]></Node>
<StgValue><ssdm name="add_ln290_2"/></StgValue>
</operation>

<operation id="2269" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="22">
<![CDATA[
for.inc84.1.split:6 %zext_ln290_7 = zext i22 %add_ln290_2

]]></Node>
<StgValue><ssdm name="zext_ln290_7"/></StgValue>
</operation>

<operation id="2270" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.1.split:7 %layer_weights_12_addr_1 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_7

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_1"/></StgValue>
</operation>

<operation id="2271" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.1.split:9 %neighbor_features_addr_2 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_1

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_2"/></StgValue>
</operation>

<operation id="2272" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.1.split:10 %neighbor_features_load_1 = load i10 %neighbor_features_addr_2

]]></Node>
<StgValue><ssdm name="neighbor_features_load_1"/></StgValue>
</operation>

<operation id="2273" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.1.split:11 %layer_weights_12_load_1 = load i25 %layer_weights_12_addr_1

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_1"/></StgValue>
</operation>

<operation id="2274" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.1.split:0 %br_ln288 = br void %for.inc84.1

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2275" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.1.split:10 %neighbor_features_load_1 = load i10 %neighbor_features_addr_2

]]></Node>
<StgValue><ssdm name="neighbor_features_load_1"/></StgValue>
</operation>

<operation id="2276" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.1.split:11 %layer_weights_12_load_1 = load i25 %layer_weights_12_addr_1

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_1"/></StgValue>
</operation>

<operation id="2277" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.1.split:12 %bitcast_ln290_4 = bitcast i32 %layer_weights_12_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln290_4"/></StgValue>
</operation>

<operation id="2278" st_id="101" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.1.split:13 %mul_1 = fmul i32 %neighbor_features_load_1, i32 %bitcast_ln290_4

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2279" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:6 %first_iter_1 = icmp_eq  i11 %select_ln287_2, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_1"/></StgValue>
</operation>

<operation id="2280" st_id="102" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.1.split:13 %mul_1 = fmul i32 %neighbor_features_load_1, i32 %bitcast_ln290_4

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="2281" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.1.split:15 %add_ln288_1 = add i11 %select_ln287_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_1"/></StgValue>
</operation>

<operation id="2282" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.1.split:16 %icmp_ln288_3 = icmp_eq  i11 %add_ln288_1, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_3"/></StgValue>
</operation>

<operation id="2283" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.1.split:18 %br_ln288 = br i1 %icmp_ln288_3, void %new.latch.for.inc84.1.split, void %last.iter.for.inc84.1.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2284" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:7 %zext_ln287_1 = zext i11 %select_ln287_3

]]></Node>
<StgValue><ssdm name="zext_ln287_1"/></StgValue>
</operation>

<operation id="2285" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:9 %output_features_addr_1 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_1

]]></Node>
<StgValue><ssdm name="output_features_addr_1"/></StgValue>
</operation>

<operation id="2286" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:10 %output_features_load_1 = load i10 %output_features_addr_1

]]></Node>
<StgValue><ssdm name="output_features_load_1"/></StgValue>
</operation>

<operation id="2287" st_id="103" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.1.split:13 %mul_1 = fmul i32 %neighbor_features_load_1, i32 %bitcast_ln290_4

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2288" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:10 %output_features_load_1 = load i10 %output_features_addr_1

]]></Node>
<StgValue><ssdm name="output_features_load_1"/></StgValue>
</operation>

<operation id="2289" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
<literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.1:0 %bitcast_ln290_3 = bitcast i32 %output_features_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln290_3"/></StgValue>
</operation>

<operation id="2290" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
<literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.1:1 %br_ln288 = br void %for.inc84.1.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2291" st_id="104" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.1.split:13 %mul_1 = fmul i32 %neighbor_features_load_1, i32 %bitcast_ln290_4

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2292" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2293" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2294" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.1.split:11 %br_ln288 = br i1 %first_iter_1, void %for.inc84.1.split, void %for.first.iter.for.inc84.1

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2295" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.1.split:0 %bitcast_ln290_310 = phi i32 %add26_1, void %for.cond69.for.inc87_crit_edge.1.split, i32 %bitcast_ln290_3, void %for.first.iter.for.inc84.1

]]></Node>
<StgValue><ssdm name="bitcast_ln290_310"/></StgValue>
</operation>

<operation id="2296" st_id="105" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.1.split:14 %add_1 = fadd i32 %bitcast_ln290_310, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2297" st_id="106" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.1.split:14 %add_1 = fadd i32 %bitcast_ln290_310, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2298" st_id="107" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.1.split:14 %add_1 = fadd i32 %bitcast_ln290_310, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2299" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.1.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2300" st_id="108" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.1.split:14 %add_1 = fadd i32 %bitcast_ln290_310, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="2301" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.1.split:17 %bitcast_ln290_5 = bitcast i32 %add_1

]]></Node>
<StgValue><ssdm name="bitcast_ln290_5"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2302" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.1.split:0 %store_ln290 = store i32 %bitcast_ln290_5, i10 %output_features_addr_1

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2303" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.1.split:1 %br_ln288 = br void %new.latch.for.inc84.1.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2304" st_id="110" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc90.1.loopexit:0 %empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2305" st_id="111" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc90.1.loopexit:0 %empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2306" st_id="112" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc90.1.loopexit:0 %empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2307" st_id="113" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc90.1.loopexit:0 %empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2308" st_id="114" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc90.1.loopexit:0 %empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2309" st_id="115" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc90.1.loopexit:0 %empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2310" st_id="116" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc90.1.loopexit:0 %empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2311" st_id="117" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc90.1.loopexit:0 %empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_2, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="2312" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.1.loopexit:1 %br_ln273 = br void %for.inc48.2

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2313" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.2:0 %ic_3 = phi i11 %add_ln273_1, void %for.inc48.2.split, i11 0, void %for.inc90.1.loopexit

]]></Node>
<StgValue><ssdm name="ic_3"/></StgValue>
</operation>

<operation id="2314" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.2:1 %icmp_ln273_1 = icmp_eq  i11 %ic_3, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_1"/></StgValue>
</operation>

<operation id="2315" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2316" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.2:3 %add_ln273_1 = add i11 %ic_3, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_1"/></StgValue>
</operation>

<operation id="2317" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.2:4 %br_ln273 = br i1 %icmp_ln273_1, void %for.inc48.2.split, void %for.inc84.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2318" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.2.preheader:0 %br_ln287 = br void %for.inc84.2

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2319" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc48.2.split:2 %gmem_write_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_2

]]></Node>
<StgValue><ssdm name="gmem_write_addr_2_read"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2320" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.2.split:0 %zext_ln273_1 = zext i11 %ic_3

]]></Node>
<StgValue><ssdm name="zext_ln273_1"/></StgValue>
</operation>

<operation id="2321" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.2.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2322" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.2.split:3 %bitcast_ln276_1 = bitcast i32 %gmem_write_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_1"/></StgValue>
</operation>

<operation id="2323" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.2.split:4 %neighbor_features_addr_3 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_3"/></StgValue>
</operation>

<operation id="2324" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.2.split:5 %store_ln276 = store i32 %bitcast_ln276_1, i10 %neighbor_features_addr_3

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2325" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.2.split:6 %br_ln273 = br void %for.inc48.2

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2326" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.2:0 %indvar_flatten48 = phi i21 %add_ln287_29, void %new.latch.for.inc84.2.split, i21 0, void %for.inc84.2.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="2327" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.2:1 %oc_2 = phi i11 %select_ln287_5, void %new.latch.for.inc84.2.split, i11 0, void %for.inc84.2.preheader

]]></Node>
<StgValue><ssdm name="oc_2"/></StgValue>
</operation>

<operation id="2328" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.2:2 %ic_4 = phi i11 %add_ln288_2, void %new.latch.for.inc84.2.split, i11 0, void %for.inc84.2.preheader

]]></Node>
<StgValue><ssdm name="ic_4"/></StgValue>
</operation>

<operation id="2329" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.2:3 %add26_2 = phi i32 %add_2, void %new.latch.for.inc84.2.split, i32 <undef>, void %for.inc84.2.preheader

]]></Node>
<StgValue><ssdm name="add26_2"/></StgValue>
</operation>

<operation id="2330" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.2:4 %zext_ln287_29 = zext i21 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="zext_ln287_29"/></StgValue>
</operation>

<operation id="2331" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.2:5 %icmp_ln287_2 = icmp_eq  i22 %zext_ln287_29, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_2"/></StgValue>
</operation>

<operation id="2332" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.2:6 %add_ln287_29 = add i21 %indvar_flatten48, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_29"/></StgValue>
</operation>

<operation id="2333" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.2:7 %br_ln287 = br i1 %icmp_ln287_2, void %for.cond69.for.inc87_crit_edge.2.split, void %for.inc90.2.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2334" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:0 %add_ln287_2 = add i11 %oc_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_2"/></StgValue>
</operation>

<operation id="2335" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:3 %icmp_ln288_4 = icmp_eq  i11 %ic_4, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_4"/></StgValue>
</operation>

<operation id="2336" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:4 %select_ln287_4 = select i1 %icmp_ln288_4, i11 0, i11 %ic_4

]]></Node>
<StgValue><ssdm name="select_ln287_4"/></StgValue>
</operation>

<operation id="2337" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:5 %select_ln287_5 = select i1 %icmp_ln288_4, i11 %add_ln287_2, i11 %oc_2

]]></Node>
<StgValue><ssdm name="select_ln287_5"/></StgValue>
</operation>

<operation id="2338" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="23" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:8 %zext_ln290_8 = zext i11 %select_ln287_5

]]></Node>
<StgValue><ssdm name="zext_ln290_8"/></StgValue>
</operation>

<operation id="2339" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.2.split:1 %zext_ln288_2 = zext i11 %select_ln287_4

]]></Node>
<StgValue><ssdm name="zext_ln288_2"/></StgValue>
</operation>

<operation id="2340" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="22" op_0_bw="22" op_1_bw="1" op_2_bw="11" op_3_bw="10">
<![CDATA[
for.inc84.2.split:2 %tmp_87_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i11.i10, i1 1, i11 %select_ln287_4, i10 0

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="2341" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="23" op_0_bw="22">
<![CDATA[
for.inc84.2.split:3 %zext_ln290_10 = zext i22 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="zext_ln290_10"/></StgValue>
</operation>

<operation id="2342" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc84.2.split:4 %add_ln290_3 = add i23 %zext_ln290_10, i23 %zext_ln290_8

]]></Node>
<StgValue><ssdm name="add_ln290_3"/></StgValue>
</operation>

<operation id="2343" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="23">
<![CDATA[
for.inc84.2.split:5 %zext_ln290_11 = zext i23 %add_ln290_3

]]></Node>
<StgValue><ssdm name="zext_ln290_11"/></StgValue>
</operation>

<operation id="2344" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.2.split:6 %layer_weights_12_addr_2 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_11

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_2"/></StgValue>
</operation>

<operation id="2345" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.2.split:8 %neighbor_features_addr_4 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_2

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_4"/></StgValue>
</operation>

<operation id="2346" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.2.split:9 %neighbor_features_load_2 = load i10 %neighbor_features_addr_4

]]></Node>
<StgValue><ssdm name="neighbor_features_load_2"/></StgValue>
</operation>

<operation id="2347" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.2.split:10 %layer_weights_12_load_2 = load i25 %layer_weights_12_addr_2

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_2"/></StgValue>
</operation>

<operation id="2348" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.2.split:0 %br_ln288 = br void %for.inc84.2

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2349" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.2.split:9 %neighbor_features_load_2 = load i10 %neighbor_features_addr_4

]]></Node>
<StgValue><ssdm name="neighbor_features_load_2"/></StgValue>
</operation>

<operation id="2350" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.2.split:10 %layer_weights_12_load_2 = load i25 %layer_weights_12_addr_2

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_2"/></StgValue>
</operation>

<operation id="2351" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.2.split:11 %bitcast_ln290_7 = bitcast i32 %layer_weights_12_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln290_7"/></StgValue>
</operation>

<operation id="2352" st_id="122" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.2.split:12 %mul_2 = fmul i32 %neighbor_features_load_2, i32 %bitcast_ln290_7

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2353" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:6 %first_iter_2 = icmp_eq  i11 %select_ln287_4, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_2"/></StgValue>
</operation>

<operation id="2354" st_id="123" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.2.split:12 %mul_2 = fmul i32 %neighbor_features_load_2, i32 %bitcast_ln290_7

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="2355" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.2.split:14 %add_ln288_2 = add i11 %select_ln287_4, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_2"/></StgValue>
</operation>

<operation id="2356" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.2.split:15 %icmp_ln288_5 = icmp_eq  i11 %add_ln288_2, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_5"/></StgValue>
</operation>

<operation id="2357" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.2.split:17 %br_ln288 = br i1 %icmp_ln288_5, void %new.latch.for.inc84.2.split, void %last.iter.for.inc84.2.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2358" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:7 %zext_ln287_2 = zext i11 %select_ln287_5

]]></Node>
<StgValue><ssdm name="zext_ln287_2"/></StgValue>
</operation>

<operation id="2359" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:9 %output_features_addr_2 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_2

]]></Node>
<StgValue><ssdm name="output_features_addr_2"/></StgValue>
</operation>

<operation id="2360" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:10 %output_features_load_2 = load i10 %output_features_addr_2

]]></Node>
<StgValue><ssdm name="output_features_load_2"/></StgValue>
</operation>

<operation id="2361" st_id="124" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.2.split:12 %mul_2 = fmul i32 %neighbor_features_load_2, i32 %bitcast_ln290_7

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2362" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:10 %output_features_load_2 = load i10 %output_features_addr_2

]]></Node>
<StgValue><ssdm name="output_features_load_2"/></StgValue>
</operation>

<operation id="2363" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.2:0 %bitcast_ln290_6 = bitcast i32 %output_features_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln290_6"/></StgValue>
</operation>

<operation id="2364" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.2:1 %br_ln288 = br void %for.inc84.2.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2365" st_id="125" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.2.split:12 %mul_2 = fmul i32 %neighbor_features_load_2, i32 %bitcast_ln290_7

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2366" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2367" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2368" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.2.split:11 %br_ln288 = br i1 %first_iter_2, void %for.inc84.2.split, void %for.first.iter.for.inc84.2

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2369" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.2.split:0 %bitcast_ln290_611 = phi i32 %add26_2, void %for.cond69.for.inc87_crit_edge.2.split, i32 %bitcast_ln290_6, void %for.first.iter.for.inc84.2

]]></Node>
<StgValue><ssdm name="bitcast_ln290_611"/></StgValue>
</operation>

<operation id="2370" st_id="126" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.2.split:13 %add_2 = fadd i32 %bitcast_ln290_611, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2371" st_id="127" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.2.split:13 %add_2 = fadd i32 %bitcast_ln290_611, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2372" st_id="128" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.2.split:13 %add_2 = fadd i32 %bitcast_ln290_611, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2373" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.2.split:7 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2374" st_id="129" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.2.split:13 %add_2 = fadd i32 %bitcast_ln290_611, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="2375" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.2.split:16 %bitcast_ln290_8 = bitcast i32 %add_2

]]></Node>
<StgValue><ssdm name="bitcast_ln290_8"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2376" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.2.split:0 %store_ln290 = store i32 %bitcast_ln290_8, i10 %output_features_addr_2

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2377" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.2.split:1 %br_ln288 = br void %new.latch.for.inc84.2.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2378" st_id="131" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc90.2.loopexit:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2379" st_id="132" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc90.2.loopexit:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2380" st_id="133" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc90.2.loopexit:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2381" st_id="134" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc90.2.loopexit:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2382" st_id="135" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc90.2.loopexit:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2383" st_id="136" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc90.2.loopexit:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2384" st_id="137" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc90.2.loopexit:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2385" st_id="138" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc90.2.loopexit:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_3, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="2386" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.2.loopexit:1 %br_ln273 = br void %for.inc48.3

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2387" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.3:0 %ic_5 = phi i11 %add_ln273_2, void %for.inc48.3.split, i11 0, void %for.inc90.2.loopexit

]]></Node>
<StgValue><ssdm name="ic_5"/></StgValue>
</operation>

<operation id="2388" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.3:1 %icmp_ln273_2 = icmp_eq  i11 %ic_5, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_2"/></StgValue>
</operation>

<operation id="2389" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.3:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2390" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.3:3 %add_ln273_2 = add i11 %ic_5, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_2"/></StgValue>
</operation>

<operation id="2391" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.3:4 %br_ln273 = br i1 %icmp_ln273_2, void %for.inc48.3.split, void %for.inc84.3.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2392" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.3.preheader:0 %br_ln287 = br void %for.inc84.3

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2393" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc48.3.split:2 %gmem_write_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_3

]]></Node>
<StgValue><ssdm name="gmem_write_addr_3_read"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2394" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.3.split:0 %zext_ln273_2 = zext i11 %ic_5

]]></Node>
<StgValue><ssdm name="zext_ln273_2"/></StgValue>
</operation>

<operation id="2395" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.3.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2396" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.3.split:3 %bitcast_ln276_2 = bitcast i32 %gmem_write_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_2"/></StgValue>
</operation>

<operation id="2397" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.3.split:4 %neighbor_features_addr_5 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_2

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_5"/></StgValue>
</operation>

<operation id="2398" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.3.split:5 %store_ln276 = store i32 %bitcast_ln276_2, i10 %neighbor_features_addr_5

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2399" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.3.split:6 %br_ln273 = br void %for.inc48.3

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2400" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.3:0 %indvar_flatten55 = phi i21 %add_ln287_30, void %new.latch.for.inc84.3.split, i21 0, void %for.inc84.3.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="2401" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.3:1 %oc_3 = phi i11 %select_ln287_7, void %new.latch.for.inc84.3.split, i11 0, void %for.inc84.3.preheader

]]></Node>
<StgValue><ssdm name="oc_3"/></StgValue>
</operation>

<operation id="2402" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.3:2 %ic_6 = phi i11 %add_ln288_3, void %new.latch.for.inc84.3.split, i11 0, void %for.inc84.3.preheader

]]></Node>
<StgValue><ssdm name="ic_6"/></StgValue>
</operation>

<operation id="2403" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.3:3 %add26_3 = phi i32 %add_3, void %new.latch.for.inc84.3.split, i32 <undef>, void %for.inc84.3.preheader

]]></Node>
<StgValue><ssdm name="add26_3"/></StgValue>
</operation>

<operation id="2404" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.3:4 %zext_ln287_30 = zext i21 %indvar_flatten55

]]></Node>
<StgValue><ssdm name="zext_ln287_30"/></StgValue>
</operation>

<operation id="2405" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.3:5 %icmp_ln287_3 = icmp_eq  i22 %zext_ln287_30, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_3"/></StgValue>
</operation>

<operation id="2406" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.3:6 %add_ln287_30 = add i21 %indvar_flatten55, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_30"/></StgValue>
</operation>

<operation id="2407" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.3:7 %br_ln287 = br i1 %icmp_ln287_3, void %for.cond69.for.inc87_crit_edge.3.split, void %for.inc90.3.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2408" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:0 %add_ln287_3 = add i11 %oc_3, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_3"/></StgValue>
</operation>

<operation id="2409" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:3 %icmp_ln288_6 = icmp_eq  i11 %ic_6, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_6"/></StgValue>
</operation>

<operation id="2410" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:4 %select_ln287_6 = select i1 %icmp_ln288_6, i11 0, i11 %ic_6

]]></Node>
<StgValue><ssdm name="select_ln287_6"/></StgValue>
</operation>

<operation id="2411" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:5 %select_ln287_7 = select i1 %icmp_ln288_6, i11 %add_ln287_3, i11 %oc_3

]]></Node>
<StgValue><ssdm name="select_ln287_7"/></StgValue>
</operation>

<operation id="2412" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="23" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:8 %zext_ln290_13 = zext i11 %select_ln287_7

]]></Node>
<StgValue><ssdm name="zext_ln290_13"/></StgValue>
</operation>

<operation id="2413" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.3.split:1 %zext_ln288_3 = zext i11 %select_ln287_6

]]></Node>
<StgValue><ssdm name="zext_ln288_3"/></StgValue>
</operation>

<operation id="2414" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.3.split:2 %tmp_62 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_6, i10 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2415" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="23" op_0_bw="21">
<![CDATA[
for.inc84.3.split:3 %zext_ln290_14 = zext i21 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln290_14"/></StgValue>
</operation>

<operation id="2416" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc84.3.split:4 %add_ln290_4 = add i23 %zext_ln290_14, i23 3145728

]]></Node>
<StgValue><ssdm name="add_ln290_4"/></StgValue>
</operation>

<operation id="2417" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc84.3.split:5 %add_ln290_5 = add i23 %add_ln290_4, i23 %zext_ln290_13

]]></Node>
<StgValue><ssdm name="add_ln290_5"/></StgValue>
</operation>

<operation id="2418" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="23">
<![CDATA[
for.inc84.3.split:6 %zext_ln290_16 = zext i23 %add_ln290_5

]]></Node>
<StgValue><ssdm name="zext_ln290_16"/></StgValue>
</operation>

<operation id="2419" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.3.split:7 %layer_weights_12_addr_3 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_16

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_3"/></StgValue>
</operation>

<operation id="2420" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.3.split:9 %neighbor_features_addr_6 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_3

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_6"/></StgValue>
</operation>

<operation id="2421" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.3.split:10 %neighbor_features_load_3 = load i10 %neighbor_features_addr_6

]]></Node>
<StgValue><ssdm name="neighbor_features_load_3"/></StgValue>
</operation>

<operation id="2422" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.3.split:11 %layer_weights_12_load_3 = load i25 %layer_weights_12_addr_3

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_3"/></StgValue>
</operation>

<operation id="2423" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.3.split:0 %br_ln288 = br void %for.inc84.3

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2424" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.3.split:10 %neighbor_features_load_3 = load i10 %neighbor_features_addr_6

]]></Node>
<StgValue><ssdm name="neighbor_features_load_3"/></StgValue>
</operation>

<operation id="2425" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.3.split:11 %layer_weights_12_load_3 = load i25 %layer_weights_12_addr_3

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_3"/></StgValue>
</operation>

<operation id="2426" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.3.split:12 %bitcast_ln290_10 = bitcast i32 %layer_weights_12_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln290_10"/></StgValue>
</operation>

<operation id="2427" st_id="143" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.3.split:13 %mul_3 = fmul i32 %neighbor_features_load_3, i32 %bitcast_ln290_10

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2428" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:6 %first_iter_3 = icmp_eq  i11 %select_ln287_6, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_3"/></StgValue>
</operation>

<operation id="2429" st_id="144" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.3.split:13 %mul_3 = fmul i32 %neighbor_features_load_3, i32 %bitcast_ln290_10

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="2430" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.3.split:15 %add_ln288_3 = add i11 %select_ln287_6, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_3"/></StgValue>
</operation>

<operation id="2431" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.3.split:16 %icmp_ln288_7 = icmp_eq  i11 %add_ln288_3, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_7"/></StgValue>
</operation>

<operation id="2432" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.3.split:18 %br_ln288 = br i1 %icmp_ln288_7, void %new.latch.for.inc84.3.split, void %last.iter.for.inc84.3.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2433" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:7 %zext_ln287_3 = zext i11 %select_ln287_7

]]></Node>
<StgValue><ssdm name="zext_ln287_3"/></StgValue>
</operation>

<operation id="2434" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:9 %output_features_addr_3 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_3

]]></Node>
<StgValue><ssdm name="output_features_addr_3"/></StgValue>
</operation>

<operation id="2435" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:10 %output_features_load_3 = load i10 %output_features_addr_3

]]></Node>
<StgValue><ssdm name="output_features_load_3"/></StgValue>
</operation>

<operation id="2436" st_id="145" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.3.split:13 %mul_3 = fmul i32 %neighbor_features_load_3, i32 %bitcast_ln290_10

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2437" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:10 %output_features_load_3 = load i10 %output_features_addr_3

]]></Node>
<StgValue><ssdm name="output_features_load_3"/></StgValue>
</operation>

<operation id="2438" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
<literal name="first_iter_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.3:0 %bitcast_ln290_9 = bitcast i32 %output_features_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln290_9"/></StgValue>
</operation>

<operation id="2439" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
<literal name="first_iter_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.3:1 %br_ln288 = br void %for.inc84.3.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2440" st_id="146" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.3.split:13 %mul_3 = fmul i32 %neighbor_features_load_3, i32 %bitcast_ln290_10

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2441" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2442" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2443" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.3.split:11 %br_ln288 = br i1 %first_iter_3, void %for.inc84.3.split, void %for.first.iter.for.inc84.3

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2444" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.3.split:0 %bitcast_ln290_912 = phi i32 %add26_3, void %for.cond69.for.inc87_crit_edge.3.split, i32 %bitcast_ln290_9, void %for.first.iter.for.inc84.3

]]></Node>
<StgValue><ssdm name="bitcast_ln290_912"/></StgValue>
</operation>

<operation id="2445" st_id="147" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.3.split:14 %add_3 = fadd i32 %bitcast_ln290_912, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2446" st_id="148" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.3.split:14 %add_3 = fadd i32 %bitcast_ln290_912, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2447" st_id="149" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.3.split:14 %add_3 = fadd i32 %bitcast_ln290_912, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2448" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.3.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2449" st_id="150" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.3.split:14 %add_3 = fadd i32 %bitcast_ln290_912, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="2450" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.3.split:17 %bitcast_ln290_11 = bitcast i32 %add_3

]]></Node>
<StgValue><ssdm name="bitcast_ln290_11"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2451" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.3.split:0 %store_ln290 = store i32 %bitcast_ln290_11, i10 %output_features_addr_3

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2452" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.3.split:1 %br_ln288 = br void %new.latch.for.inc84.3.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2453" st_id="152" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc90.3.loopexit:0 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2454" st_id="153" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc90.3.loopexit:0 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2455" st_id="154" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc90.3.loopexit:0 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2456" st_id="155" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc90.3.loopexit:0 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2457" st_id="156" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc90.3.loopexit:0 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2458" st_id="157" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc90.3.loopexit:0 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2459" st_id="158" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc90.3.loopexit:0 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2460" st_id="159" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc90.3.loopexit:0 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_4, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="2461" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.3.loopexit:1 %br_ln273 = br void %for.inc48.4

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2462" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.4:0 %ic_7 = phi i11 %add_ln273_3, void %for.inc48.4.split, i11 0, void %for.inc90.3.loopexit

]]></Node>
<StgValue><ssdm name="ic_7"/></StgValue>
</operation>

<operation id="2463" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.4:1 %icmp_ln273_3 = icmp_eq  i11 %ic_7, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_3"/></StgValue>
</operation>

<operation id="2464" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.4:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2465" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.4:3 %add_ln273_3 = add i11 %ic_7, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_3"/></StgValue>
</operation>

<operation id="2466" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.4:4 %br_ln273 = br i1 %icmp_ln273_3, void %for.inc48.4.split, void %for.inc84.4.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2467" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.4.preheader:0 %br_ln287 = br void %for.inc84.4

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2468" st_id="161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc48.4.split:2 %gmem_write_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_4

]]></Node>
<StgValue><ssdm name="gmem_write_addr_4_read"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2469" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.4.split:0 %zext_ln273_3 = zext i11 %ic_7

]]></Node>
<StgValue><ssdm name="zext_ln273_3"/></StgValue>
</operation>

<operation id="2470" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.4.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2471" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.4.split:3 %bitcast_ln276_3 = bitcast i32 %gmem_write_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_3"/></StgValue>
</operation>

<operation id="2472" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.4.split:4 %neighbor_features_addr_7 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_3

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_7"/></StgValue>
</operation>

<operation id="2473" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.4.split:5 %store_ln276 = store i32 %bitcast_ln276_3, i10 %neighbor_features_addr_7

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2474" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.4.split:6 %br_ln273 = br void %for.inc48.4

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2475" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.4:0 %indvar_flatten62 = phi i21 %add_ln287_31, void %new.latch.for.inc84.4.split, i21 0, void %for.inc84.4.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten62"/></StgValue>
</operation>

<operation id="2476" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.4:1 %oc_4 = phi i11 %select_ln287_9, void %new.latch.for.inc84.4.split, i11 0, void %for.inc84.4.preheader

]]></Node>
<StgValue><ssdm name="oc_4"/></StgValue>
</operation>

<operation id="2477" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.4:2 %ic_8 = phi i11 %add_ln288_4, void %new.latch.for.inc84.4.split, i11 0, void %for.inc84.4.preheader

]]></Node>
<StgValue><ssdm name="ic_8"/></StgValue>
</operation>

<operation id="2478" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.4:3 %add26_4 = phi i32 %add_4, void %new.latch.for.inc84.4.split, i32 <undef>, void %for.inc84.4.preheader

]]></Node>
<StgValue><ssdm name="add26_4"/></StgValue>
</operation>

<operation id="2479" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.4:4 %zext_ln287_31 = zext i21 %indvar_flatten62

]]></Node>
<StgValue><ssdm name="zext_ln287_31"/></StgValue>
</operation>

<operation id="2480" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.4:5 %icmp_ln287_4 = icmp_eq  i22 %zext_ln287_31, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_4"/></StgValue>
</operation>

<operation id="2481" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.4:6 %add_ln287_31 = add i21 %indvar_flatten62, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_31"/></StgValue>
</operation>

<operation id="2482" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.4:7 %br_ln287 = br i1 %icmp_ln287_4, void %for.cond69.for.inc87_crit_edge.4.split, void %for.inc90.4.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2483" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:0 %add_ln287_4 = add i11 %oc_4, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_4"/></StgValue>
</operation>

<operation id="2484" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:3 %icmp_ln288_8 = icmp_eq  i11 %ic_8, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_8"/></StgValue>
</operation>

<operation id="2485" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:4 %select_ln287_8 = select i1 %icmp_ln288_8, i11 0, i11 %ic_8

]]></Node>
<StgValue><ssdm name="select_ln287_8"/></StgValue>
</operation>

<operation id="2486" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:5 %select_ln287_9 = select i1 %icmp_ln288_8, i11 %add_ln287_4, i11 %oc_4

]]></Node>
<StgValue><ssdm name="select_ln287_9"/></StgValue>
</operation>

<operation id="2487" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:8 %zext_ln290_17 = zext i11 %select_ln287_9

]]></Node>
<StgValue><ssdm name="zext_ln290_17"/></StgValue>
</operation>

<operation id="2488" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.4.split:1 %zext_ln288_4 = zext i11 %select_ln287_8

]]></Node>
<StgValue><ssdm name="zext_ln288_4"/></StgValue>
</operation>

<operation id="2489" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="11">
<![CDATA[
for.inc84.4.split:2 %zext_ln290_3 = zext i11 %select_ln287_8

]]></Node>
<StgValue><ssdm name="zext_ln290_3"/></StgValue>
</operation>

<operation id="2490" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="12" op_3_bw="10">
<![CDATA[
for.inc84.4.split:3 %tmp_89_cast = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i12.i10, i1 1, i12 %zext_ln290_3, i10 0

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="2491" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="23">
<![CDATA[
for.inc84.4.split:4 %zext_ln290_19 = zext i23 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="zext_ln290_19"/></StgValue>
</operation>

<operation id="2492" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.4.split:5 %add_ln290_6 = add i24 %zext_ln290_19, i24 %zext_ln290_17

]]></Node>
<StgValue><ssdm name="add_ln290_6"/></StgValue>
</operation>

<operation id="2493" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="24">
<![CDATA[
for.inc84.4.split:6 %zext_ln290_20 = zext i24 %add_ln290_6

]]></Node>
<StgValue><ssdm name="zext_ln290_20"/></StgValue>
</operation>

<operation id="2494" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.4.split:7 %layer_weights_12_addr_4 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_20

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_4"/></StgValue>
</operation>

<operation id="2495" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.4.split:9 %neighbor_features_addr_8 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_4

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_8"/></StgValue>
</operation>

<operation id="2496" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.4.split:10 %neighbor_features_load_4 = load i10 %neighbor_features_addr_8

]]></Node>
<StgValue><ssdm name="neighbor_features_load_4"/></StgValue>
</operation>

<operation id="2497" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.4.split:11 %layer_weights_12_load_4 = load i25 %layer_weights_12_addr_4

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_4"/></StgValue>
</operation>

<operation id="2498" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.4.split:0 %br_ln288 = br void %for.inc84.4

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2499" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.4.split:10 %neighbor_features_load_4 = load i10 %neighbor_features_addr_8

]]></Node>
<StgValue><ssdm name="neighbor_features_load_4"/></StgValue>
</operation>

<operation id="2500" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.4.split:11 %layer_weights_12_load_4 = load i25 %layer_weights_12_addr_4

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_4"/></StgValue>
</operation>

<operation id="2501" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.4.split:12 %bitcast_ln290_13 = bitcast i32 %layer_weights_12_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln290_13"/></StgValue>
</operation>

<operation id="2502" st_id="164" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.4.split:13 %mul_4 = fmul i32 %neighbor_features_load_4, i32 %bitcast_ln290_13

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2503" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:6 %first_iter_4 = icmp_eq  i11 %select_ln287_8, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_4"/></StgValue>
</operation>

<operation id="2504" st_id="165" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.4.split:13 %mul_4 = fmul i32 %neighbor_features_load_4, i32 %bitcast_ln290_13

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="2505" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.4.split:15 %add_ln288_4 = add i11 %select_ln287_8, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_4"/></StgValue>
</operation>

<operation id="2506" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.4.split:16 %icmp_ln288_9 = icmp_eq  i11 %add_ln288_4, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_9"/></StgValue>
</operation>

<operation id="2507" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.4.split:18 %br_ln288 = br i1 %icmp_ln288_9, void %new.latch.for.inc84.4.split, void %last.iter.for.inc84.4.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2508" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:7 %zext_ln287_4 = zext i11 %select_ln287_9

]]></Node>
<StgValue><ssdm name="zext_ln287_4"/></StgValue>
</operation>

<operation id="2509" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:9 %output_features_addr_4 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_4

]]></Node>
<StgValue><ssdm name="output_features_addr_4"/></StgValue>
</operation>

<operation id="2510" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:10 %output_features_load_4 = load i10 %output_features_addr_4

]]></Node>
<StgValue><ssdm name="output_features_load_4"/></StgValue>
</operation>

<operation id="2511" st_id="166" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.4.split:13 %mul_4 = fmul i32 %neighbor_features_load_4, i32 %bitcast_ln290_13

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2512" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:10 %output_features_load_4 = load i10 %output_features_addr_4

]]></Node>
<StgValue><ssdm name="output_features_load_4"/></StgValue>
</operation>

<operation id="2513" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
<literal name="first_iter_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.4:0 %bitcast_ln290_12 = bitcast i32 %output_features_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln290_12"/></StgValue>
</operation>

<operation id="2514" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
<literal name="first_iter_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.4:1 %br_ln288 = br void %for.inc84.4.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2515" st_id="167" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.4.split:13 %mul_4 = fmul i32 %neighbor_features_load_4, i32 %bitcast_ln290_13

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2516" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2517" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2518" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.4.split:11 %br_ln288 = br i1 %first_iter_4, void %for.inc84.4.split, void %for.first.iter.for.inc84.4

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2519" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.4.split:0 %bitcast_ln290_1213 = phi i32 %add26_4, void %for.cond69.for.inc87_crit_edge.4.split, i32 %bitcast_ln290_12, void %for.first.iter.for.inc84.4

]]></Node>
<StgValue><ssdm name="bitcast_ln290_1213"/></StgValue>
</operation>

<operation id="2520" st_id="168" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.4.split:14 %add_4 = fadd i32 %bitcast_ln290_1213, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2521" st_id="169" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.4.split:14 %add_4 = fadd i32 %bitcast_ln290_1213, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2522" st_id="170" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.4.split:14 %add_4 = fadd i32 %bitcast_ln290_1213, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2523" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.4.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2524" st_id="171" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.4.split:14 %add_4 = fadd i32 %bitcast_ln290_1213, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="2525" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.4.split:17 %bitcast_ln290_14 = bitcast i32 %add_4

]]></Node>
<StgValue><ssdm name="bitcast_ln290_14"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2526" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.4.split:0 %store_ln290 = store i32 %bitcast_ln290_14, i10 %output_features_addr_4

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2527" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.4.split:1 %br_ln288 = br void %new.latch.for.inc84.4.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2528" st_id="173" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc90.4.loopexit:0 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2529" st_id="174" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc90.4.loopexit:0 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2530" st_id="175" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc90.4.loopexit:0 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2531" st_id="176" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc90.4.loopexit:0 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2532" st_id="177" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc90.4.loopexit:0 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2533" st_id="178" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc90.4.loopexit:0 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2534" st_id="179" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc90.4.loopexit:0 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2535" st_id="180" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc90.4.loopexit:0 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_5, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="2536" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.4.loopexit:1 %br_ln273 = br void %for.inc48.5

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2537" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.5:0 %ic_9 = phi i11 %add_ln273_4, void %for.inc48.5.split, i11 0, void %for.inc90.4.loopexit

]]></Node>
<StgValue><ssdm name="ic_9"/></StgValue>
</operation>

<operation id="2538" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.5:1 %icmp_ln273_4 = icmp_eq  i11 %ic_9, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_4"/></StgValue>
</operation>

<operation id="2539" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2540" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.5:3 %add_ln273_4 = add i11 %ic_9, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_4"/></StgValue>
</operation>

<operation id="2541" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.5:4 %br_ln273 = br i1 %icmp_ln273_4, void %for.inc48.5.split, void %for.inc84.5.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2542" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.5.preheader:0 %br_ln287 = br void %for.inc84.5

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2543" st_id="182" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc48.5.split:2 %gmem_write_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_5

]]></Node>
<StgValue><ssdm name="gmem_write_addr_5_read"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2544" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.5.split:0 %zext_ln273_4 = zext i11 %ic_9

]]></Node>
<StgValue><ssdm name="zext_ln273_4"/></StgValue>
</operation>

<operation id="2545" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.5.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2546" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.5.split:3 %bitcast_ln276_4 = bitcast i32 %gmem_write_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_4"/></StgValue>
</operation>

<operation id="2547" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.5.split:4 %neighbor_features_addr_9 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_4

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_9"/></StgValue>
</operation>

<operation id="2548" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.5.split:5 %store_ln276 = store i32 %bitcast_ln276_4, i10 %neighbor_features_addr_9

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2549" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.5.split:6 %br_ln273 = br void %for.inc48.5

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2550" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.5:0 %indvar_flatten69 = phi i21 %add_ln287_32, void %new.latch.for.inc84.5.split, i21 0, void %for.inc84.5.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="2551" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.5:1 %oc_5 = phi i11 %select_ln287_11, void %new.latch.for.inc84.5.split, i11 0, void %for.inc84.5.preheader

]]></Node>
<StgValue><ssdm name="oc_5"/></StgValue>
</operation>

<operation id="2552" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.5:2 %ic_10 = phi i11 %add_ln288_5, void %new.latch.for.inc84.5.split, i11 0, void %for.inc84.5.preheader

]]></Node>
<StgValue><ssdm name="ic_10"/></StgValue>
</operation>

<operation id="2553" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.5:3 %add26_5 = phi i32 %add_5, void %new.latch.for.inc84.5.split, i32 <undef>, void %for.inc84.5.preheader

]]></Node>
<StgValue><ssdm name="add26_5"/></StgValue>
</operation>

<operation id="2554" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.5:4 %zext_ln287_32 = zext i21 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="zext_ln287_32"/></StgValue>
</operation>

<operation id="2555" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.5:5 %icmp_ln287_5 = icmp_eq  i22 %zext_ln287_32, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_5"/></StgValue>
</operation>

<operation id="2556" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.5:6 %add_ln287_32 = add i21 %indvar_flatten69, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_32"/></StgValue>
</operation>

<operation id="2557" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.5:7 %br_ln287 = br i1 %icmp_ln287_5, void %for.cond69.for.inc87_crit_edge.5.split, void %for.inc90.5.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2558" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:0 %add_ln287_5 = add i11 %oc_5, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_5"/></StgValue>
</operation>

<operation id="2559" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:3 %icmp_ln288_10 = icmp_eq  i11 %ic_10, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_10"/></StgValue>
</operation>

<operation id="2560" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:4 %select_ln287_10 = select i1 %icmp_ln288_10, i11 0, i11 %ic_10

]]></Node>
<StgValue><ssdm name="select_ln287_10"/></StgValue>
</operation>

<operation id="2561" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:5 %select_ln287_11 = select i1 %icmp_ln288_10, i11 %add_ln287_5, i11 %oc_5

]]></Node>
<StgValue><ssdm name="select_ln287_11"/></StgValue>
</operation>

<operation id="2562" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="23" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:8 %zext_ln290_21 = zext i11 %select_ln287_11

]]></Node>
<StgValue><ssdm name="zext_ln290_21"/></StgValue>
</operation>

<operation id="2563" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.5.split:1 %zext_ln288_5 = zext i11 %select_ln287_10

]]></Node>
<StgValue><ssdm name="zext_ln288_5"/></StgValue>
</operation>

<operation id="2564" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.5.split:2 %tmp_63 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_10, i10 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2565" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="23" op_0_bw="21">
<![CDATA[
for.inc84.5.split:3 %zext_ln290_22 = zext i21 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln290_22"/></StgValue>
</operation>

<operation id="2566" st_id="184" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc84.5.split:4 %add_ln290_7 = add i23 %zext_ln290_22, i23 5242880

]]></Node>
<StgValue><ssdm name="add_ln290_7"/></StgValue>
</operation>

<operation id="2567" st_id="184" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc84.5.split:5 %add_ln290_8 = add i23 %add_ln290_7, i23 %zext_ln290_21

]]></Node>
<StgValue><ssdm name="add_ln290_8"/></StgValue>
</operation>

<operation id="2568" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="23">
<![CDATA[
for.inc84.5.split:6 %zext_ln290_23 = zext i23 %add_ln290_8

]]></Node>
<StgValue><ssdm name="zext_ln290_23"/></StgValue>
</operation>

<operation id="2569" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.5.split:7 %layer_weights_12_addr_5 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_23

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_5"/></StgValue>
</operation>

<operation id="2570" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.5.split:9 %neighbor_features_addr_10 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_5

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_10"/></StgValue>
</operation>

<operation id="2571" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.5.split:10 %neighbor_features_load_5 = load i10 %neighbor_features_addr_10

]]></Node>
<StgValue><ssdm name="neighbor_features_load_5"/></StgValue>
</operation>

<operation id="2572" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.5.split:11 %layer_weights_12_load_5 = load i25 %layer_weights_12_addr_5

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_5"/></StgValue>
</operation>

<operation id="2573" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.5.split:0 %br_ln288 = br void %for.inc84.5

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2574" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.5.split:10 %neighbor_features_load_5 = load i10 %neighbor_features_addr_10

]]></Node>
<StgValue><ssdm name="neighbor_features_load_5"/></StgValue>
</operation>

<operation id="2575" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.5.split:11 %layer_weights_12_load_5 = load i25 %layer_weights_12_addr_5

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_5"/></StgValue>
</operation>

<operation id="2576" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.5.split:12 %bitcast_ln290_16 = bitcast i32 %layer_weights_12_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln290_16"/></StgValue>
</operation>

<operation id="2577" st_id="185" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.5.split:13 %mul_5 = fmul i32 %neighbor_features_load_5, i32 %bitcast_ln290_16

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2578" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:6 %first_iter_5 = icmp_eq  i11 %select_ln287_10, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_5"/></StgValue>
</operation>

<operation id="2579" st_id="186" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.5.split:13 %mul_5 = fmul i32 %neighbor_features_load_5, i32 %bitcast_ln290_16

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="2580" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.5.split:15 %add_ln288_5 = add i11 %select_ln287_10, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_5"/></StgValue>
</operation>

<operation id="2581" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.5.split:16 %icmp_ln288_11 = icmp_eq  i11 %add_ln288_5, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_11"/></StgValue>
</operation>

<operation id="2582" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.5.split:18 %br_ln288 = br i1 %icmp_ln288_11, void %new.latch.for.inc84.5.split, void %last.iter.for.inc84.5.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2583" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:7 %zext_ln287_5 = zext i11 %select_ln287_11

]]></Node>
<StgValue><ssdm name="zext_ln287_5"/></StgValue>
</operation>

<operation id="2584" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:9 %output_features_addr_5 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_5

]]></Node>
<StgValue><ssdm name="output_features_addr_5"/></StgValue>
</operation>

<operation id="2585" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:10 %output_features_load_5 = load i10 %output_features_addr_5

]]></Node>
<StgValue><ssdm name="output_features_load_5"/></StgValue>
</operation>

<operation id="2586" st_id="187" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.5.split:13 %mul_5 = fmul i32 %neighbor_features_load_5, i32 %bitcast_ln290_16

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2587" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:10 %output_features_load_5 = load i10 %output_features_addr_5

]]></Node>
<StgValue><ssdm name="output_features_load_5"/></StgValue>
</operation>

<operation id="2588" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
<literal name="first_iter_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.5:0 %bitcast_ln290_15 = bitcast i32 %output_features_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln290_15"/></StgValue>
</operation>

<operation id="2589" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
<literal name="first_iter_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.5:1 %br_ln288 = br void %for.inc84.5.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2590" st_id="188" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.5.split:13 %mul_5 = fmul i32 %neighbor_features_load_5, i32 %bitcast_ln290_16

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2591" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2592" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2593" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.5.split:11 %br_ln288 = br i1 %first_iter_5, void %for.inc84.5.split, void %for.first.iter.for.inc84.5

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2594" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.5.split:0 %bitcast_ln290_1514 = phi i32 %add26_5, void %for.cond69.for.inc87_crit_edge.5.split, i32 %bitcast_ln290_15, void %for.first.iter.for.inc84.5

]]></Node>
<StgValue><ssdm name="bitcast_ln290_1514"/></StgValue>
</operation>

<operation id="2595" st_id="189" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.5.split:14 %add_5 = fadd i32 %bitcast_ln290_1514, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2596" st_id="190" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.5.split:14 %add_5 = fadd i32 %bitcast_ln290_1514, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2597" st_id="191" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.5.split:14 %add_5 = fadd i32 %bitcast_ln290_1514, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2598" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.5.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2599" st_id="192" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.5.split:14 %add_5 = fadd i32 %bitcast_ln290_1514, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="2600" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.5.split:17 %bitcast_ln290_17 = bitcast i32 %add_5

]]></Node>
<StgValue><ssdm name="bitcast_ln290_17"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2601" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.5.split:0 %store_ln290 = store i32 %bitcast_ln290_17, i10 %output_features_addr_5

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2602" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.5.split:1 %br_ln288 = br void %new.latch.for.inc84.5.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2603" st_id="194" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc90.5.loopexit:0 %empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2604" st_id="195" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc90.5.loopexit:0 %empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2605" st_id="196" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc90.5.loopexit:0 %empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2606" st_id="197" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc90.5.loopexit:0 %empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2607" st_id="198" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc90.5.loopexit:0 %empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2608" st_id="199" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc90.5.loopexit:0 %empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2609" st_id="200" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc90.5.loopexit:0 %empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2610" st_id="201" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc90.5.loopexit:0 %empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_6, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="2611" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.5.loopexit:1 %br_ln273 = br void %for.inc48.6

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2612" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.6:0 %ic_11 = phi i11 %add_ln273_5, void %for.inc48.6.split, i11 0, void %for.inc90.5.loopexit

]]></Node>
<StgValue><ssdm name="ic_11"/></StgValue>
</operation>

<operation id="2613" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.6:1 %icmp_ln273_5 = icmp_eq  i11 %ic_11, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_5"/></StgValue>
</operation>

<operation id="2614" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.6:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2615" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.6:3 %add_ln273_5 = add i11 %ic_11, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_5"/></StgValue>
</operation>

<operation id="2616" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.6:4 %br_ln273 = br i1 %icmp_ln273_5, void %for.inc48.6.split, void %for.inc84.6.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2617" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.6.preheader:0 %br_ln287 = br void %for.inc84.6

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2618" st_id="203" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc48.6.split:2 %gmem_write_addr_6_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_6

]]></Node>
<StgValue><ssdm name="gmem_write_addr_6_read"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2619" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.6.split:0 %zext_ln273_5 = zext i11 %ic_11

]]></Node>
<StgValue><ssdm name="zext_ln273_5"/></StgValue>
</operation>

<operation id="2620" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.6.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2621" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.6.split:3 %bitcast_ln276_5 = bitcast i32 %gmem_write_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_5"/></StgValue>
</operation>

<operation id="2622" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.6.split:4 %neighbor_features_addr_11 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_5

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_11"/></StgValue>
</operation>

<operation id="2623" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.6.split:5 %store_ln276 = store i32 %bitcast_ln276_5, i10 %neighbor_features_addr_11

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2624" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.6.split:6 %br_ln273 = br void %for.inc48.6

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2625" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.6:0 %indvar_flatten76 = phi i21 %add_ln287_33, void %new.latch.for.inc84.6.split, i21 0, void %for.inc84.6.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten76"/></StgValue>
</operation>

<operation id="2626" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.6:1 %oc_6 = phi i11 %select_ln287_13, void %new.latch.for.inc84.6.split, i11 0, void %for.inc84.6.preheader

]]></Node>
<StgValue><ssdm name="oc_6"/></StgValue>
</operation>

<operation id="2627" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.6:2 %ic_12 = phi i11 %add_ln288_6, void %new.latch.for.inc84.6.split, i11 0, void %for.inc84.6.preheader

]]></Node>
<StgValue><ssdm name="ic_12"/></StgValue>
</operation>

<operation id="2628" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.6:3 %add26_6 = phi i32 %add_6, void %new.latch.for.inc84.6.split, i32 <undef>, void %for.inc84.6.preheader

]]></Node>
<StgValue><ssdm name="add26_6"/></StgValue>
</operation>

<operation id="2629" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.6:4 %zext_ln287_33 = zext i21 %indvar_flatten76

]]></Node>
<StgValue><ssdm name="zext_ln287_33"/></StgValue>
</operation>

<operation id="2630" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.6:5 %icmp_ln287_6 = icmp_eq  i22 %zext_ln287_33, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_6"/></StgValue>
</operation>

<operation id="2631" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.6:6 %add_ln287_33 = add i21 %indvar_flatten76, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_33"/></StgValue>
</operation>

<operation id="2632" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.6:7 %br_ln287 = br i1 %icmp_ln287_6, void %for.cond69.for.inc87_crit_edge.6.split, void %for.inc90.6.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2633" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:0 %add_ln287_6 = add i11 %oc_6, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_6"/></StgValue>
</operation>

<operation id="2634" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:3 %icmp_ln288_12 = icmp_eq  i11 %ic_12, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_12"/></StgValue>
</operation>

<operation id="2635" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:4 %select_ln287_12 = select i1 %icmp_ln288_12, i11 0, i11 %ic_12

]]></Node>
<StgValue><ssdm name="select_ln287_12"/></StgValue>
</operation>

<operation id="2636" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:5 %select_ln287_13 = select i1 %icmp_ln288_12, i11 %add_ln287_6, i11 %oc_6

]]></Node>
<StgValue><ssdm name="select_ln287_13"/></StgValue>
</operation>

<operation id="2637" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:8 %zext_ln290_24 = zext i11 %select_ln287_13

]]></Node>
<StgValue><ssdm name="zext_ln290_24"/></StgValue>
</operation>

<operation id="2638" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.6.split:1 %zext_ln288_6 = zext i11 %select_ln287_12

]]></Node>
<StgValue><ssdm name="zext_ln288_6"/></StgValue>
</operation>

<operation id="2639" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="22" op_0_bw="22" op_1_bw="1" op_2_bw="11" op_3_bw="10">
<![CDATA[
for.inc84.6.split:2 %tmp_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i11.i10, i1 1, i11 %select_ln287_12, i10 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2640" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="23" op_0_bw="22">
<![CDATA[
for.inc84.6.split:3 %sext_ln290 = sext i22 %tmp_64

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="2641" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="24" op_0_bw="23">
<![CDATA[
for.inc84.6.split:4 %zext_ln290_25 = zext i23 %sext_ln290

]]></Node>
<StgValue><ssdm name="zext_ln290_25"/></StgValue>
</operation>

<operation id="2642" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.6.split:5 %add_ln290_9 = add i24 %zext_ln290_25, i24 %zext_ln290_24

]]></Node>
<StgValue><ssdm name="add_ln290_9"/></StgValue>
</operation>

<operation id="2643" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="24">
<![CDATA[
for.inc84.6.split:6 %zext_ln290_26 = zext i24 %add_ln290_9

]]></Node>
<StgValue><ssdm name="zext_ln290_26"/></StgValue>
</operation>

<operation id="2644" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.6.split:7 %layer_weights_12_addr_6 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_26

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_6"/></StgValue>
</operation>

<operation id="2645" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.6.split:9 %neighbor_features_addr_12 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_6

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_12"/></StgValue>
</operation>

<operation id="2646" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.6.split:10 %neighbor_features_load_6 = load i10 %neighbor_features_addr_12

]]></Node>
<StgValue><ssdm name="neighbor_features_load_6"/></StgValue>
</operation>

<operation id="2647" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.6.split:11 %layer_weights_12_load_6 = load i25 %layer_weights_12_addr_6

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_6"/></StgValue>
</operation>

<operation id="2648" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.6.split:0 %br_ln288 = br void %for.inc84.6

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2649" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.6.split:10 %neighbor_features_load_6 = load i10 %neighbor_features_addr_12

]]></Node>
<StgValue><ssdm name="neighbor_features_load_6"/></StgValue>
</operation>

<operation id="2650" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.6.split:11 %layer_weights_12_load_6 = load i25 %layer_weights_12_addr_6

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_6"/></StgValue>
</operation>

<operation id="2651" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.6.split:12 %bitcast_ln290_19 = bitcast i32 %layer_weights_12_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln290_19"/></StgValue>
</operation>

<operation id="2652" st_id="206" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.6.split:13 %mul_6 = fmul i32 %neighbor_features_load_6, i32 %bitcast_ln290_19

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2653" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:6 %first_iter_6 = icmp_eq  i11 %select_ln287_12, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_6"/></StgValue>
</operation>

<operation id="2654" st_id="207" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.6.split:13 %mul_6 = fmul i32 %neighbor_features_load_6, i32 %bitcast_ln290_19

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="2655" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.6.split:15 %add_ln288_6 = add i11 %select_ln287_12, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_6"/></StgValue>
</operation>

<operation id="2656" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.6.split:16 %icmp_ln288_13 = icmp_eq  i11 %add_ln288_6, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_13"/></StgValue>
</operation>

<operation id="2657" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.6.split:18 %br_ln288 = br i1 %icmp_ln288_13, void %new.latch.for.inc84.6.split, void %last.iter.for.inc84.6.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2658" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:7 %zext_ln287_6 = zext i11 %select_ln287_13

]]></Node>
<StgValue><ssdm name="zext_ln287_6"/></StgValue>
</operation>

<operation id="2659" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:9 %output_features_addr_6 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_6

]]></Node>
<StgValue><ssdm name="output_features_addr_6"/></StgValue>
</operation>

<operation id="2660" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:10 %output_features_load_6 = load i10 %output_features_addr_6

]]></Node>
<StgValue><ssdm name="output_features_load_6"/></StgValue>
</operation>

<operation id="2661" st_id="208" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.6.split:13 %mul_6 = fmul i32 %neighbor_features_load_6, i32 %bitcast_ln290_19

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2662" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:10 %output_features_load_6 = load i10 %output_features_addr_6

]]></Node>
<StgValue><ssdm name="output_features_load_6"/></StgValue>
</operation>

<operation id="2663" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
<literal name="first_iter_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.6:0 %bitcast_ln290_18 = bitcast i32 %output_features_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln290_18"/></StgValue>
</operation>

<operation id="2664" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
<literal name="first_iter_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.6:1 %br_ln288 = br void %for.inc84.6.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2665" st_id="209" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.6.split:13 %mul_6 = fmul i32 %neighbor_features_load_6, i32 %bitcast_ln290_19

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2666" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2667" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2668" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.6.split:11 %br_ln288 = br i1 %first_iter_6, void %for.inc84.6.split, void %for.first.iter.for.inc84.6

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2669" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.6.split:0 %bitcast_ln290_1815 = phi i32 %add26_6, void %for.cond69.for.inc87_crit_edge.6.split, i32 %bitcast_ln290_18, void %for.first.iter.for.inc84.6

]]></Node>
<StgValue><ssdm name="bitcast_ln290_1815"/></StgValue>
</operation>

<operation id="2670" st_id="210" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.6.split:14 %add_6 = fadd i32 %bitcast_ln290_1815, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2671" st_id="211" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.6.split:14 %add_6 = fadd i32 %bitcast_ln290_1815, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2672" st_id="212" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.6.split:14 %add_6 = fadd i32 %bitcast_ln290_1815, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2673" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.6.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2674" st_id="213" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.6.split:14 %add_6 = fadd i32 %bitcast_ln290_1815, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="2675" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.6.split:17 %bitcast_ln290_20 = bitcast i32 %add_6

]]></Node>
<StgValue><ssdm name="bitcast_ln290_20"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2676" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.6.split:0 %store_ln290 = store i32 %bitcast_ln290_20, i10 %output_features_addr_6

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2677" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.6.split:1 %br_ln288 = br void %new.latch.for.inc84.6.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2678" st_id="215" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc90.6.loopexit:0 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2679" st_id="216" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc90.6.loopexit:0 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2680" st_id="217" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc90.6.loopexit:0 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2681" st_id="218" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc90.6.loopexit:0 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2682" st_id="219" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc90.6.loopexit:0 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2683" st_id="220" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc90.6.loopexit:0 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2684" st_id="221" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc90.6.loopexit:0 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2685" st_id="222" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc90.6.loopexit:0 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_7, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="2686" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.6.loopexit:1 %br_ln273 = br void %for.inc48.7

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2687" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.7:0 %ic_13 = phi i11 %add_ln273_6, void %for.inc48.7.split, i11 0, void %for.inc90.6.loopexit

]]></Node>
<StgValue><ssdm name="ic_13"/></StgValue>
</operation>

<operation id="2688" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.7:1 %icmp_ln273_6 = icmp_eq  i11 %ic_13, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_6"/></StgValue>
</operation>

<operation id="2689" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.7:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2690" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.7:3 %add_ln273_6 = add i11 %ic_13, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_6"/></StgValue>
</operation>

<operation id="2691" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.7:4 %br_ln273 = br i1 %icmp_ln273_6, void %for.inc48.7.split, void %for.inc84.7.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2692" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.7.preheader:0 %br_ln287 = br void %for.inc84.7

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2693" st_id="224" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc48.7.split:2 %gmem_write_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_7

]]></Node>
<StgValue><ssdm name="gmem_write_addr_7_read"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2694" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.7.split:0 %zext_ln273_6 = zext i11 %ic_13

]]></Node>
<StgValue><ssdm name="zext_ln273_6"/></StgValue>
</operation>

<operation id="2695" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.7.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2696" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.7.split:3 %bitcast_ln276_6 = bitcast i32 %gmem_write_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_6"/></StgValue>
</operation>

<operation id="2697" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.7.split:4 %neighbor_features_addr_13 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_6

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_13"/></StgValue>
</operation>

<operation id="2698" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.7.split:5 %store_ln276 = store i32 %bitcast_ln276_6, i10 %neighbor_features_addr_13

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2699" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.7.split:6 %br_ln273 = br void %for.inc48.7

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2700" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.7:0 %indvar_flatten83 = phi i21 %add_ln287_34, void %new.latch.for.inc84.7.split, i21 0, void %for.inc84.7.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten83"/></StgValue>
</operation>

<operation id="2701" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.7:1 %oc_7 = phi i11 %select_ln287_15, void %new.latch.for.inc84.7.split, i11 0, void %for.inc84.7.preheader

]]></Node>
<StgValue><ssdm name="oc_7"/></StgValue>
</operation>

<operation id="2702" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.7:2 %ic_14 = phi i11 %add_ln288_7, void %new.latch.for.inc84.7.split, i11 0, void %for.inc84.7.preheader

]]></Node>
<StgValue><ssdm name="ic_14"/></StgValue>
</operation>

<operation id="2703" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.7:3 %add26_7 = phi i32 %add_7, void %new.latch.for.inc84.7.split, i32 <undef>, void %for.inc84.7.preheader

]]></Node>
<StgValue><ssdm name="add26_7"/></StgValue>
</operation>

<operation id="2704" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.7:4 %zext_ln287_34 = zext i21 %indvar_flatten83

]]></Node>
<StgValue><ssdm name="zext_ln287_34"/></StgValue>
</operation>

<operation id="2705" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.7:5 %icmp_ln287_7 = icmp_eq  i22 %zext_ln287_34, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_7"/></StgValue>
</operation>

<operation id="2706" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.7:6 %add_ln287_34 = add i21 %indvar_flatten83, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_34"/></StgValue>
</operation>

<operation id="2707" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.7:7 %br_ln287 = br i1 %icmp_ln287_7, void %for.cond69.for.inc87_crit_edge.7.split, void %for.inc90.7.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2708" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:0 %add_ln287_7 = add i11 %oc_7, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_7"/></StgValue>
</operation>

<operation id="2709" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:3 %icmp_ln288_14 = icmp_eq  i11 %ic_14, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_14"/></StgValue>
</operation>

<operation id="2710" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:4 %select_ln287_14 = select i1 %icmp_ln288_14, i11 0, i11 %ic_14

]]></Node>
<StgValue><ssdm name="select_ln287_14"/></StgValue>
</operation>

<operation id="2711" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:5 %select_ln287_15 = select i1 %icmp_ln288_14, i11 %add_ln287_7, i11 %oc_7

]]></Node>
<StgValue><ssdm name="select_ln287_15"/></StgValue>
</operation>

<operation id="2712" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:8 %zext_ln290_27 = zext i11 %select_ln287_15

]]></Node>
<StgValue><ssdm name="zext_ln290_27"/></StgValue>
</operation>

<operation id="2713" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.7.split:1 %zext_ln288_7 = zext i11 %select_ln287_14

]]></Node>
<StgValue><ssdm name="zext_ln288_7"/></StgValue>
</operation>

<operation id="2714" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.7.split:2 %tmp_66 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_14, i10 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2715" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="21">
<![CDATA[
for.inc84.7.split:3 %zext_ln290_28 = zext i21 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln290_28"/></StgValue>
</operation>

<operation id="2716" st_id="226" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.7.split:4 %add_ln290_10 = add i24 %zext_ln290_28, i24 7340032

]]></Node>
<StgValue><ssdm name="add_ln290_10"/></StgValue>
</operation>

<operation id="2717" st_id="226" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.7.split:5 %add_ln290_11 = add i24 %add_ln290_10, i24 %zext_ln290_27

]]></Node>
<StgValue><ssdm name="add_ln290_11"/></StgValue>
</operation>

<operation id="2718" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="24">
<![CDATA[
for.inc84.7.split:6 %zext_ln290_29 = zext i24 %add_ln290_11

]]></Node>
<StgValue><ssdm name="zext_ln290_29"/></StgValue>
</operation>

<operation id="2719" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.7.split:7 %layer_weights_12_addr_7 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_29

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_7"/></StgValue>
</operation>

<operation id="2720" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.7.split:9 %neighbor_features_addr_14 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_7

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_14"/></StgValue>
</operation>

<operation id="2721" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.7.split:10 %neighbor_features_load_7 = load i10 %neighbor_features_addr_14

]]></Node>
<StgValue><ssdm name="neighbor_features_load_7"/></StgValue>
</operation>

<operation id="2722" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.7.split:11 %layer_weights_12_load_7 = load i25 %layer_weights_12_addr_7

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_7"/></StgValue>
</operation>

<operation id="2723" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.7.split:0 %br_ln288 = br void %for.inc84.7

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2724" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.7.split:10 %neighbor_features_load_7 = load i10 %neighbor_features_addr_14

]]></Node>
<StgValue><ssdm name="neighbor_features_load_7"/></StgValue>
</operation>

<operation id="2725" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.7.split:11 %layer_weights_12_load_7 = load i25 %layer_weights_12_addr_7

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_7"/></StgValue>
</operation>

<operation id="2726" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.7.split:12 %bitcast_ln290_22 = bitcast i32 %layer_weights_12_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln290_22"/></StgValue>
</operation>

<operation id="2727" st_id="227" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.7.split:13 %mul_7 = fmul i32 %neighbor_features_load_7, i32 %bitcast_ln290_22

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2728" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:6 %first_iter_7 = icmp_eq  i11 %select_ln287_14, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_7"/></StgValue>
</operation>

<operation id="2729" st_id="228" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.7.split:13 %mul_7 = fmul i32 %neighbor_features_load_7, i32 %bitcast_ln290_22

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="2730" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.7.split:15 %add_ln288_7 = add i11 %select_ln287_14, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_7"/></StgValue>
</operation>

<operation id="2731" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.7.split:16 %icmp_ln288_15 = icmp_eq  i11 %add_ln288_7, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_15"/></StgValue>
</operation>

<operation id="2732" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.7.split:18 %br_ln288 = br i1 %icmp_ln288_15, void %new.latch.for.inc84.7.split, void %last.iter.for.inc84.7.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2733" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:7 %zext_ln287_7 = zext i11 %select_ln287_15

]]></Node>
<StgValue><ssdm name="zext_ln287_7"/></StgValue>
</operation>

<operation id="2734" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:9 %output_features_addr_7 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_7

]]></Node>
<StgValue><ssdm name="output_features_addr_7"/></StgValue>
</operation>

<operation id="2735" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:10 %output_features_load_7 = load i10 %output_features_addr_7

]]></Node>
<StgValue><ssdm name="output_features_load_7"/></StgValue>
</operation>

<operation id="2736" st_id="229" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.7.split:13 %mul_7 = fmul i32 %neighbor_features_load_7, i32 %bitcast_ln290_22

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2737" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:10 %output_features_load_7 = load i10 %output_features_addr_7

]]></Node>
<StgValue><ssdm name="output_features_load_7"/></StgValue>
</operation>

<operation id="2738" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
<literal name="first_iter_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.7:0 %bitcast_ln290_21 = bitcast i32 %output_features_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln290_21"/></StgValue>
</operation>

<operation id="2739" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
<literal name="first_iter_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.7:1 %br_ln288 = br void %for.inc84.7.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2740" st_id="230" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.7.split:13 %mul_7 = fmul i32 %neighbor_features_load_7, i32 %bitcast_ln290_22

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2741" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2742" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2743" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.7.split:11 %br_ln288 = br i1 %first_iter_7, void %for.inc84.7.split, void %for.first.iter.for.inc84.7

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2744" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.7.split:0 %bitcast_ln290_2116 = phi i32 %add26_7, void %for.cond69.for.inc87_crit_edge.7.split, i32 %bitcast_ln290_21, void %for.first.iter.for.inc84.7

]]></Node>
<StgValue><ssdm name="bitcast_ln290_2116"/></StgValue>
</operation>

<operation id="2745" st_id="231" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.7.split:14 %add_7 = fadd i32 %bitcast_ln290_2116, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2746" st_id="232" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.7.split:14 %add_7 = fadd i32 %bitcast_ln290_2116, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2747" st_id="233" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.7.split:14 %add_7 = fadd i32 %bitcast_ln290_2116, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2748" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.7.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2749" st_id="234" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.7.split:14 %add_7 = fadd i32 %bitcast_ln290_2116, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="2750" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.7.split:17 %bitcast_ln290_23 = bitcast i32 %add_7

]]></Node>
<StgValue><ssdm name="bitcast_ln290_23"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2751" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.7.split:0 %store_ln290 = store i32 %bitcast_ln290_23, i10 %output_features_addr_7

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2752" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.7.split:1 %br_ln288 = br void %new.latch.for.inc84.7.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2753" st_id="236" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc90.7.loopexit:0 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2754" st_id="237" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc90.7.loopexit:0 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2755" st_id="238" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc90.7.loopexit:0 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2756" st_id="239" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc90.7.loopexit:0 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2757" st_id="240" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc90.7.loopexit:0 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2758" st_id="241" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc90.7.loopexit:0 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2759" st_id="242" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc90.7.loopexit:0 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2760" st_id="243" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc90.7.loopexit:0 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_8, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="2761" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.7.loopexit:1 %br_ln273 = br void %for.inc48.8

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2762" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.8:0 %ic_15 = phi i11 %add_ln273_7, void %for.inc48.8.split, i11 0, void %for.inc90.7.loopexit

]]></Node>
<StgValue><ssdm name="ic_15"/></StgValue>
</operation>

<operation id="2763" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.8:1 %icmp_ln273_7 = icmp_eq  i11 %ic_15, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_7"/></StgValue>
</operation>

<operation id="2764" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.8:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2765" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.8:3 %add_ln273_7 = add i11 %ic_15, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_7"/></StgValue>
</operation>

<operation id="2766" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.8:4 %br_ln273 = br i1 %icmp_ln273_7, void %for.inc48.8.split, void %for.inc84.8.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2767" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.8.preheader:0 %br_ln287 = br void %for.inc84.8

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2768" st_id="245" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc48.8.split:2 %gmem_write_addr_8_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_8

]]></Node>
<StgValue><ssdm name="gmem_write_addr_8_read"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2769" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.8.split:0 %zext_ln273_7 = zext i11 %ic_15

]]></Node>
<StgValue><ssdm name="zext_ln273_7"/></StgValue>
</operation>

<operation id="2770" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.8.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2771" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.8.split:3 %bitcast_ln276_7 = bitcast i32 %gmem_write_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_7"/></StgValue>
</operation>

<operation id="2772" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.8.split:4 %neighbor_features_addr_15 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_7

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_15"/></StgValue>
</operation>

<operation id="2773" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.8.split:5 %store_ln276 = store i32 %bitcast_ln276_7, i10 %neighbor_features_addr_15

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2774" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.8.split:6 %br_ln273 = br void %for.inc48.8

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2775" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.8:0 %indvar_flatten90 = phi i21 %add_ln287_35, void %new.latch.for.inc84.8.split, i21 0, void %for.inc84.8.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten90"/></StgValue>
</operation>

<operation id="2776" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.8:1 %oc_8 = phi i11 %select_ln287_17, void %new.latch.for.inc84.8.split, i11 0, void %for.inc84.8.preheader

]]></Node>
<StgValue><ssdm name="oc_8"/></StgValue>
</operation>

<operation id="2777" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.8:2 %ic_16 = phi i11 %add_ln288_8, void %new.latch.for.inc84.8.split, i11 0, void %for.inc84.8.preheader

]]></Node>
<StgValue><ssdm name="ic_16"/></StgValue>
</operation>

<operation id="2778" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.8:3 %add26_8 = phi i32 %add_8, void %new.latch.for.inc84.8.split, i32 <undef>, void %for.inc84.8.preheader

]]></Node>
<StgValue><ssdm name="add26_8"/></StgValue>
</operation>

<operation id="2779" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.8:4 %zext_ln287_35 = zext i21 %indvar_flatten90

]]></Node>
<StgValue><ssdm name="zext_ln287_35"/></StgValue>
</operation>

<operation id="2780" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.8:5 %icmp_ln287_8 = icmp_eq  i22 %zext_ln287_35, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_8"/></StgValue>
</operation>

<operation id="2781" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.8:6 %add_ln287_35 = add i21 %indvar_flatten90, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_35"/></StgValue>
</operation>

<operation id="2782" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.8:7 %br_ln287 = br i1 %icmp_ln287_8, void %for.cond69.for.inc87_crit_edge.8.split, void %for.inc90.8.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2783" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:0 %add_ln287_8 = add i11 %oc_8, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_8"/></StgValue>
</operation>

<operation id="2784" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:3 %icmp_ln288_16 = icmp_eq  i11 %ic_16, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_16"/></StgValue>
</operation>

<operation id="2785" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:4 %select_ln287_16 = select i1 %icmp_ln288_16, i11 0, i11 %ic_16

]]></Node>
<StgValue><ssdm name="select_ln287_16"/></StgValue>
</operation>

<operation id="2786" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:5 %select_ln287_17 = select i1 %icmp_ln288_16, i11 %add_ln287_8, i11 %oc_8

]]></Node>
<StgValue><ssdm name="select_ln287_17"/></StgValue>
</operation>

<operation id="2787" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:8 %zext_ln290_30 = zext i11 %select_ln287_17

]]></Node>
<StgValue><ssdm name="zext_ln290_30"/></StgValue>
</operation>

<operation id="2788" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.8.split:1 %zext_ln288_8 = zext i11 %select_ln287_16

]]></Node>
<StgValue><ssdm name="zext_ln288_8"/></StgValue>
</operation>

<operation id="2789" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="13" op_0_bw="11">
<![CDATA[
for.inc84.8.split:2 %zext_ln290_6 = zext i11 %select_ln287_16

]]></Node>
<StgValue><ssdm name="zext_ln290_6"/></StgValue>
</operation>

<operation id="2790" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="13" op_3_bw="10">
<![CDATA[
for.inc84.8.split:3 %tmp_93_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i13.i10, i1 1, i13 %zext_ln290_6, i10 0

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="2791" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.8.split:4 %zext_ln290_31 = zext i24 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="zext_ln290_31"/></StgValue>
</operation>

<operation id="2792" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.8.split:5 %add_ln290_12 = add i25 %zext_ln290_31, i25 %zext_ln290_30

]]></Node>
<StgValue><ssdm name="add_ln290_12"/></StgValue>
</operation>

<operation id="2793" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.8.split:6 %zext_ln290_32 = zext i25 %add_ln290_12

]]></Node>
<StgValue><ssdm name="zext_ln290_32"/></StgValue>
</operation>

<operation id="2794" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.8.split:7 %layer_weights_12_addr_8 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_32

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_8"/></StgValue>
</operation>

<operation id="2795" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.8.split:9 %neighbor_features_addr_16 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_8

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_16"/></StgValue>
</operation>

<operation id="2796" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.8.split:10 %neighbor_features_load_8 = load i10 %neighbor_features_addr_16

]]></Node>
<StgValue><ssdm name="neighbor_features_load_8"/></StgValue>
</operation>

<operation id="2797" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.8.split:11 %layer_weights_12_load_8 = load i25 %layer_weights_12_addr_8

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_8"/></StgValue>
</operation>

<operation id="2798" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.8.split:0 %br_ln288 = br void %for.inc84.8

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2799" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.8.split:10 %neighbor_features_load_8 = load i10 %neighbor_features_addr_16

]]></Node>
<StgValue><ssdm name="neighbor_features_load_8"/></StgValue>
</operation>

<operation id="2800" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.8.split:11 %layer_weights_12_load_8 = load i25 %layer_weights_12_addr_8

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_8"/></StgValue>
</operation>

<operation id="2801" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.8.split:12 %bitcast_ln290_25 = bitcast i32 %layer_weights_12_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln290_25"/></StgValue>
</operation>

<operation id="2802" st_id="248" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.8.split:13 %mul_8 = fmul i32 %neighbor_features_load_8, i32 %bitcast_ln290_25

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2803" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:6 %first_iter_8 = icmp_eq  i11 %select_ln287_16, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_8"/></StgValue>
</operation>

<operation id="2804" st_id="249" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.8.split:13 %mul_8 = fmul i32 %neighbor_features_load_8, i32 %bitcast_ln290_25

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="2805" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.8.split:15 %add_ln288_8 = add i11 %select_ln287_16, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_8"/></StgValue>
</operation>

<operation id="2806" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.8.split:16 %icmp_ln288_17 = icmp_eq  i11 %add_ln288_8, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_17"/></StgValue>
</operation>

<operation id="2807" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.8.split:18 %br_ln288 = br i1 %icmp_ln288_17, void %new.latch.for.inc84.8.split, void %last.iter.for.inc84.8.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2808" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:7 %zext_ln287_8 = zext i11 %select_ln287_17

]]></Node>
<StgValue><ssdm name="zext_ln287_8"/></StgValue>
</operation>

<operation id="2809" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:9 %output_features_addr_8 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_8

]]></Node>
<StgValue><ssdm name="output_features_addr_8"/></StgValue>
</operation>

<operation id="2810" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:10 %output_features_load_8 = load i10 %output_features_addr_8

]]></Node>
<StgValue><ssdm name="output_features_load_8"/></StgValue>
</operation>

<operation id="2811" st_id="250" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.8.split:13 %mul_8 = fmul i32 %neighbor_features_load_8, i32 %bitcast_ln290_25

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2812" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:10 %output_features_load_8 = load i10 %output_features_addr_8

]]></Node>
<StgValue><ssdm name="output_features_load_8"/></StgValue>
</operation>

<operation id="2813" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
<literal name="first_iter_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.8:0 %bitcast_ln290_24 = bitcast i32 %output_features_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln290_24"/></StgValue>
</operation>

<operation id="2814" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
<literal name="first_iter_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.8:1 %br_ln288 = br void %for.inc84.8.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2815" st_id="251" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.8.split:13 %mul_8 = fmul i32 %neighbor_features_load_8, i32 %bitcast_ln290_25

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2816" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2817" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2818" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.8.split:11 %br_ln288 = br i1 %first_iter_8, void %for.inc84.8.split, void %for.first.iter.for.inc84.8

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2819" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.8.split:0 %bitcast_ln290_2417 = phi i32 %add26_8, void %for.cond69.for.inc87_crit_edge.8.split, i32 %bitcast_ln290_24, void %for.first.iter.for.inc84.8

]]></Node>
<StgValue><ssdm name="bitcast_ln290_2417"/></StgValue>
</operation>

<operation id="2820" st_id="252" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.8.split:14 %add_8 = fadd i32 %bitcast_ln290_2417, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2821" st_id="253" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.8.split:14 %add_8 = fadd i32 %bitcast_ln290_2417, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2822" st_id="254" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.8.split:14 %add_8 = fadd i32 %bitcast_ln290_2417, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2823" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.8.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2824" st_id="255" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.8.split:14 %add_8 = fadd i32 %bitcast_ln290_2417, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="2825" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.8.split:17 %bitcast_ln290_26 = bitcast i32 %add_8

]]></Node>
<StgValue><ssdm name="bitcast_ln290_26"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2826" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.8.split:0 %store_ln290 = store i32 %bitcast_ln290_26, i10 %output_features_addr_8

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2827" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.8.split:1 %br_ln288 = br void %new.latch.for.inc84.8.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2828" st_id="257" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc90.8.loopexit:0 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2829" st_id="258" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc90.8.loopexit:0 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2830" st_id="259" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc90.8.loopexit:0 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2831" st_id="260" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc90.8.loopexit:0 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2832" st_id="261" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc90.8.loopexit:0 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2833" st_id="262" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc90.8.loopexit:0 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2834" st_id="263" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc90.8.loopexit:0 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2835" st_id="264" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc90.8.loopexit:0 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_9, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="2836" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.8.loopexit:1 %br_ln273 = br void %for.inc48.9

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2837" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.9:0 %ic_17 = phi i11 %add_ln273_8, void %for.inc48.9.split, i11 0, void %for.inc90.8.loopexit

]]></Node>
<StgValue><ssdm name="ic_17"/></StgValue>
</operation>

<operation id="2838" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.9:1 %icmp_ln273_8 = icmp_eq  i11 %ic_17, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_8"/></StgValue>
</operation>

<operation id="2839" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.9:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2840" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.9:3 %add_ln273_8 = add i11 %ic_17, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_8"/></StgValue>
</operation>

<operation id="2841" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.9:4 %br_ln273 = br i1 %icmp_ln273_8, void %for.inc48.9.split, void %for.inc84.9.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2842" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.9.preheader:0 %br_ln287 = br void %for.inc84.9

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2843" st_id="266" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc48.9.split:2 %gmem_write_addr_9_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_9

]]></Node>
<StgValue><ssdm name="gmem_write_addr_9_read"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2844" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.9.split:0 %zext_ln273_8 = zext i11 %ic_17

]]></Node>
<StgValue><ssdm name="zext_ln273_8"/></StgValue>
</operation>

<operation id="2845" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.9.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2846" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.9.split:3 %bitcast_ln276_8 = bitcast i32 %gmem_write_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_8"/></StgValue>
</operation>

<operation id="2847" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.9.split:4 %neighbor_features_addr_17 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_8

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_17"/></StgValue>
</operation>

<operation id="2848" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.9.split:5 %store_ln276 = store i32 %bitcast_ln276_8, i10 %neighbor_features_addr_17

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2849" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.9.split:6 %br_ln273 = br void %for.inc48.9

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2850" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.9:0 %indvar_flatten97 = phi i21 %add_ln287_36, void %new.latch.for.inc84.9.split, i21 0, void %for.inc84.9.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten97"/></StgValue>
</operation>

<operation id="2851" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.9:1 %oc_9 = phi i11 %select_ln287_19, void %new.latch.for.inc84.9.split, i11 0, void %for.inc84.9.preheader

]]></Node>
<StgValue><ssdm name="oc_9"/></StgValue>
</operation>

<operation id="2852" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.9:2 %ic_18 = phi i11 %add_ln288_9, void %new.latch.for.inc84.9.split, i11 0, void %for.inc84.9.preheader

]]></Node>
<StgValue><ssdm name="ic_18"/></StgValue>
</operation>

<operation id="2853" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.9:3 %add26_9 = phi i32 %add_9, void %new.latch.for.inc84.9.split, i32 <undef>, void %for.inc84.9.preheader

]]></Node>
<StgValue><ssdm name="add26_9"/></StgValue>
</operation>

<operation id="2854" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.9:4 %zext_ln287_36 = zext i21 %indvar_flatten97

]]></Node>
<StgValue><ssdm name="zext_ln287_36"/></StgValue>
</operation>

<operation id="2855" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.9:5 %icmp_ln287_9 = icmp_eq  i22 %zext_ln287_36, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_9"/></StgValue>
</operation>

<operation id="2856" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.9:6 %add_ln287_36 = add i21 %indvar_flatten97, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_36"/></StgValue>
</operation>

<operation id="2857" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.9:7 %br_ln287 = br i1 %icmp_ln287_9, void %for.cond69.for.inc87_crit_edge.9.split, void %for.inc90.9.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2858" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:0 %add_ln287_9 = add i11 %oc_9, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_9"/></StgValue>
</operation>

<operation id="2859" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:3 %icmp_ln288_18 = icmp_eq  i11 %ic_18, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_18"/></StgValue>
</operation>

<operation id="2860" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:4 %select_ln287_18 = select i1 %icmp_ln288_18, i11 0, i11 %ic_18

]]></Node>
<StgValue><ssdm name="select_ln287_18"/></StgValue>
</operation>

<operation id="2861" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:5 %select_ln287_19 = select i1 %icmp_ln288_18, i11 %add_ln287_9, i11 %oc_9

]]></Node>
<StgValue><ssdm name="select_ln287_19"/></StgValue>
</operation>

<operation id="2862" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="24" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:8 %zext_ln290_33 = zext i11 %select_ln287_19

]]></Node>
<StgValue><ssdm name="zext_ln290_33"/></StgValue>
</operation>

<operation id="2863" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.9.split:1 %zext_ln288_9 = zext i11 %select_ln287_18

]]></Node>
<StgValue><ssdm name="zext_ln288_9"/></StgValue>
</operation>

<operation id="2864" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.9.split:2 %tmp_67 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_18, i10 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2865" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="21">
<![CDATA[
for.inc84.9.split:3 %zext_ln290_34 = zext i21 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln290_34"/></StgValue>
</operation>

<operation id="2866" st_id="268" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.9.split:4 %add_ln290_13 = add i24 %zext_ln290_34, i24 9437184

]]></Node>
<StgValue><ssdm name="add_ln290_13"/></StgValue>
</operation>

<operation id="2867" st_id="268" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.9.split:5 %add_ln290_14 = add i24 %add_ln290_13, i24 %zext_ln290_33

]]></Node>
<StgValue><ssdm name="add_ln290_14"/></StgValue>
</operation>

<operation id="2868" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="24">
<![CDATA[
for.inc84.9.split:6 %zext_ln290_35 = zext i24 %add_ln290_14

]]></Node>
<StgValue><ssdm name="zext_ln290_35"/></StgValue>
</operation>

<operation id="2869" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.9.split:7 %layer_weights_12_addr_9 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_35

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_9"/></StgValue>
</operation>

<operation id="2870" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.9.split:9 %neighbor_features_addr_18 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_9

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_18"/></StgValue>
</operation>

<operation id="2871" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.9.split:10 %neighbor_features_load_9 = load i10 %neighbor_features_addr_18

]]></Node>
<StgValue><ssdm name="neighbor_features_load_9"/></StgValue>
</operation>

<operation id="2872" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.9.split:11 %layer_weights_12_load_9 = load i25 %layer_weights_12_addr_9

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_9"/></StgValue>
</operation>

<operation id="2873" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.9.split:0 %br_ln288 = br void %for.inc84.9

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2874" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.9.split:10 %neighbor_features_load_9 = load i10 %neighbor_features_addr_18

]]></Node>
<StgValue><ssdm name="neighbor_features_load_9"/></StgValue>
</operation>

<operation id="2875" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.9.split:11 %layer_weights_12_load_9 = load i25 %layer_weights_12_addr_9

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_9"/></StgValue>
</operation>

<operation id="2876" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.9.split:12 %bitcast_ln290_28 = bitcast i32 %layer_weights_12_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln290_28"/></StgValue>
</operation>

<operation id="2877" st_id="269" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.9.split:13 %mul_9 = fmul i32 %neighbor_features_load_9, i32 %bitcast_ln290_28

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2878" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:6 %first_iter_9 = icmp_eq  i11 %select_ln287_18, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_9"/></StgValue>
</operation>

<operation id="2879" st_id="270" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.9.split:13 %mul_9 = fmul i32 %neighbor_features_load_9, i32 %bitcast_ln290_28

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="2880" st_id="270" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.9.split:15 %add_ln288_9 = add i11 %select_ln287_18, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_9"/></StgValue>
</operation>

<operation id="2881" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.9.split:16 %icmp_ln288_19 = icmp_eq  i11 %add_ln288_9, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_19"/></StgValue>
</operation>

<operation id="2882" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.9.split:18 %br_ln288 = br i1 %icmp_ln288_19, void %new.latch.for.inc84.9.split, void %last.iter.for.inc84.9.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2883" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:7 %zext_ln287_9 = zext i11 %select_ln287_19

]]></Node>
<StgValue><ssdm name="zext_ln287_9"/></StgValue>
</operation>

<operation id="2884" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:9 %output_features_addr_9 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_9

]]></Node>
<StgValue><ssdm name="output_features_addr_9"/></StgValue>
</operation>

<operation id="2885" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:10 %output_features_load_9 = load i10 %output_features_addr_9

]]></Node>
<StgValue><ssdm name="output_features_load_9"/></StgValue>
</operation>

<operation id="2886" st_id="271" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.9.split:13 %mul_9 = fmul i32 %neighbor_features_load_9, i32 %bitcast_ln290_28

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2887" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:10 %output_features_load_9 = load i10 %output_features_addr_9

]]></Node>
<StgValue><ssdm name="output_features_load_9"/></StgValue>
</operation>

<operation id="2888" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
<literal name="first_iter_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.9:0 %bitcast_ln290_27 = bitcast i32 %output_features_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln290_27"/></StgValue>
</operation>

<operation id="2889" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
<literal name="first_iter_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.9:1 %br_ln288 = br void %for.inc84.9.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2890" st_id="272" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.9.split:13 %mul_9 = fmul i32 %neighbor_features_load_9, i32 %bitcast_ln290_28

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2891" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2892" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2893" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.9.split:11 %br_ln288 = br i1 %first_iter_9, void %for.inc84.9.split, void %for.first.iter.for.inc84.9

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2894" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.9.split:0 %bitcast_ln290_2718 = phi i32 %add26_9, void %for.cond69.for.inc87_crit_edge.9.split, i32 %bitcast_ln290_27, void %for.first.iter.for.inc84.9

]]></Node>
<StgValue><ssdm name="bitcast_ln290_2718"/></StgValue>
</operation>

<operation id="2895" st_id="273" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.9.split:14 %add_9 = fadd i32 %bitcast_ln290_2718, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2896" st_id="274" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.9.split:14 %add_9 = fadd i32 %bitcast_ln290_2718, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2897" st_id="275" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.9.split:14 %add_9 = fadd i32 %bitcast_ln290_2718, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2898" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.9.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2899" st_id="276" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.9.split:14 %add_9 = fadd i32 %bitcast_ln290_2718, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="2900" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.9.split:17 %bitcast_ln290_29 = bitcast i32 %add_9

]]></Node>
<StgValue><ssdm name="bitcast_ln290_29"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2901" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.9.split:0 %store_ln290 = store i32 %bitcast_ln290_29, i10 %output_features_addr_9

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2902" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.9.split:1 %br_ln288 = br void %new.latch.for.inc84.9.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2903" st_id="278" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc90.9.loopexit:0 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2904" st_id="279" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc90.9.loopexit:0 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2905" st_id="280" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc90.9.loopexit:0 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2906" st_id="281" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc90.9.loopexit:0 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2907" st_id="282" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc90.9.loopexit:0 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2908" st_id="283" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc90.9.loopexit:0 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2909" st_id="284" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc90.9.loopexit:0 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2910" st_id="285" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc90.9.loopexit:0 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_10, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="2911" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.9.loopexit:1 %br_ln273 = br void %for.inc48.10

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2912" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.10:0 %ic_19 = phi i11 %add_ln273_9, void %for.inc48.10.split, i11 0, void %for.inc90.9.loopexit

]]></Node>
<StgValue><ssdm name="ic_19"/></StgValue>
</operation>

<operation id="2913" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.10:1 %icmp_ln273_9 = icmp_eq  i11 %ic_19, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_9"/></StgValue>
</operation>

<operation id="2914" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2915" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.10:3 %add_ln273_9 = add i11 %ic_19, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_9"/></StgValue>
</operation>

<operation id="2916" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.10:4 %br_ln273 = br i1 %icmp_ln273_9, void %for.inc48.10.split, void %for.inc84.10.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2917" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.10.preheader:0 %br_ln287 = br void %for.inc84.10

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2918" st_id="287" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc48.10.split:2 %gmem_write_addr_10_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_10

]]></Node>
<StgValue><ssdm name="gmem_write_addr_10_read"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2919" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.10.split:0 %zext_ln273_9 = zext i11 %ic_19

]]></Node>
<StgValue><ssdm name="zext_ln273_9"/></StgValue>
</operation>

<operation id="2920" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.10.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2921" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.10.split:3 %bitcast_ln276_9 = bitcast i32 %gmem_write_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_9"/></StgValue>
</operation>

<operation id="2922" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.10.split:4 %neighbor_features_addr_19 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_9

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_19"/></StgValue>
</operation>

<operation id="2923" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.10.split:5 %store_ln276 = store i32 %bitcast_ln276_9, i10 %neighbor_features_addr_19

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2924" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.10.split:6 %br_ln273 = br void %for.inc48.10

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2925" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.10:0 %indvar_flatten104 = phi i21 %add_ln287_37, void %new.latch.for.inc84.10.split, i21 0, void %for.inc84.10.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten104"/></StgValue>
</operation>

<operation id="2926" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.10:1 %oc_10 = phi i11 %select_ln287_21, void %new.latch.for.inc84.10.split, i11 0, void %for.inc84.10.preheader

]]></Node>
<StgValue><ssdm name="oc_10"/></StgValue>
</operation>

<operation id="2927" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.10:2 %ic_20 = phi i11 %add_ln288_10, void %new.latch.for.inc84.10.split, i11 0, void %for.inc84.10.preheader

]]></Node>
<StgValue><ssdm name="ic_20"/></StgValue>
</operation>

<operation id="2928" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.10:3 %add26_10 = phi i32 %add_s, void %new.latch.for.inc84.10.split, i32 <undef>, void %for.inc84.10.preheader

]]></Node>
<StgValue><ssdm name="add26_10"/></StgValue>
</operation>

<operation id="2929" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.10:4 %zext_ln287_37 = zext i21 %indvar_flatten104

]]></Node>
<StgValue><ssdm name="zext_ln287_37"/></StgValue>
</operation>

<operation id="2930" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.10:5 %icmp_ln287_10 = icmp_eq  i22 %zext_ln287_37, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_10"/></StgValue>
</operation>

<operation id="2931" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.10:6 %add_ln287_37 = add i21 %indvar_flatten104, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_37"/></StgValue>
</operation>

<operation id="2932" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.10:7 %br_ln287 = br i1 %icmp_ln287_10, void %for.cond69.for.inc87_crit_edge.10.split, void %for.inc90.10.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="2933" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:0 %add_ln287_10 = add i11 %oc_10, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_10"/></StgValue>
</operation>

<operation id="2934" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:3 %icmp_ln288_20 = icmp_eq  i11 %ic_20, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_20"/></StgValue>
</operation>

<operation id="2935" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:4 %select_ln287_20 = select i1 %icmp_ln288_20, i11 0, i11 %ic_20

]]></Node>
<StgValue><ssdm name="select_ln287_20"/></StgValue>
</operation>

<operation id="2936" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:5 %select_ln287_21 = select i1 %icmp_ln288_20, i11 %add_ln287_10, i11 %oc_10

]]></Node>
<StgValue><ssdm name="select_ln287_21"/></StgValue>
</operation>

<operation id="2937" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:8 %zext_ln290_36 = zext i11 %select_ln287_21

]]></Node>
<StgValue><ssdm name="zext_ln290_36"/></StgValue>
</operation>

<operation id="2938" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.10.split:1 %zext_ln288_10 = zext i11 %select_ln287_20

]]></Node>
<StgValue><ssdm name="zext_ln288_10"/></StgValue>
</operation>

<operation id="2939" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="11" op_3_bw="10">
<![CDATA[
for.inc84.10.split:2 %tmp_95_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i3.i11.i10, i3 5, i11 %select_ln287_20, i10 0

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="2940" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.10.split:3 %zext_ln290_37 = zext i24 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="zext_ln290_37"/></StgValue>
</operation>

<operation id="2941" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.10.split:4 %add_ln290_15 = add i25 %zext_ln290_37, i25 %zext_ln290_36

]]></Node>
<StgValue><ssdm name="add_ln290_15"/></StgValue>
</operation>

<operation id="2942" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.10.split:5 %zext_ln290_38 = zext i25 %add_ln290_15

]]></Node>
<StgValue><ssdm name="zext_ln290_38"/></StgValue>
</operation>

<operation id="2943" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.10.split:6 %layer_weights_12_addr_10 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_38

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_10"/></StgValue>
</operation>

<operation id="2944" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.10.split:8 %neighbor_features_addr_20 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_10

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_20"/></StgValue>
</operation>

<operation id="2945" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.10.split:9 %neighbor_features_load_10 = load i10 %neighbor_features_addr_20

]]></Node>
<StgValue><ssdm name="neighbor_features_load_10"/></StgValue>
</operation>

<operation id="2946" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.10.split:10 %layer_weights_12_load_10 = load i25 %layer_weights_12_addr_10

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_10"/></StgValue>
</operation>

<operation id="2947" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.10.split:0 %br_ln288 = br void %for.inc84.10

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2948" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.10.split:9 %neighbor_features_load_10 = load i10 %neighbor_features_addr_20

]]></Node>
<StgValue><ssdm name="neighbor_features_load_10"/></StgValue>
</operation>

<operation id="2949" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.10.split:10 %layer_weights_12_load_10 = load i25 %layer_weights_12_addr_10

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_10"/></StgValue>
</operation>

<operation id="2950" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.10.split:11 %bitcast_ln290_31 = bitcast i32 %layer_weights_12_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln290_31"/></StgValue>
</operation>

<operation id="2951" st_id="290" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.10.split:12 %mul_s = fmul i32 %neighbor_features_load_10, i32 %bitcast_ln290_31

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2952" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:6 %first_iter_10 = icmp_eq  i11 %select_ln287_20, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_10"/></StgValue>
</operation>

<operation id="2953" st_id="291" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.10.split:12 %mul_s = fmul i32 %neighbor_features_load_10, i32 %bitcast_ln290_31

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="2954" st_id="291" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.10.split:14 %add_ln288_10 = add i11 %select_ln287_20, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_10"/></StgValue>
</operation>

<operation id="2955" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.10.split:15 %icmp_ln288_21 = icmp_eq  i11 %add_ln288_10, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_21"/></StgValue>
</operation>

<operation id="2956" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.10.split:17 %br_ln288 = br i1 %icmp_ln288_21, void %new.latch.for.inc84.10.split, void %last.iter.for.inc84.10.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2957" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:7 %zext_ln287_10 = zext i11 %select_ln287_21

]]></Node>
<StgValue><ssdm name="zext_ln287_10"/></StgValue>
</operation>

<operation id="2958" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:9 %output_features_addr_10 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_10

]]></Node>
<StgValue><ssdm name="output_features_addr_10"/></StgValue>
</operation>

<operation id="2959" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:10 %output_features_load_10 = load i10 %output_features_addr_10

]]></Node>
<StgValue><ssdm name="output_features_load_10"/></StgValue>
</operation>

<operation id="2960" st_id="292" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.10.split:12 %mul_s = fmul i32 %neighbor_features_load_10, i32 %bitcast_ln290_31

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2961" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:10 %output_features_load_10 = load i10 %output_features_addr_10

]]></Node>
<StgValue><ssdm name="output_features_load_10"/></StgValue>
</operation>

<operation id="2962" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
<literal name="first_iter_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.10:0 %bitcast_ln290_30 = bitcast i32 %output_features_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln290_30"/></StgValue>
</operation>

<operation id="2963" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
<literal name="first_iter_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.10:1 %br_ln288 = br void %for.inc84.10.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2964" st_id="293" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.10.split:12 %mul_s = fmul i32 %neighbor_features_load_10, i32 %bitcast_ln290_31

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2965" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2966" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2967" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.10.split:11 %br_ln288 = br i1 %first_iter_10, void %for.inc84.10.split, void %for.first.iter.for.inc84.10

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="2968" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.10.split:0 %bitcast_ln290_3019 = phi i32 %add26_10, void %for.cond69.for.inc87_crit_edge.10.split, i32 %bitcast_ln290_30, void %for.first.iter.for.inc84.10

]]></Node>
<StgValue><ssdm name="bitcast_ln290_3019"/></StgValue>
</operation>

<operation id="2969" st_id="294" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.10.split:13 %add_s = fadd i32 %bitcast_ln290_3019, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2970" st_id="295" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.10.split:13 %add_s = fadd i32 %bitcast_ln290_3019, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2971" st_id="296" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.10.split:13 %add_s = fadd i32 %bitcast_ln290_3019, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2972" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.10.split:7 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="2973" st_id="297" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.10.split:13 %add_s = fadd i32 %bitcast_ln290_3019, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="2974" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.10.split:16 %bitcast_ln290_32 = bitcast i32 %add_s

]]></Node>
<StgValue><ssdm name="bitcast_ln290_32"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2975" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.10.split:0 %store_ln290 = store i32 %bitcast_ln290_32, i10 %output_features_addr_10

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="2976" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.10.split:1 %br_ln288 = br void %new.latch.for.inc84.10.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2977" st_id="299" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc90.10.loopexit:0 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2978" st_id="300" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc90.10.loopexit:0 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2979" st_id="301" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc90.10.loopexit:0 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2980" st_id="302" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc90.10.loopexit:0 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2981" st_id="303" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc90.10.loopexit:0 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2982" st_id="304" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc90.10.loopexit:0 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2983" st_id="305" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc90.10.loopexit:0 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2984" st_id="306" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc90.10.loopexit:0 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_11, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="2985" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.10.loopexit:1 %br_ln273 = br void %for.inc48.11

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2986" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.11:0 %ic_21 = phi i11 %add_ln273_10, void %for.inc48.11.split, i11 0, void %for.inc90.10.loopexit

]]></Node>
<StgValue><ssdm name="ic_21"/></StgValue>
</operation>

<operation id="2987" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.11:1 %icmp_ln273_10 = icmp_eq  i11 %ic_21, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_10"/></StgValue>
</operation>

<operation id="2988" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.11:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2989" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.11:3 %add_ln273_10 = add i11 %ic_21, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_10"/></StgValue>
</operation>

<operation id="2990" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.11:4 %br_ln273 = br i1 %icmp_ln273_10, void %for.inc48.11.split, void %for.inc84.11.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="2991" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.11.preheader:0 %br_ln287 = br void %for.inc84.11

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2992" st_id="308" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc48.11.split:2 %gmem_write_addr_11_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_11

]]></Node>
<StgValue><ssdm name="gmem_write_addr_11_read"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2993" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.11.split:0 %zext_ln273_10 = zext i11 %ic_21

]]></Node>
<StgValue><ssdm name="zext_ln273_10"/></StgValue>
</operation>

<operation id="2994" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.11.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="2995" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.11.split:3 %bitcast_ln276_10 = bitcast i32 %gmem_write_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_10"/></StgValue>
</operation>

<operation id="2996" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.11.split:4 %neighbor_features_addr_21 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_10

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_21"/></StgValue>
</operation>

<operation id="2997" st_id="309" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.11.split:5 %store_ln276 = store i32 %bitcast_ln276_10, i10 %neighbor_features_addr_21

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="2998" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.11.split:6 %br_ln273 = br void %for.inc48.11

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2999" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.11:0 %indvar_flatten111 = phi i21 %add_ln287_38, void %new.latch.for.inc84.11.split, i21 0, void %for.inc84.11.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten111"/></StgValue>
</operation>

<operation id="3000" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.11:1 %oc_11 = phi i11 %select_ln287_23, void %new.latch.for.inc84.11.split, i11 0, void %for.inc84.11.preheader

]]></Node>
<StgValue><ssdm name="oc_11"/></StgValue>
</operation>

<operation id="3001" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.11:2 %ic_22 = phi i11 %add_ln288_11, void %new.latch.for.inc84.11.split, i11 0, void %for.inc84.11.preheader

]]></Node>
<StgValue><ssdm name="ic_22"/></StgValue>
</operation>

<operation id="3002" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.11:3 %add26_11 = phi i32 %add_10, void %new.latch.for.inc84.11.split, i32 <undef>, void %for.inc84.11.preheader

]]></Node>
<StgValue><ssdm name="add26_11"/></StgValue>
</operation>

<operation id="3003" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.11:4 %zext_ln287_38 = zext i21 %indvar_flatten111

]]></Node>
<StgValue><ssdm name="zext_ln287_38"/></StgValue>
</operation>

<operation id="3004" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.11:5 %icmp_ln287_11 = icmp_eq  i22 %zext_ln287_38, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_11"/></StgValue>
</operation>

<operation id="3005" st_id="310" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.11:6 %add_ln287_38 = add i21 %indvar_flatten111, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_38"/></StgValue>
</operation>

<operation id="3006" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.11:7 %br_ln287 = br i1 %icmp_ln287_11, void %for.cond69.for.inc87_crit_edge.11.split, void %for.inc90.11.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3007" st_id="310" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:0 %add_ln287_11 = add i11 %oc_11, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_11"/></StgValue>
</operation>

<operation id="3008" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:3 %icmp_ln288_22 = icmp_eq  i11 %ic_22, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_22"/></StgValue>
</operation>

<operation id="3009" st_id="310" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:4 %select_ln287_22 = select i1 %icmp_ln288_22, i11 0, i11 %ic_22

]]></Node>
<StgValue><ssdm name="select_ln287_22"/></StgValue>
</operation>

<operation id="3010" st_id="310" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:5 %select_ln287_23 = select i1 %icmp_ln288_22, i11 %add_ln287_11, i11 %oc_11

]]></Node>
<StgValue><ssdm name="select_ln287_23"/></StgValue>
</operation>

<operation id="3011" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="24" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:8 %zext_ln290_39 = zext i11 %select_ln287_23

]]></Node>
<StgValue><ssdm name="zext_ln290_39"/></StgValue>
</operation>

<operation id="3012" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.11.split:1 %zext_ln288_11 = zext i11 %select_ln287_22

]]></Node>
<StgValue><ssdm name="zext_ln288_11"/></StgValue>
</operation>

<operation id="3013" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.11.split:2 %tmp_68 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_22, i10 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="3014" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="24" op_0_bw="21">
<![CDATA[
for.inc84.11.split:3 %zext_ln290_40 = zext i21 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln290_40"/></StgValue>
</operation>

<operation id="3015" st_id="310" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.11.split:4 %add_ln290_16 = add i24 %zext_ln290_40, i24 11534336

]]></Node>
<StgValue><ssdm name="add_ln290_16"/></StgValue>
</operation>

<operation id="3016" st_id="310" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.11.split:5 %add_ln290_17 = add i24 %add_ln290_16, i24 %zext_ln290_39

]]></Node>
<StgValue><ssdm name="add_ln290_17"/></StgValue>
</operation>

<operation id="3017" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="24">
<![CDATA[
for.inc84.11.split:6 %zext_ln290_41 = zext i24 %add_ln290_17

]]></Node>
<StgValue><ssdm name="zext_ln290_41"/></StgValue>
</operation>

<operation id="3018" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.11.split:7 %layer_weights_12_addr_11 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_41

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_11"/></StgValue>
</operation>

<operation id="3019" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.11.split:9 %neighbor_features_addr_22 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_11

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_22"/></StgValue>
</operation>

<operation id="3020" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.11.split:10 %neighbor_features_load_11 = load i10 %neighbor_features_addr_22

]]></Node>
<StgValue><ssdm name="neighbor_features_load_11"/></StgValue>
</operation>

<operation id="3021" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.11.split:11 %layer_weights_12_load_11 = load i25 %layer_weights_12_addr_11

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_11"/></StgValue>
</operation>

<operation id="3022" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.11.split:0 %br_ln288 = br void %for.inc84.11

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="3023" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.11.split:10 %neighbor_features_load_11 = load i10 %neighbor_features_addr_22

]]></Node>
<StgValue><ssdm name="neighbor_features_load_11"/></StgValue>
</operation>

<operation id="3024" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.11.split:11 %layer_weights_12_load_11 = load i25 %layer_weights_12_addr_11

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_11"/></StgValue>
</operation>

<operation id="3025" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.11.split:12 %bitcast_ln290_34 = bitcast i32 %layer_weights_12_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln290_34"/></StgValue>
</operation>

<operation id="3026" st_id="311" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.11.split:13 %mul_10 = fmul i32 %neighbor_features_load_11, i32 %bitcast_ln290_34

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="3027" st_id="312" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:6 %first_iter_11 = icmp_eq  i11 %select_ln287_22, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_11"/></StgValue>
</operation>

<operation id="3028" st_id="312" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.11.split:13 %mul_10 = fmul i32 %neighbor_features_load_11, i32 %bitcast_ln290_34

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="3029" st_id="312" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.11.split:15 %add_ln288_11 = add i11 %select_ln287_22, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_11"/></StgValue>
</operation>

<operation id="3030" st_id="312" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.11.split:16 %icmp_ln288_23 = icmp_eq  i11 %add_ln288_11, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_23"/></StgValue>
</operation>

<operation id="3031" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.11.split:18 %br_ln288 = br i1 %icmp_ln288_23, void %new.latch.for.inc84.11.split, void %last.iter.for.inc84.11.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="3032" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:7 %zext_ln287_11 = zext i11 %select_ln287_23

]]></Node>
<StgValue><ssdm name="zext_ln287_11"/></StgValue>
</operation>

<operation id="3033" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:9 %output_features_addr_11 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_11

]]></Node>
<StgValue><ssdm name="output_features_addr_11"/></StgValue>
</operation>

<operation id="3034" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:10 %output_features_load_11 = load i10 %output_features_addr_11

]]></Node>
<StgValue><ssdm name="output_features_load_11"/></StgValue>
</operation>

<operation id="3035" st_id="313" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.11.split:13 %mul_10 = fmul i32 %neighbor_features_load_11, i32 %bitcast_ln290_34

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="3036" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:10 %output_features_load_11 = load i10 %output_features_addr_11

]]></Node>
<StgValue><ssdm name="output_features_load_11"/></StgValue>
</operation>

<operation id="3037" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
<literal name="first_iter_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.11:0 %bitcast_ln290_33 = bitcast i32 %output_features_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln290_33"/></StgValue>
</operation>

<operation id="3038" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
<literal name="first_iter_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.11:1 %br_ln288 = br void %for.inc84.11.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3039" st_id="314" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.11.split:13 %mul_10 = fmul i32 %neighbor_features_load_11, i32 %bitcast_ln290_34

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="3040" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3041" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3042" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.11.split:11 %br_ln288 = br i1 %first_iter_11, void %for.inc84.11.split, void %for.first.iter.for.inc84.11

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3043" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.11.split:0 %bitcast_ln290_3320 = phi i32 %add26_11, void %for.cond69.for.inc87_crit_edge.11.split, i32 %bitcast_ln290_33, void %for.first.iter.for.inc84.11

]]></Node>
<StgValue><ssdm name="bitcast_ln290_3320"/></StgValue>
</operation>

<operation id="3044" st_id="315" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.11.split:14 %add_10 = fadd i32 %bitcast_ln290_3320, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="3045" st_id="316" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.11.split:14 %add_10 = fadd i32 %bitcast_ln290_3320, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3046" st_id="317" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.11.split:14 %add_10 = fadd i32 %bitcast_ln290_3320, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3047" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.11.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3048" st_id="318" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.11.split:14 %add_10 = fadd i32 %bitcast_ln290_3320, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="3049" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.11.split:17 %bitcast_ln290_35 = bitcast i32 %add_10

]]></Node>
<StgValue><ssdm name="bitcast_ln290_35"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3050" st_id="319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.11.split:0 %store_ln290 = store i32 %bitcast_ln290_35, i10 %output_features_addr_11

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3051" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.11.split:1 %br_ln288 = br void %new.latch.for.inc84.11.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3052" st_id="320" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc90.11.loopexit:0 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3053" st_id="321" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc90.11.loopexit:0 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3054" st_id="322" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc90.11.loopexit:0 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3055" st_id="323" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc90.11.loopexit:0 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3056" st_id="324" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc90.11.loopexit:0 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3057" st_id="325" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc90.11.loopexit:0 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3058" st_id="326" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc90.11.loopexit:0 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3059" st_id="327" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc90.11.loopexit:0 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_12, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="3060" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.11.loopexit:1 %br_ln273 = br void %for.inc48.12

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3061" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.12:0 %ic_23 = phi i11 %add_ln273_11, void %for.inc48.12.split, i11 0, void %for.inc90.11.loopexit

]]></Node>
<StgValue><ssdm name="ic_23"/></StgValue>
</operation>

<operation id="3062" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.12:1 %icmp_ln273_11 = icmp_eq  i11 %ic_23, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_11"/></StgValue>
</operation>

<operation id="3063" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.12:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3064" st_id="328" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.12:3 %add_ln273_11 = add i11 %ic_23, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_11"/></StgValue>
</operation>

<operation id="3065" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.12:4 %br_ln273 = br i1 %icmp_ln273_11, void %for.inc48.12.split, void %for.inc84.12.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3066" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.12.preheader:0 %br_ln287 = br void %for.inc84.12

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3067" st_id="329" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc48.12.split:2 %gmem_write_addr_12_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_12

]]></Node>
<StgValue><ssdm name="gmem_write_addr_12_read"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3068" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.12.split:0 %zext_ln273_11 = zext i11 %ic_23

]]></Node>
<StgValue><ssdm name="zext_ln273_11"/></StgValue>
</operation>

<operation id="3069" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.12.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3070" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.12.split:3 %bitcast_ln276_11 = bitcast i32 %gmem_write_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_11"/></StgValue>
</operation>

<operation id="3071" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.12.split:4 %neighbor_features_addr_23 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_11

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_23"/></StgValue>
</operation>

<operation id="3072" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.12.split:5 %store_ln276 = store i32 %bitcast_ln276_11, i10 %neighbor_features_addr_23

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3073" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.12.split:6 %br_ln273 = br void %for.inc48.12

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3074" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.12:0 %indvar_flatten118 = phi i21 %add_ln287_39, void %new.latch.for.inc84.12.split, i21 0, void %for.inc84.12.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten118"/></StgValue>
</operation>

<operation id="3075" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.12:1 %oc_12 = phi i11 %select_ln287_25, void %new.latch.for.inc84.12.split, i11 0, void %for.inc84.12.preheader

]]></Node>
<StgValue><ssdm name="oc_12"/></StgValue>
</operation>

<operation id="3076" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.12:2 %ic_24 = phi i11 %add_ln288_12, void %new.latch.for.inc84.12.split, i11 0, void %for.inc84.12.preheader

]]></Node>
<StgValue><ssdm name="ic_24"/></StgValue>
</operation>

<operation id="3077" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.12:3 %add26_12 = phi i32 %add_11, void %new.latch.for.inc84.12.split, i32 <undef>, void %for.inc84.12.preheader

]]></Node>
<StgValue><ssdm name="add26_12"/></StgValue>
</operation>

<operation id="3078" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.12:4 %zext_ln287_39 = zext i21 %indvar_flatten118

]]></Node>
<StgValue><ssdm name="zext_ln287_39"/></StgValue>
</operation>

<operation id="3079" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.12:5 %icmp_ln287_12 = icmp_eq  i22 %zext_ln287_39, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_12"/></StgValue>
</operation>

<operation id="3080" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.12:6 %add_ln287_39 = add i21 %indvar_flatten118, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_39"/></StgValue>
</operation>

<operation id="3081" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.12:7 %br_ln287 = br i1 %icmp_ln287_12, void %for.cond69.for.inc87_crit_edge.12.split, void %for.inc90.12.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3082" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:0 %add_ln287_12 = add i11 %oc_12, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_12"/></StgValue>
</operation>

<operation id="3083" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:3 %icmp_ln288_24 = icmp_eq  i11 %ic_24, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_24"/></StgValue>
</operation>

<operation id="3084" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:4 %select_ln287_24 = select i1 %icmp_ln288_24, i11 0, i11 %ic_24

]]></Node>
<StgValue><ssdm name="select_ln287_24"/></StgValue>
</operation>

<operation id="3085" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:5 %select_ln287_25 = select i1 %icmp_ln288_24, i11 %add_ln287_12, i11 %oc_12

]]></Node>
<StgValue><ssdm name="select_ln287_25"/></StgValue>
</operation>

<operation id="3086" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:8 %zext_ln290_42 = zext i11 %select_ln287_25

]]></Node>
<StgValue><ssdm name="zext_ln290_42"/></StgValue>
</operation>

<operation id="3087" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.12.split:1 %zext_ln288_12 = zext i11 %select_ln287_24

]]></Node>
<StgValue><ssdm name="zext_ln288_12"/></StgValue>
</operation>

<operation id="3088" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="12" op_0_bw="11">
<![CDATA[
for.inc84.12.split:2 %zext_ln290_9 = zext i11 %select_ln287_24

]]></Node>
<StgValue><ssdm name="zext_ln290_9"/></StgValue>
</operation>

<operation id="3089" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="12" op_3_bw="10">
<![CDATA[
for.inc84.12.split:3 %tmp_69 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i12.i10, i1 1, i12 %zext_ln290_9, i10 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="3090" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="24" op_0_bw="23">
<![CDATA[
for.inc84.12.split:4 %sext_ln290_1 = sext i23 %tmp_69

]]></Node>
<StgValue><ssdm name="sext_ln290_1"/></StgValue>
</operation>

<operation id="3091" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.12.split:5 %zext_ln290_43 = zext i24 %sext_ln290_1

]]></Node>
<StgValue><ssdm name="zext_ln290_43"/></StgValue>
</operation>

<operation id="3092" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.12.split:6 %add_ln290_18 = add i25 %zext_ln290_43, i25 %zext_ln290_42

]]></Node>
<StgValue><ssdm name="add_ln290_18"/></StgValue>
</operation>

<operation id="3093" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.12.split:7 %zext_ln290_44 = zext i25 %add_ln290_18

]]></Node>
<StgValue><ssdm name="zext_ln290_44"/></StgValue>
</operation>

<operation id="3094" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.12.split:8 %layer_weights_12_addr_12 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_44

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_12"/></StgValue>
</operation>

<operation id="3095" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.12.split:10 %neighbor_features_addr_24 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_12

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_24"/></StgValue>
</operation>

<operation id="3096" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.12.split:11 %neighbor_features_load_12 = load i10 %neighbor_features_addr_24

]]></Node>
<StgValue><ssdm name="neighbor_features_load_12"/></StgValue>
</operation>

<operation id="3097" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.12.split:12 %layer_weights_12_load_12 = load i25 %layer_weights_12_addr_12

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_12"/></StgValue>
</operation>

<operation id="3098" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.12.split:0 %br_ln288 = br void %for.inc84.12

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="3099" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.12.split:11 %neighbor_features_load_12 = load i10 %neighbor_features_addr_24

]]></Node>
<StgValue><ssdm name="neighbor_features_load_12"/></StgValue>
</operation>

<operation id="3100" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.12.split:12 %layer_weights_12_load_12 = load i25 %layer_weights_12_addr_12

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_12"/></StgValue>
</operation>

<operation id="3101" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.12.split:13 %bitcast_ln290_37 = bitcast i32 %layer_weights_12_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln290_37"/></StgValue>
</operation>

<operation id="3102" st_id="332" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.12.split:14 %mul_11 = fmul i32 %neighbor_features_load_12, i32 %bitcast_ln290_37

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="3103" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:6 %first_iter_12 = icmp_eq  i11 %select_ln287_24, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_12"/></StgValue>
</operation>

<operation id="3104" st_id="333" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.12.split:14 %mul_11 = fmul i32 %neighbor_features_load_12, i32 %bitcast_ln290_37

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="3105" st_id="333" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.12.split:16 %add_ln288_12 = add i11 %select_ln287_24, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_12"/></StgValue>
</operation>

<operation id="3106" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.12.split:17 %icmp_ln288_25 = icmp_eq  i11 %add_ln288_12, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_25"/></StgValue>
</operation>

<operation id="3107" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.12.split:19 %br_ln288 = br i1 %icmp_ln288_25, void %new.latch.for.inc84.12.split, void %last.iter.for.inc84.12.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="3108" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:7 %zext_ln287_12 = zext i11 %select_ln287_25

]]></Node>
<StgValue><ssdm name="zext_ln287_12"/></StgValue>
</operation>

<operation id="3109" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:9 %output_features_addr_12 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_12

]]></Node>
<StgValue><ssdm name="output_features_addr_12"/></StgValue>
</operation>

<operation id="3110" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:10 %output_features_load_12 = load i10 %output_features_addr_12

]]></Node>
<StgValue><ssdm name="output_features_load_12"/></StgValue>
</operation>

<operation id="3111" st_id="334" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.12.split:14 %mul_11 = fmul i32 %neighbor_features_load_12, i32 %bitcast_ln290_37

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="3112" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:10 %output_features_load_12 = load i10 %output_features_addr_12

]]></Node>
<StgValue><ssdm name="output_features_load_12"/></StgValue>
</operation>

<operation id="3113" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
<literal name="first_iter_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.12:0 %bitcast_ln290_36 = bitcast i32 %output_features_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln290_36"/></StgValue>
</operation>

<operation id="3114" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
<literal name="first_iter_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.12:1 %br_ln288 = br void %for.inc84.12.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3115" st_id="335" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.12.split:14 %mul_11 = fmul i32 %neighbor_features_load_12, i32 %bitcast_ln290_37

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3116" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3117" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3118" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.12.split:11 %br_ln288 = br i1 %first_iter_12, void %for.inc84.12.split, void %for.first.iter.for.inc84.12

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3119" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.12.split:0 %bitcast_ln290_3621 = phi i32 %add26_12, void %for.cond69.for.inc87_crit_edge.12.split, i32 %bitcast_ln290_36, void %for.first.iter.for.inc84.12

]]></Node>
<StgValue><ssdm name="bitcast_ln290_3621"/></StgValue>
</operation>

<operation id="3120" st_id="336" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.12.split:15 %add_11 = fadd i32 %bitcast_ln290_3621, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3121" st_id="337" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.12.split:15 %add_11 = fadd i32 %bitcast_ln290_3621, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3122" st_id="338" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.12.split:15 %add_11 = fadd i32 %bitcast_ln290_3621, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3123" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.12.split:9 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3124" st_id="339" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.12.split:15 %add_11 = fadd i32 %bitcast_ln290_3621, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="3125" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.12.split:18 %bitcast_ln290_38 = bitcast i32 %add_11

]]></Node>
<StgValue><ssdm name="bitcast_ln290_38"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3126" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.12.split:0 %store_ln290 = store i32 %bitcast_ln290_38, i10 %output_features_addr_12

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3127" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.12.split:1 %br_ln288 = br void %new.latch.for.inc84.12.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3128" st_id="341" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc90.12.loopexit:0 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3129" st_id="342" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc90.12.loopexit:0 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3130" st_id="343" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc90.12.loopexit:0 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3131" st_id="344" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc90.12.loopexit:0 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3132" st_id="345" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc90.12.loopexit:0 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3133" st_id="346" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc90.12.loopexit:0 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3134" st_id="347" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc90.12.loopexit:0 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3135" st_id="348" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc90.12.loopexit:0 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_13, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="3136" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.12.loopexit:1 %br_ln273 = br void %for.inc48.13

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="3137" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.13:0 %ic_25 = phi i11 %add_ln273_12, void %for.inc48.13.split, i11 0, void %for.inc90.12.loopexit

]]></Node>
<StgValue><ssdm name="ic_25"/></StgValue>
</operation>

<operation id="3138" st_id="349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.13:1 %icmp_ln273_12 = icmp_eq  i11 %ic_25, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_12"/></StgValue>
</operation>

<operation id="3139" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.13:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3140" st_id="349" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.13:3 %add_ln273_12 = add i11 %ic_25, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_12"/></StgValue>
</operation>

<operation id="3141" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.13:4 %br_ln273 = br i1 %icmp_ln273_12, void %for.inc48.13.split, void %for.inc84.13.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3142" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.13.preheader:0 %br_ln287 = br void %for.inc84.13

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="3143" st_id="350" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc48.13.split:2 %gmem_write_addr_13_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_13

]]></Node>
<StgValue><ssdm name="gmem_write_addr_13_read"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="3144" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.13.split:0 %zext_ln273_12 = zext i11 %ic_25

]]></Node>
<StgValue><ssdm name="zext_ln273_12"/></StgValue>
</operation>

<operation id="3145" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.13.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3146" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.13.split:3 %bitcast_ln276_12 = bitcast i32 %gmem_write_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_12"/></StgValue>
</operation>

<operation id="3147" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.13.split:4 %neighbor_features_addr_25 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_12

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_25"/></StgValue>
</operation>

<operation id="3148" st_id="351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.13.split:5 %store_ln276 = store i32 %bitcast_ln276_12, i10 %neighbor_features_addr_25

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3149" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.13.split:6 %br_ln273 = br void %for.inc48.13

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="3150" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.13:0 %indvar_flatten125 = phi i21 %add_ln287_40, void %new.latch.for.inc84.13.split, i21 0, void %for.inc84.13.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten125"/></StgValue>
</operation>

<operation id="3151" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.13:1 %oc_13 = phi i11 %select_ln287_27, void %new.latch.for.inc84.13.split, i11 0, void %for.inc84.13.preheader

]]></Node>
<StgValue><ssdm name="oc_13"/></StgValue>
</operation>

<operation id="3152" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.13:2 %ic_26 = phi i11 %add_ln288_13, void %new.latch.for.inc84.13.split, i11 0, void %for.inc84.13.preheader

]]></Node>
<StgValue><ssdm name="ic_26"/></StgValue>
</operation>

<operation id="3153" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.13:3 %add26_13 = phi i32 %add_12, void %new.latch.for.inc84.13.split, i32 <undef>, void %for.inc84.13.preheader

]]></Node>
<StgValue><ssdm name="add26_13"/></StgValue>
</operation>

<operation id="3154" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.13:4 %zext_ln287_40 = zext i21 %indvar_flatten125

]]></Node>
<StgValue><ssdm name="zext_ln287_40"/></StgValue>
</operation>

<operation id="3155" st_id="352" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.13:5 %icmp_ln287_13 = icmp_eq  i22 %zext_ln287_40, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_13"/></StgValue>
</operation>

<operation id="3156" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.13:6 %add_ln287_40 = add i21 %indvar_flatten125, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_40"/></StgValue>
</operation>

<operation id="3157" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.13:7 %br_ln287 = br i1 %icmp_ln287_13, void %for.cond69.for.inc87_crit_edge.13.split, void %for.inc90.13.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3158" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:0 %add_ln287_13 = add i11 %oc_13, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_13"/></StgValue>
</operation>

<operation id="3159" st_id="352" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:3 %icmp_ln288_26 = icmp_eq  i11 %ic_26, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_26"/></StgValue>
</operation>

<operation id="3160" st_id="352" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:4 %select_ln287_26 = select i1 %icmp_ln288_26, i11 0, i11 %ic_26

]]></Node>
<StgValue><ssdm name="select_ln287_26"/></StgValue>
</operation>

<operation id="3161" st_id="352" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:5 %select_ln287_27 = select i1 %icmp_ln288_26, i11 %add_ln287_13, i11 %oc_13

]]></Node>
<StgValue><ssdm name="select_ln287_27"/></StgValue>
</operation>

<operation id="3162" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="23" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:8 %zext_ln290_45 = zext i11 %select_ln287_27

]]></Node>
<StgValue><ssdm name="zext_ln290_45"/></StgValue>
</operation>

<operation id="3163" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.13.split:1 %zext_ln288_13 = zext i11 %select_ln287_26

]]></Node>
<StgValue><ssdm name="zext_ln288_13"/></StgValue>
</operation>

<operation id="3164" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.13.split:2 %tmp_70 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_26, i10 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="3165" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="23" op_0_bw="21">
<![CDATA[
for.inc84.13.split:3 %zext_ln290_46 = zext i21 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln290_46"/></StgValue>
</operation>

<operation id="3166" st_id="352" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc84.13.split:4 %add_ln290_19 = add i23 %zext_ln290_46, i23 5242880

]]></Node>
<StgValue><ssdm name="add_ln290_19"/></StgValue>
</operation>

<operation id="3167" st_id="352" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc84.13.split:5 %add_ln290_20 = add i23 %add_ln290_19, i23 %zext_ln290_45

]]></Node>
<StgValue><ssdm name="add_ln290_20"/></StgValue>
</operation>

<operation id="3168" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="24" op_0_bw="23">
<![CDATA[
for.inc84.13.split:6 %sext_ln290_2 = sext i23 %add_ln290_20

]]></Node>
<StgValue><ssdm name="sext_ln290_2"/></StgValue>
</operation>

<operation id="3169" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="24">
<![CDATA[
for.inc84.13.split:7 %zext_ln290_47 = zext i24 %sext_ln290_2

]]></Node>
<StgValue><ssdm name="zext_ln290_47"/></StgValue>
</operation>

<operation id="3170" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.13.split:8 %layer_weights_12_addr_13 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_47

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_13"/></StgValue>
</operation>

<operation id="3171" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.13.split:10 %neighbor_features_addr_26 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_13

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_26"/></StgValue>
</operation>

<operation id="3172" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.13.split:11 %neighbor_features_load_13 = load i10 %neighbor_features_addr_26

]]></Node>
<StgValue><ssdm name="neighbor_features_load_13"/></StgValue>
</operation>

<operation id="3173" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.13.split:12 %layer_weights_12_load_13 = load i25 %layer_weights_12_addr_13

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_13"/></StgValue>
</operation>

<operation id="3174" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.13.split:0 %br_ln288 = br void %for.inc84.13

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="3175" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.13.split:11 %neighbor_features_load_13 = load i10 %neighbor_features_addr_26

]]></Node>
<StgValue><ssdm name="neighbor_features_load_13"/></StgValue>
</operation>

<operation id="3176" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.13.split:12 %layer_weights_12_load_13 = load i25 %layer_weights_12_addr_13

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_13"/></StgValue>
</operation>

<operation id="3177" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.13.split:13 %bitcast_ln290_40 = bitcast i32 %layer_weights_12_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln290_40"/></StgValue>
</operation>

<operation id="3178" st_id="353" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.13.split:14 %mul_12 = fmul i32 %neighbor_features_load_13, i32 %bitcast_ln290_40

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="3179" st_id="354" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:6 %first_iter_13 = icmp_eq  i11 %select_ln287_26, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_13"/></StgValue>
</operation>

<operation id="3180" st_id="354" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.13.split:14 %mul_12 = fmul i32 %neighbor_features_load_13, i32 %bitcast_ln290_40

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="3181" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.13.split:16 %add_ln288_13 = add i11 %select_ln287_26, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_13"/></StgValue>
</operation>

<operation id="3182" st_id="354" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.13.split:17 %icmp_ln288_27 = icmp_eq  i11 %add_ln288_13, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_27"/></StgValue>
</operation>

<operation id="3183" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.13.split:19 %br_ln288 = br i1 %icmp_ln288_27, void %new.latch.for.inc84.13.split, void %last.iter.for.inc84.13.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="3184" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:7 %zext_ln287_13 = zext i11 %select_ln287_27

]]></Node>
<StgValue><ssdm name="zext_ln287_13"/></StgValue>
</operation>

<operation id="3185" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:9 %output_features_addr_13 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_13

]]></Node>
<StgValue><ssdm name="output_features_addr_13"/></StgValue>
</operation>

<operation id="3186" st_id="355" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:10 %output_features_load_13 = load i10 %output_features_addr_13

]]></Node>
<StgValue><ssdm name="output_features_load_13"/></StgValue>
</operation>

<operation id="3187" st_id="355" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.13.split:14 %mul_12 = fmul i32 %neighbor_features_load_13, i32 %bitcast_ln290_40

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="3188" st_id="356" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:10 %output_features_load_13 = load i10 %output_features_addr_13

]]></Node>
<StgValue><ssdm name="output_features_load_13"/></StgValue>
</operation>

<operation id="3189" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
<literal name="first_iter_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.13:0 %bitcast_ln290_39 = bitcast i32 %output_features_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln290_39"/></StgValue>
</operation>

<operation id="3190" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
<literal name="first_iter_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.13:1 %br_ln288 = br void %for.inc84.13.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3191" st_id="356" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.13.split:14 %mul_12 = fmul i32 %neighbor_features_load_13, i32 %bitcast_ln290_40

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="3192" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3193" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3194" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.13.split:11 %br_ln288 = br i1 %first_iter_13, void %for.inc84.13.split, void %for.first.iter.for.inc84.13

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3195" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.13.split:0 %bitcast_ln290_3922 = phi i32 %add26_13, void %for.cond69.for.inc87_crit_edge.13.split, i32 %bitcast_ln290_39, void %for.first.iter.for.inc84.13

]]></Node>
<StgValue><ssdm name="bitcast_ln290_3922"/></StgValue>
</operation>

<operation id="3196" st_id="357" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.13.split:15 %add_12 = fadd i32 %bitcast_ln290_3922, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="3197" st_id="358" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.13.split:15 %add_12 = fadd i32 %bitcast_ln290_3922, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="3198" st_id="359" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.13.split:15 %add_12 = fadd i32 %bitcast_ln290_3922, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="3199" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.13.split:9 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3200" st_id="360" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.13.split:15 %add_12 = fadd i32 %bitcast_ln290_3922, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="3201" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.13.split:18 %bitcast_ln290_41 = bitcast i32 %add_12

]]></Node>
<StgValue><ssdm name="bitcast_ln290_41"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="3202" st_id="361" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.13.split:0 %store_ln290 = store i32 %bitcast_ln290_41, i10 %output_features_addr_13

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3203" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.13.split:1 %br_ln288 = br void %new.latch.for.inc84.13.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="3204" st_id="362" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc90.13.loopexit:0 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="3205" st_id="363" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc90.13.loopexit:0 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="3206" st_id="364" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc90.13.loopexit:0 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="3207" st_id="365" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc90.13.loopexit:0 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="3208" st_id="366" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc90.13.loopexit:0 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="3209" st_id="367" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc90.13.loopexit:0 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="3210" st_id="368" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc90.13.loopexit:0 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="3211" st_id="369" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc90.13.loopexit:0 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_14, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="3212" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.13.loopexit:1 %br_ln273 = br void %for.inc48.14

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="3213" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.14:0 %ic_27 = phi i11 %add_ln273_13, void %for.inc48.14.split, i11 0, void %for.inc90.13.loopexit

]]></Node>
<StgValue><ssdm name="ic_27"/></StgValue>
</operation>

<operation id="3214" st_id="370" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.14:1 %icmp_ln273_13 = icmp_eq  i11 %ic_27, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_13"/></StgValue>
</operation>

<operation id="3215" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.14:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3216" st_id="370" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.14:3 %add_ln273_13 = add i11 %ic_27, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_13"/></StgValue>
</operation>

<operation id="3217" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.14:4 %br_ln273 = br i1 %icmp_ln273_13, void %for.inc48.14.split, void %for.inc84.14.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3218" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.14.preheader:0 %br_ln287 = br void %for.inc84.14

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="3219" st_id="371" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc48.14.split:2 %gmem_write_addr_14_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_14

]]></Node>
<StgValue><ssdm name="gmem_write_addr_14_read"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="3220" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.14.split:0 %zext_ln273_13 = zext i11 %ic_27

]]></Node>
<StgValue><ssdm name="zext_ln273_13"/></StgValue>
</operation>

<operation id="3221" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.14.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3222" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.14.split:3 %bitcast_ln276_13 = bitcast i32 %gmem_write_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_13"/></StgValue>
</operation>

<operation id="3223" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.14.split:4 %neighbor_features_addr_27 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_13

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_27"/></StgValue>
</operation>

<operation id="3224" st_id="372" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.14.split:5 %store_ln276 = store i32 %bitcast_ln276_13, i10 %neighbor_features_addr_27

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3225" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.14.split:6 %br_ln273 = br void %for.inc48.14

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="3226" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.14:0 %indvar_flatten132 = phi i21 %add_ln287_41, void %new.latch.for.inc84.14.split, i21 0, void %for.inc84.14.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten132"/></StgValue>
</operation>

<operation id="3227" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.14:1 %oc_14 = phi i11 %select_ln287_29, void %new.latch.for.inc84.14.split, i11 0, void %for.inc84.14.preheader

]]></Node>
<StgValue><ssdm name="oc_14"/></StgValue>
</operation>

<operation id="3228" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.14:2 %ic_28 = phi i11 %add_ln288_14, void %new.latch.for.inc84.14.split, i11 0, void %for.inc84.14.preheader

]]></Node>
<StgValue><ssdm name="ic_28"/></StgValue>
</operation>

<operation id="3229" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.14:3 %add26_14 = phi i32 %add_13, void %new.latch.for.inc84.14.split, i32 <undef>, void %for.inc84.14.preheader

]]></Node>
<StgValue><ssdm name="add26_14"/></StgValue>
</operation>

<operation id="3230" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.14:4 %zext_ln287_41 = zext i21 %indvar_flatten132

]]></Node>
<StgValue><ssdm name="zext_ln287_41"/></StgValue>
</operation>

<operation id="3231" st_id="373" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.14:5 %icmp_ln287_14 = icmp_eq  i22 %zext_ln287_41, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_14"/></StgValue>
</operation>

<operation id="3232" st_id="373" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.14:6 %add_ln287_41 = add i21 %indvar_flatten132, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_41"/></StgValue>
</operation>

<operation id="3233" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.14:7 %br_ln287 = br i1 %icmp_ln287_14, void %for.cond69.for.inc87_crit_edge.14.split, void %for.inc90.14.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3234" st_id="373" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:0 %add_ln287_14 = add i11 %oc_14, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_14"/></StgValue>
</operation>

<operation id="3235" st_id="373" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:3 %icmp_ln288_28 = icmp_eq  i11 %ic_28, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_28"/></StgValue>
</operation>

<operation id="3236" st_id="373" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:4 %select_ln287_28 = select i1 %icmp_ln288_28, i11 0, i11 %ic_28

]]></Node>
<StgValue><ssdm name="select_ln287_28"/></StgValue>
</operation>

<operation id="3237" st_id="373" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:5 %select_ln287_29 = select i1 %icmp_ln288_28, i11 %add_ln287_14, i11 %oc_14

]]></Node>
<StgValue><ssdm name="select_ln287_29"/></StgValue>
</operation>

<operation id="3238" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:8 %zext_ln290_48 = zext i11 %select_ln287_29

]]></Node>
<StgValue><ssdm name="zext_ln290_48"/></StgValue>
</operation>

<operation id="3239" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.14.split:1 %zext_ln288_14 = zext i11 %select_ln287_28

]]></Node>
<StgValue><ssdm name="zext_ln288_14"/></StgValue>
</operation>

<operation id="3240" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="22" op_0_bw="22" op_1_bw="1" op_2_bw="11" op_3_bw="10">
<![CDATA[
for.inc84.14.split:2 %tmp_71 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i11.i10, i1 1, i11 %select_ln287_28, i10 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3241" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="24" op_0_bw="22">
<![CDATA[
for.inc84.14.split:3 %sext_ln290_3 = sext i22 %tmp_71

]]></Node>
<StgValue><ssdm name="sext_ln290_3"/></StgValue>
</operation>

<operation id="3242" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.14.split:4 %zext_ln290_49 = zext i24 %sext_ln290_3

]]></Node>
<StgValue><ssdm name="zext_ln290_49"/></StgValue>
</operation>

<operation id="3243" st_id="373" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.14.split:5 %add_ln290_21 = add i25 %zext_ln290_49, i25 %zext_ln290_48

]]></Node>
<StgValue><ssdm name="add_ln290_21"/></StgValue>
</operation>

<operation id="3244" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.14.split:6 %zext_ln290_50 = zext i25 %add_ln290_21

]]></Node>
<StgValue><ssdm name="zext_ln290_50"/></StgValue>
</operation>

<operation id="3245" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.14.split:7 %layer_weights_12_addr_14 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_50

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_14"/></StgValue>
</operation>

<operation id="3246" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.14.split:9 %neighbor_features_addr_28 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_14

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_28"/></StgValue>
</operation>

<operation id="3247" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.14.split:10 %neighbor_features_load_14 = load i10 %neighbor_features_addr_28

]]></Node>
<StgValue><ssdm name="neighbor_features_load_14"/></StgValue>
</operation>

<operation id="3248" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.14.split:11 %layer_weights_12_load_14 = load i25 %layer_weights_12_addr_14

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_14"/></StgValue>
</operation>

<operation id="3249" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.14.split:0 %br_ln288 = br void %for.inc84.14

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="3250" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.14.split:10 %neighbor_features_load_14 = load i10 %neighbor_features_addr_28

]]></Node>
<StgValue><ssdm name="neighbor_features_load_14"/></StgValue>
</operation>

<operation id="3251" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.14.split:11 %layer_weights_12_load_14 = load i25 %layer_weights_12_addr_14

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_14"/></StgValue>
</operation>

<operation id="3252" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.14.split:12 %bitcast_ln290_43 = bitcast i32 %layer_weights_12_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln290_43"/></StgValue>
</operation>

<operation id="3253" st_id="374" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.14.split:13 %mul_13 = fmul i32 %neighbor_features_load_14, i32 %bitcast_ln290_43

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="3254" st_id="375" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:6 %first_iter_14 = icmp_eq  i11 %select_ln287_28, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_14"/></StgValue>
</operation>

<operation id="3255" st_id="375" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.14.split:13 %mul_13 = fmul i32 %neighbor_features_load_14, i32 %bitcast_ln290_43

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="3256" st_id="375" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.14.split:15 %add_ln288_14 = add i11 %select_ln287_28, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_14"/></StgValue>
</operation>

<operation id="3257" st_id="375" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.14.split:16 %icmp_ln288_29 = icmp_eq  i11 %add_ln288_14, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_29"/></StgValue>
</operation>

<operation id="3258" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.14.split:18 %br_ln288 = br i1 %icmp_ln288_29, void %new.latch.for.inc84.14.split, void %last.iter.for.inc84.14.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="3259" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:7 %zext_ln287_14 = zext i11 %select_ln287_29

]]></Node>
<StgValue><ssdm name="zext_ln287_14"/></StgValue>
</operation>

<operation id="3260" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:9 %output_features_addr_14 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_14

]]></Node>
<StgValue><ssdm name="output_features_addr_14"/></StgValue>
</operation>

<operation id="3261" st_id="376" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:10 %output_features_load_14 = load i10 %output_features_addr_14

]]></Node>
<StgValue><ssdm name="output_features_load_14"/></StgValue>
</operation>

<operation id="3262" st_id="376" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.14.split:13 %mul_13 = fmul i32 %neighbor_features_load_14, i32 %bitcast_ln290_43

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="3263" st_id="377" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:10 %output_features_load_14 = load i10 %output_features_addr_14

]]></Node>
<StgValue><ssdm name="output_features_load_14"/></StgValue>
</operation>

<operation id="3264" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
<literal name="first_iter_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.14:0 %bitcast_ln290_42 = bitcast i32 %output_features_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln290_42"/></StgValue>
</operation>

<operation id="3265" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
<literal name="first_iter_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.14:1 %br_ln288 = br void %for.inc84.14.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3266" st_id="377" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.14.split:13 %mul_13 = fmul i32 %neighbor_features_load_14, i32 %bitcast_ln290_43

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="3267" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3268" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3269" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.14.split:11 %br_ln288 = br i1 %first_iter_14, void %for.inc84.14.split, void %for.first.iter.for.inc84.14

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3270" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.14.split:0 %bitcast_ln290_4223 = phi i32 %add26_14, void %for.cond69.for.inc87_crit_edge.14.split, i32 %bitcast_ln290_42, void %for.first.iter.for.inc84.14

]]></Node>
<StgValue><ssdm name="bitcast_ln290_4223"/></StgValue>
</operation>

<operation id="3271" st_id="378" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.14.split:14 %add_13 = fadd i32 %bitcast_ln290_4223, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="3272" st_id="379" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.14.split:14 %add_13 = fadd i32 %bitcast_ln290_4223, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="3273" st_id="380" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.14.split:14 %add_13 = fadd i32 %bitcast_ln290_4223, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="3274" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.14.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3275" st_id="381" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.14.split:14 %add_13 = fadd i32 %bitcast_ln290_4223, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="3276" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.14.split:17 %bitcast_ln290_44 = bitcast i32 %add_13

]]></Node>
<StgValue><ssdm name="bitcast_ln290_44"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="3277" st_id="382" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.14.split:0 %store_ln290 = store i32 %bitcast_ln290_44, i10 %output_features_addr_14

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3278" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.14.split:1 %br_ln288 = br void %new.latch.for.inc84.14.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="3279" st_id="383" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc90.14.loopexit:0 %empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="3280" st_id="384" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc90.14.loopexit:0 %empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="3281" st_id="385" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc90.14.loopexit:0 %empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="3282" st_id="386" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc90.14.loopexit:0 %empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="3283" st_id="387" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc90.14.loopexit:0 %empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="3284" st_id="388" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc90.14.loopexit:0 %empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="3285" st_id="389" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc90.14.loopexit:0 %empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="3286" st_id="390" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc90.14.loopexit:0 %empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_15, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="3287" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.14.loopexit:1 %br_ln273 = br void %for.inc48.15

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="3288" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.15:0 %ic_29 = phi i11 %add_ln273_14, void %for.inc48.15.split, i11 0, void %for.inc90.14.loopexit

]]></Node>
<StgValue><ssdm name="ic_29"/></StgValue>
</operation>

<operation id="3289" st_id="391" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.15:1 %icmp_ln273_14 = icmp_eq  i11 %ic_29, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_14"/></StgValue>
</operation>

<operation id="3290" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.15:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3291" st_id="391" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.15:3 %add_ln273_14 = add i11 %ic_29, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_14"/></StgValue>
</operation>

<operation id="3292" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.15:4 %br_ln273 = br i1 %icmp_ln273_14, void %for.inc48.15.split, void %for.inc84.15.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3293" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.15.preheader:0 %br_ln287 = br void %for.inc84.15

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="3294" st_id="392" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc48.15.split:2 %gmem_write_addr_15_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_15

]]></Node>
<StgValue><ssdm name="gmem_write_addr_15_read"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="3295" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.15.split:0 %zext_ln273_14 = zext i11 %ic_29

]]></Node>
<StgValue><ssdm name="zext_ln273_14"/></StgValue>
</operation>

<operation id="3296" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.15.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3297" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.15.split:3 %bitcast_ln276_14 = bitcast i32 %gmem_write_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_14"/></StgValue>
</operation>

<operation id="3298" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.15.split:4 %neighbor_features_addr_29 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_14

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_29"/></StgValue>
</operation>

<operation id="3299" st_id="393" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.15.split:5 %store_ln276 = store i32 %bitcast_ln276_14, i10 %neighbor_features_addr_29

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3300" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.15.split:6 %br_ln273 = br void %for.inc48.15

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="3301" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.15:0 %indvar_flatten139 = phi i21 %add_ln287_42, void %new.latch.for.inc84.15.split, i21 0, void %for.inc84.15.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten139"/></StgValue>
</operation>

<operation id="3302" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.15:1 %oc_15 = phi i11 %select_ln287_31, void %new.latch.for.inc84.15.split, i11 0, void %for.inc84.15.preheader

]]></Node>
<StgValue><ssdm name="oc_15"/></StgValue>
</operation>

<operation id="3303" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.15:2 %ic_30 = phi i11 %add_ln288_15, void %new.latch.for.inc84.15.split, i11 0, void %for.inc84.15.preheader

]]></Node>
<StgValue><ssdm name="ic_30"/></StgValue>
</operation>

<operation id="3304" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.15:3 %add26_15 = phi i32 %add_14, void %new.latch.for.inc84.15.split, i32 <undef>, void %for.inc84.15.preheader

]]></Node>
<StgValue><ssdm name="add26_15"/></StgValue>
</operation>

<operation id="3305" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.15:4 %zext_ln287_42 = zext i21 %indvar_flatten139

]]></Node>
<StgValue><ssdm name="zext_ln287_42"/></StgValue>
</operation>

<operation id="3306" st_id="394" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.15:5 %icmp_ln287_15 = icmp_eq  i22 %zext_ln287_42, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_15"/></StgValue>
</operation>

<operation id="3307" st_id="394" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.15:6 %add_ln287_42 = add i21 %indvar_flatten139, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_42"/></StgValue>
</operation>

<operation id="3308" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.15:7 %br_ln287 = br i1 %icmp_ln287_15, void %for.cond69.for.inc87_crit_edge.15.split, void %for.inc90.15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3309" st_id="394" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:0 %add_ln287_15 = add i11 %oc_15, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_15"/></StgValue>
</operation>

<operation id="3310" st_id="394" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:3 %icmp_ln288_30 = icmp_eq  i11 %ic_30, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_30"/></StgValue>
</operation>

<operation id="3311" st_id="394" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:4 %select_ln287_30 = select i1 %icmp_ln288_30, i11 0, i11 %ic_30

]]></Node>
<StgValue><ssdm name="select_ln287_30"/></StgValue>
</operation>

<operation id="3312" st_id="394" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:5 %select_ln287_31 = select i1 %icmp_ln288_30, i11 %add_ln287_15, i11 %oc_15

]]></Node>
<StgValue><ssdm name="select_ln287_31"/></StgValue>
</operation>

<operation id="3313" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:8 %zext_ln290_51 = zext i11 %select_ln287_31

]]></Node>
<StgValue><ssdm name="zext_ln290_51"/></StgValue>
</operation>

<operation id="3314" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.15.split:1 %zext_ln288_15 = zext i11 %select_ln287_30

]]></Node>
<StgValue><ssdm name="zext_ln288_15"/></StgValue>
</operation>

<operation id="3315" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.15.split:2 %tmp_72 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_30, i10 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3316" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="25" op_0_bw="21">
<![CDATA[
for.inc84.15.split:3 %zext_ln290_52 = zext i21 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln290_52"/></StgValue>
</operation>

<operation id="3317" st_id="394" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.15.split:4 %add_ln290_22 = add i25 %zext_ln290_52, i25 15728640

]]></Node>
<StgValue><ssdm name="add_ln290_22"/></StgValue>
</operation>

<operation id="3318" st_id="394" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.15.split:5 %add_ln290_23 = add i25 %add_ln290_22, i25 %zext_ln290_51

]]></Node>
<StgValue><ssdm name="add_ln290_23"/></StgValue>
</operation>

<operation id="3319" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.15.split:6 %zext_ln290_53 = zext i25 %add_ln290_23

]]></Node>
<StgValue><ssdm name="zext_ln290_53"/></StgValue>
</operation>

<operation id="3320" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.15.split:7 %layer_weights_12_addr_15 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_53

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_15"/></StgValue>
</operation>

<operation id="3321" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.15.split:9 %neighbor_features_addr_30 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_15

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_30"/></StgValue>
</operation>

<operation id="3322" st_id="394" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.15.split:10 %neighbor_features_load_15 = load i10 %neighbor_features_addr_30

]]></Node>
<StgValue><ssdm name="neighbor_features_load_15"/></StgValue>
</operation>

<operation id="3323" st_id="394" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.15.split:11 %layer_weights_12_load_15 = load i25 %layer_weights_12_addr_15

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_15"/></StgValue>
</operation>

<operation id="3324" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.15.split:0 %br_ln288 = br void %for.inc84.15

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="3325" st_id="395" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.15.split:10 %neighbor_features_load_15 = load i10 %neighbor_features_addr_30

]]></Node>
<StgValue><ssdm name="neighbor_features_load_15"/></StgValue>
</operation>

<operation id="3326" st_id="395" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.15.split:11 %layer_weights_12_load_15 = load i25 %layer_weights_12_addr_15

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_15"/></StgValue>
</operation>

<operation id="3327" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.15.split:12 %bitcast_ln290_46 = bitcast i32 %layer_weights_12_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln290_46"/></StgValue>
</operation>

<operation id="3328" st_id="395" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.15.split:13 %mul_14 = fmul i32 %neighbor_features_load_15, i32 %bitcast_ln290_46

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="3329" st_id="396" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:6 %first_iter_15 = icmp_eq  i11 %select_ln287_30, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_15"/></StgValue>
</operation>

<operation id="3330" st_id="396" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.15.split:13 %mul_14 = fmul i32 %neighbor_features_load_15, i32 %bitcast_ln290_46

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="3331" st_id="396" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.15.split:15 %add_ln288_15 = add i11 %select_ln287_30, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_15"/></StgValue>
</operation>

<operation id="3332" st_id="396" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.15.split:16 %icmp_ln288_31 = icmp_eq  i11 %add_ln288_15, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_31"/></StgValue>
</operation>

<operation id="3333" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.15.split:18 %br_ln288 = br i1 %icmp_ln288_31, void %new.latch.for.inc84.15.split, void %last.iter.for.inc84.15.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="3334" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:7 %zext_ln287_15 = zext i11 %select_ln287_31

]]></Node>
<StgValue><ssdm name="zext_ln287_15"/></StgValue>
</operation>

<operation id="3335" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:9 %output_features_addr_15 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_15

]]></Node>
<StgValue><ssdm name="output_features_addr_15"/></StgValue>
</operation>

<operation id="3336" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:10 %output_features_load_15 = load i10 %output_features_addr_15

]]></Node>
<StgValue><ssdm name="output_features_load_15"/></StgValue>
</operation>

<operation id="3337" st_id="397" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.15.split:13 %mul_14 = fmul i32 %neighbor_features_load_15, i32 %bitcast_ln290_46

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="3338" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:10 %output_features_load_15 = load i10 %output_features_addr_15

]]></Node>
<StgValue><ssdm name="output_features_load_15"/></StgValue>
</operation>

<operation id="3339" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
<literal name="first_iter_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.15:0 %bitcast_ln290_45 = bitcast i32 %output_features_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln290_45"/></StgValue>
</operation>

<operation id="3340" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
<literal name="first_iter_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.15:1 %br_ln288 = br void %for.inc84.15.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3341" st_id="398" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.15.split:13 %mul_14 = fmul i32 %neighbor_features_load_15, i32 %bitcast_ln290_46

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="3342" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3343" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3344" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.15.split:11 %br_ln288 = br i1 %first_iter_15, void %for.inc84.15.split, void %for.first.iter.for.inc84.15

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3345" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.15.split:0 %bitcast_ln290_4524 = phi i32 %add26_15, void %for.cond69.for.inc87_crit_edge.15.split, i32 %bitcast_ln290_45, void %for.first.iter.for.inc84.15

]]></Node>
<StgValue><ssdm name="bitcast_ln290_4524"/></StgValue>
</operation>

<operation id="3346" st_id="399" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.15.split:14 %add_14 = fadd i32 %bitcast_ln290_4524, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="3347" st_id="400" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.15.split:14 %add_14 = fadd i32 %bitcast_ln290_4524, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="3348" st_id="401" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.15.split:14 %add_14 = fadd i32 %bitcast_ln290_4524, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="3349" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.15.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3350" st_id="402" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.15.split:14 %add_14 = fadd i32 %bitcast_ln290_4524, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="3351" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.15.split:17 %bitcast_ln290_47 = bitcast i32 %add_14

]]></Node>
<StgValue><ssdm name="bitcast_ln290_47"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="3352" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.15.split:0 %store_ln290 = store i32 %bitcast_ln290_47, i10 %output_features_addr_15

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3353" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.15.split:1 %br_ln288 = br void %new.latch.for.inc84.15.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="3354" st_id="404" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc90.15.loopexit:0 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="3355" st_id="405" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc90.15.loopexit:0 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="3356" st_id="406" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc90.15.loopexit:0 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="3357" st_id="407" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc90.15.loopexit:0 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="3358" st_id="408" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc90.15.loopexit:0 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="3359" st_id="409" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc90.15.loopexit:0 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="3360" st_id="410" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc90.15.loopexit:0 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="3361" st_id="411" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc90.15.loopexit:0 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_16, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="3362" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.15.loopexit:1 %br_ln273 = br void %for.inc48.16

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="3363" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.16:0 %ic_31 = phi i11 %add_ln273_15, void %for.inc48.16.split, i11 0, void %for.inc90.15.loopexit

]]></Node>
<StgValue><ssdm name="ic_31"/></StgValue>
</operation>

<operation id="3364" st_id="412" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.16:1 %icmp_ln273_15 = icmp_eq  i11 %ic_31, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_15"/></StgValue>
</operation>

<operation id="3365" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.16:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3366" st_id="412" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.16:3 %add_ln273_15 = add i11 %ic_31, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_15"/></StgValue>
</operation>

<operation id="3367" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.16:4 %br_ln273 = br i1 %icmp_ln273_15, void %for.inc48.16.split, void %for.inc84.16.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3368" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.16.preheader:0 %br_ln287 = br void %for.inc84.16

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="3369" st_id="413" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc48.16.split:2 %gmem_write_addr_16_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_16

]]></Node>
<StgValue><ssdm name="gmem_write_addr_16_read"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="3370" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.16.split:0 %zext_ln273_15 = zext i11 %ic_31

]]></Node>
<StgValue><ssdm name="zext_ln273_15"/></StgValue>
</operation>

<operation id="3371" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.16.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3372" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.16.split:3 %bitcast_ln276_15 = bitcast i32 %gmem_write_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_15"/></StgValue>
</operation>

<operation id="3373" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.16.split:4 %neighbor_features_addr_31 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_15

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_31"/></StgValue>
</operation>

<operation id="3374" st_id="414" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.16.split:5 %store_ln276 = store i32 %bitcast_ln276_15, i10 %neighbor_features_addr_31

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3375" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.16.split:6 %br_ln273 = br void %for.inc48.16

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="3376" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.16:0 %indvar_flatten146 = phi i21 %add_ln287_43, void %new.latch.for.inc84.16.split, i21 0, void %for.inc84.16.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten146"/></StgValue>
</operation>

<operation id="3377" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.16:1 %oc_16 = phi i11 %select_ln287_33, void %new.latch.for.inc84.16.split, i11 0, void %for.inc84.16.preheader

]]></Node>
<StgValue><ssdm name="oc_16"/></StgValue>
</operation>

<operation id="3378" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.16:2 %ic_32 = phi i11 %add_ln288_16, void %new.latch.for.inc84.16.split, i11 0, void %for.inc84.16.preheader

]]></Node>
<StgValue><ssdm name="ic_32"/></StgValue>
</operation>

<operation id="3379" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.16:3 %add26_16 = phi i32 %add_15, void %new.latch.for.inc84.16.split, i32 <undef>, void %for.inc84.16.preheader

]]></Node>
<StgValue><ssdm name="add26_16"/></StgValue>
</operation>

<operation id="3380" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.16:4 %zext_ln287_43 = zext i21 %indvar_flatten146

]]></Node>
<StgValue><ssdm name="zext_ln287_43"/></StgValue>
</operation>

<operation id="3381" st_id="415" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.16:5 %icmp_ln287_16 = icmp_eq  i22 %zext_ln287_43, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_16"/></StgValue>
</operation>

<operation id="3382" st_id="415" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.16:6 %add_ln287_43 = add i21 %indvar_flatten146, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_43"/></StgValue>
</operation>

<operation id="3383" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.16:7 %br_ln287 = br i1 %icmp_ln287_16, void %for.cond69.for.inc87_crit_edge.16.split, void %for.inc90.16.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3384" st_id="415" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:0 %add_ln287_16 = add i11 %oc_16, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_16"/></StgValue>
</operation>

<operation id="3385" st_id="415" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:3 %icmp_ln288_32 = icmp_eq  i11 %ic_32, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_32"/></StgValue>
</operation>

<operation id="3386" st_id="415" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:4 %select_ln287_32 = select i1 %icmp_ln288_32, i11 0, i11 %ic_32

]]></Node>
<StgValue><ssdm name="select_ln287_32"/></StgValue>
</operation>

<operation id="3387" st_id="415" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:5 %select_ln287_33 = select i1 %icmp_ln288_32, i11 %add_ln287_16, i11 %oc_16

]]></Node>
<StgValue><ssdm name="select_ln287_33"/></StgValue>
</operation>

<operation id="3388" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:8 %zext_ln290_54 = zext i11 %select_ln287_33

]]></Node>
<StgValue><ssdm name="zext_ln290_54"/></StgValue>
</operation>

<operation id="3389" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.16.split:1 %zext_ln288_16 = zext i11 %select_ln287_32

]]></Node>
<StgValue><ssdm name="zext_ln288_16"/></StgValue>
</operation>

<operation id="3390" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="14" op_0_bw="11">
<![CDATA[
for.inc84.16.split:2 %zext_ln290_12 = zext i11 %select_ln287_32

]]></Node>
<StgValue><ssdm name="zext_ln290_12"/></StgValue>
</operation>

<operation id="3391" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="14" op_3_bw="10">
<![CDATA[
for.inc84.16.split:3 %tmp_73 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i14.i10, i1 1, i14 %zext_ln290_12, i10 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3392" st_id="415" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.16.split:4 %add_ln290_24 = add i25 %tmp_73, i25 %zext_ln290_54

]]></Node>
<StgValue><ssdm name="add_ln290_24"/></StgValue>
</operation>

<operation id="3393" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.16.split:5 %zext_ln290_55 = zext i25 %add_ln290_24

]]></Node>
<StgValue><ssdm name="zext_ln290_55"/></StgValue>
</operation>

<operation id="3394" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.16.split:6 %layer_weights_12_addr_16 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_55

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_16"/></StgValue>
</operation>

<operation id="3395" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.16.split:8 %neighbor_features_addr_32 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_16

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_32"/></StgValue>
</operation>

<operation id="3396" st_id="415" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.16.split:9 %neighbor_features_load_16 = load i10 %neighbor_features_addr_32

]]></Node>
<StgValue><ssdm name="neighbor_features_load_16"/></StgValue>
</operation>

<operation id="3397" st_id="415" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.16.split:10 %layer_weights_12_load_16 = load i25 %layer_weights_12_addr_16

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_16"/></StgValue>
</operation>

<operation id="3398" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.16.split:0 %br_ln288 = br void %for.inc84.16

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="3399" st_id="416" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.16.split:9 %neighbor_features_load_16 = load i10 %neighbor_features_addr_32

]]></Node>
<StgValue><ssdm name="neighbor_features_load_16"/></StgValue>
</operation>

<operation id="3400" st_id="416" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.16.split:10 %layer_weights_12_load_16 = load i25 %layer_weights_12_addr_16

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_16"/></StgValue>
</operation>

<operation id="3401" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.16.split:11 %bitcast_ln290_49 = bitcast i32 %layer_weights_12_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln290_49"/></StgValue>
</operation>

<operation id="3402" st_id="416" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.16.split:12 %mul_15 = fmul i32 %neighbor_features_load_16, i32 %bitcast_ln290_49

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="3403" st_id="417" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:6 %first_iter_16 = icmp_eq  i11 %select_ln287_32, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_16"/></StgValue>
</operation>

<operation id="3404" st_id="417" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.16.split:12 %mul_15 = fmul i32 %neighbor_features_load_16, i32 %bitcast_ln290_49

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="3405" st_id="417" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.16.split:14 %add_ln288_16 = add i11 %select_ln287_32, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_16"/></StgValue>
</operation>

<operation id="3406" st_id="417" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.16.split:15 %icmp_ln288_33 = icmp_eq  i11 %add_ln288_16, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_33"/></StgValue>
</operation>

<operation id="3407" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.16.split:17 %br_ln288 = br i1 %icmp_ln288_33, void %new.latch.for.inc84.16.split, void %last.iter.for.inc84.16.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="3408" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:7 %zext_ln287_16 = zext i11 %select_ln287_33

]]></Node>
<StgValue><ssdm name="zext_ln287_16"/></StgValue>
</operation>

<operation id="3409" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:9 %output_features_addr_16 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_16

]]></Node>
<StgValue><ssdm name="output_features_addr_16"/></StgValue>
</operation>

<operation id="3410" st_id="418" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:10 %output_features_load_16 = load i10 %output_features_addr_16

]]></Node>
<StgValue><ssdm name="output_features_load_16"/></StgValue>
</operation>

<operation id="3411" st_id="418" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.16.split:12 %mul_15 = fmul i32 %neighbor_features_load_16, i32 %bitcast_ln290_49

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="3412" st_id="419" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:10 %output_features_load_16 = load i10 %output_features_addr_16

]]></Node>
<StgValue><ssdm name="output_features_load_16"/></StgValue>
</operation>

<operation id="3413" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
<literal name="first_iter_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.16:0 %bitcast_ln290_48 = bitcast i32 %output_features_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln290_48"/></StgValue>
</operation>

<operation id="3414" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
<literal name="first_iter_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.16:1 %br_ln288 = br void %for.inc84.16.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3415" st_id="419" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.16.split:12 %mul_15 = fmul i32 %neighbor_features_load_16, i32 %bitcast_ln290_49

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="3416" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3417" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3418" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.16.split:11 %br_ln288 = br i1 %first_iter_16, void %for.inc84.16.split, void %for.first.iter.for.inc84.16

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3419" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.16.split:0 %bitcast_ln290_4825 = phi i32 %add26_16, void %for.cond69.for.inc87_crit_edge.16.split, i32 %bitcast_ln290_48, void %for.first.iter.for.inc84.16

]]></Node>
<StgValue><ssdm name="bitcast_ln290_4825"/></StgValue>
</operation>

<operation id="3420" st_id="420" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.16.split:13 %add_15 = fadd i32 %bitcast_ln290_4825, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="3421" st_id="421" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.16.split:13 %add_15 = fadd i32 %bitcast_ln290_4825, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="3422" st_id="422" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.16.split:13 %add_15 = fadd i32 %bitcast_ln290_4825, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="3423" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.16.split:7 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3424" st_id="423" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.16.split:13 %add_15 = fadd i32 %bitcast_ln290_4825, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="3425" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.16.split:16 %bitcast_ln290_50 = bitcast i32 %add_15

]]></Node>
<StgValue><ssdm name="bitcast_ln290_50"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="3426" st_id="424" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.16.split:0 %store_ln290 = store i32 %bitcast_ln290_50, i10 %output_features_addr_16

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3427" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.16.split:1 %br_ln288 = br void %new.latch.for.inc84.16.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="3428" st_id="425" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc90.16.loopexit:0 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="3429" st_id="426" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc90.16.loopexit:0 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="3430" st_id="427" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc90.16.loopexit:0 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="3431" st_id="428" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc90.16.loopexit:0 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="3432" st_id="429" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc90.16.loopexit:0 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="3433" st_id="430" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc90.16.loopexit:0 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="3434" st_id="431" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc90.16.loopexit:0 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="3435" st_id="432" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc90.16.loopexit:0 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_17, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="3436" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.16.loopexit:1 %br_ln273 = br void %for.inc48.17

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="3437" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.17:0 %ic_33 = phi i11 %add_ln273_16, void %for.inc48.17.split, i11 0, void %for.inc90.16.loopexit

]]></Node>
<StgValue><ssdm name="ic_33"/></StgValue>
</operation>

<operation id="3438" st_id="433" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.17:1 %icmp_ln273_16 = icmp_eq  i11 %ic_33, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_16"/></StgValue>
</operation>

<operation id="3439" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.17:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3440" st_id="433" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.17:3 %add_ln273_16 = add i11 %ic_33, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_16"/></StgValue>
</operation>

<operation id="3441" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.17:4 %br_ln273 = br i1 %icmp_ln273_16, void %for.inc48.17.split, void %for.inc84.17.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3442" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.17.preheader:0 %br_ln287 = br void %for.inc84.17

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="3443" st_id="434" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc48.17.split:2 %gmem_write_addr_17_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_17

]]></Node>
<StgValue><ssdm name="gmem_write_addr_17_read"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="3444" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.17.split:0 %zext_ln273_16 = zext i11 %ic_33

]]></Node>
<StgValue><ssdm name="zext_ln273_16"/></StgValue>
</operation>

<operation id="3445" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.17.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3446" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.17.split:3 %bitcast_ln276_16 = bitcast i32 %gmem_write_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_16"/></StgValue>
</operation>

<operation id="3447" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.17.split:4 %neighbor_features_addr_33 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_16

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_33"/></StgValue>
</operation>

<operation id="3448" st_id="435" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.17.split:5 %store_ln276 = store i32 %bitcast_ln276_16, i10 %neighbor_features_addr_33

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3449" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.17.split:6 %br_ln273 = br void %for.inc48.17

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="3450" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.17:0 %indvar_flatten153 = phi i21 %add_ln287_44, void %new.latch.for.inc84.17.split, i21 0, void %for.inc84.17.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten153"/></StgValue>
</operation>

<operation id="3451" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.17:1 %oc_17 = phi i11 %select_ln287_35, void %new.latch.for.inc84.17.split, i11 0, void %for.inc84.17.preheader

]]></Node>
<StgValue><ssdm name="oc_17"/></StgValue>
</operation>

<operation id="3452" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.17:2 %ic_34 = phi i11 %add_ln288_17, void %new.latch.for.inc84.17.split, i11 0, void %for.inc84.17.preheader

]]></Node>
<StgValue><ssdm name="ic_34"/></StgValue>
</operation>

<operation id="3453" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.17:3 %add26_17 = phi i32 %add_16, void %new.latch.for.inc84.17.split, i32 <undef>, void %for.inc84.17.preheader

]]></Node>
<StgValue><ssdm name="add26_17"/></StgValue>
</operation>

<operation id="3454" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.17:4 %zext_ln287_44 = zext i21 %indvar_flatten153

]]></Node>
<StgValue><ssdm name="zext_ln287_44"/></StgValue>
</operation>

<operation id="3455" st_id="436" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.17:5 %icmp_ln287_17 = icmp_eq  i22 %zext_ln287_44, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_17"/></StgValue>
</operation>

<operation id="3456" st_id="436" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.17:6 %add_ln287_44 = add i21 %indvar_flatten153, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_44"/></StgValue>
</operation>

<operation id="3457" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.17:7 %br_ln287 = br i1 %icmp_ln287_17, void %for.cond69.for.inc87_crit_edge.17.split, void %for.inc90.17.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3458" st_id="436" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:0 %add_ln287_17 = add i11 %oc_17, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_17"/></StgValue>
</operation>

<operation id="3459" st_id="436" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:3 %icmp_ln288_34 = icmp_eq  i11 %ic_34, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_34"/></StgValue>
</operation>

<operation id="3460" st_id="436" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:4 %select_ln287_34 = select i1 %icmp_ln288_34, i11 0, i11 %ic_34

]]></Node>
<StgValue><ssdm name="select_ln287_34"/></StgValue>
</operation>

<operation id="3461" st_id="436" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:5 %select_ln287_35 = select i1 %icmp_ln288_34, i11 %add_ln287_17, i11 %oc_17

]]></Node>
<StgValue><ssdm name="select_ln287_35"/></StgValue>
</operation>

<operation id="3462" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:8 %zext_ln290_56 = zext i11 %select_ln287_35

]]></Node>
<StgValue><ssdm name="zext_ln290_56"/></StgValue>
</operation>

<operation id="3463" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.17.split:1 %zext_ln288_17 = zext i11 %select_ln287_34

]]></Node>
<StgValue><ssdm name="zext_ln288_17"/></StgValue>
</operation>

<operation id="3464" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.17.split:2 %tmp_74 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_34, i10 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="3465" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="25" op_0_bw="21">
<![CDATA[
for.inc84.17.split:3 %zext_ln290_57 = zext i21 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln290_57"/></StgValue>
</operation>

<operation id="3466" st_id="436" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.17.split:4 %add_ln290_25 = add i25 %zext_ln290_57, i25 17825792

]]></Node>
<StgValue><ssdm name="add_ln290_25"/></StgValue>
</operation>

<operation id="3467" st_id="436" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.17.split:5 %add_ln290_26 = add i25 %add_ln290_25, i25 %zext_ln290_56

]]></Node>
<StgValue><ssdm name="add_ln290_26"/></StgValue>
</operation>

<operation id="3468" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.17.split:6 %zext_ln290_58 = zext i25 %add_ln290_26

]]></Node>
<StgValue><ssdm name="zext_ln290_58"/></StgValue>
</operation>

<operation id="3469" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.17.split:7 %layer_weights_12_addr_17 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_58

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_17"/></StgValue>
</operation>

<operation id="3470" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.17.split:9 %neighbor_features_addr_34 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_17

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_34"/></StgValue>
</operation>

<operation id="3471" st_id="436" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.17.split:10 %neighbor_features_load_17 = load i10 %neighbor_features_addr_34

]]></Node>
<StgValue><ssdm name="neighbor_features_load_17"/></StgValue>
</operation>

<operation id="3472" st_id="436" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.17.split:11 %layer_weights_12_load_17 = load i25 %layer_weights_12_addr_17

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_17"/></StgValue>
</operation>

<operation id="3473" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.17.split:0 %br_ln288 = br void %for.inc84.17

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="3474" st_id="437" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.17.split:10 %neighbor_features_load_17 = load i10 %neighbor_features_addr_34

]]></Node>
<StgValue><ssdm name="neighbor_features_load_17"/></StgValue>
</operation>

<operation id="3475" st_id="437" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.17.split:11 %layer_weights_12_load_17 = load i25 %layer_weights_12_addr_17

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_17"/></StgValue>
</operation>

<operation id="3476" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.17.split:12 %bitcast_ln290_52 = bitcast i32 %layer_weights_12_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln290_52"/></StgValue>
</operation>

<operation id="3477" st_id="437" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.17.split:13 %mul_16 = fmul i32 %neighbor_features_load_17, i32 %bitcast_ln290_52

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="3478" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:6 %first_iter_17 = icmp_eq  i11 %select_ln287_34, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_17"/></StgValue>
</operation>

<operation id="3479" st_id="438" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.17.split:13 %mul_16 = fmul i32 %neighbor_features_load_17, i32 %bitcast_ln290_52

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="3480" st_id="438" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.17.split:15 %add_ln288_17 = add i11 %select_ln287_34, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_17"/></StgValue>
</operation>

<operation id="3481" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.17.split:16 %icmp_ln288_35 = icmp_eq  i11 %add_ln288_17, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_35"/></StgValue>
</operation>

<operation id="3482" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.17.split:18 %br_ln288 = br i1 %icmp_ln288_35, void %new.latch.for.inc84.17.split, void %last.iter.for.inc84.17.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="3483" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:7 %zext_ln287_17 = zext i11 %select_ln287_35

]]></Node>
<StgValue><ssdm name="zext_ln287_17"/></StgValue>
</operation>

<operation id="3484" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:9 %output_features_addr_17 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_17

]]></Node>
<StgValue><ssdm name="output_features_addr_17"/></StgValue>
</operation>

<operation id="3485" st_id="439" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:10 %output_features_load_17 = load i10 %output_features_addr_17

]]></Node>
<StgValue><ssdm name="output_features_load_17"/></StgValue>
</operation>

<operation id="3486" st_id="439" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.17.split:13 %mul_16 = fmul i32 %neighbor_features_load_17, i32 %bitcast_ln290_52

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="3487" st_id="440" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:10 %output_features_load_17 = load i10 %output_features_addr_17

]]></Node>
<StgValue><ssdm name="output_features_load_17"/></StgValue>
</operation>

<operation id="3488" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
<literal name="first_iter_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.17:0 %bitcast_ln290_51 = bitcast i32 %output_features_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln290_51"/></StgValue>
</operation>

<operation id="3489" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
<literal name="first_iter_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.17:1 %br_ln288 = br void %for.inc84.17.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3490" st_id="440" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.17.split:13 %mul_16 = fmul i32 %neighbor_features_load_17, i32 %bitcast_ln290_52

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="3491" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3492" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3493" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.17.split:11 %br_ln288 = br i1 %first_iter_17, void %for.inc84.17.split, void %for.first.iter.for.inc84.17

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3494" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.17.split:0 %bitcast_ln290_5126 = phi i32 %add26_17, void %for.cond69.for.inc87_crit_edge.17.split, i32 %bitcast_ln290_51, void %for.first.iter.for.inc84.17

]]></Node>
<StgValue><ssdm name="bitcast_ln290_5126"/></StgValue>
</operation>

<operation id="3495" st_id="441" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.17.split:14 %add_16 = fadd i32 %bitcast_ln290_5126, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="3496" st_id="442" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.17.split:14 %add_16 = fadd i32 %bitcast_ln290_5126, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="3497" st_id="443" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.17.split:14 %add_16 = fadd i32 %bitcast_ln290_5126, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="3498" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.17.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3499" st_id="444" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.17.split:14 %add_16 = fadd i32 %bitcast_ln290_5126, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="3500" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.17.split:17 %bitcast_ln290_53 = bitcast i32 %add_16

]]></Node>
<StgValue><ssdm name="bitcast_ln290_53"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="3501" st_id="445" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.17.split:0 %store_ln290 = store i32 %bitcast_ln290_53, i10 %output_features_addr_17

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3502" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.17.split:1 %br_ln288 = br void %new.latch.for.inc84.17.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="3503" st_id="446" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc90.17.loopexit:0 %empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="3504" st_id="447" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc90.17.loopexit:0 %empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="3505" st_id="448" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc90.17.loopexit:0 %empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="3506" st_id="449" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc90.17.loopexit:0 %empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="3507" st_id="450" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc90.17.loopexit:0 %empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="3508" st_id="451" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc90.17.loopexit:0 %empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="3509" st_id="452" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc90.17.loopexit:0 %empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="3510" st_id="453" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc90.17.loopexit:0 %empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_18, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="3511" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.17.loopexit:1 %br_ln273 = br void %for.inc48.18

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="3512" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.18:0 %ic_35 = phi i11 %add_ln273_17, void %for.inc48.18.split, i11 0, void %for.inc90.17.loopexit

]]></Node>
<StgValue><ssdm name="ic_35"/></StgValue>
</operation>

<operation id="3513" st_id="454" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.18:1 %icmp_ln273_17 = icmp_eq  i11 %ic_35, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_17"/></StgValue>
</operation>

<operation id="3514" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.18:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3515" st_id="454" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.18:3 %add_ln273_17 = add i11 %ic_35, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_17"/></StgValue>
</operation>

<operation id="3516" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.18:4 %br_ln273 = br i1 %icmp_ln273_17, void %for.inc48.18.split, void %for.inc84.18.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3517" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.18.preheader:0 %br_ln287 = br void %for.inc84.18

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="3518" st_id="455" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc48.18.split:2 %gmem_write_addr_18_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_18

]]></Node>
<StgValue><ssdm name="gmem_write_addr_18_read"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="3519" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.18.split:0 %zext_ln273_17 = zext i11 %ic_35

]]></Node>
<StgValue><ssdm name="zext_ln273_17"/></StgValue>
</operation>

<operation id="3520" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.18.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3521" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.18.split:3 %bitcast_ln276_17 = bitcast i32 %gmem_write_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_17"/></StgValue>
</operation>

<operation id="3522" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.18.split:4 %neighbor_features_addr_35 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_17

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_35"/></StgValue>
</operation>

<operation id="3523" st_id="456" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.18.split:5 %store_ln276 = store i32 %bitcast_ln276_17, i10 %neighbor_features_addr_35

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3524" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.18.split:6 %br_ln273 = br void %for.inc48.18

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="3525" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.18:0 %indvar_flatten160 = phi i21 %add_ln287_45, void %new.latch.for.inc84.18.split, i21 0, void %for.inc84.18.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten160"/></StgValue>
</operation>

<operation id="3526" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.18:1 %oc_18 = phi i11 %select_ln287_37, void %new.latch.for.inc84.18.split, i11 0, void %for.inc84.18.preheader

]]></Node>
<StgValue><ssdm name="oc_18"/></StgValue>
</operation>

<operation id="3527" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.18:2 %ic_36 = phi i11 %add_ln288_18, void %new.latch.for.inc84.18.split, i11 0, void %for.inc84.18.preheader

]]></Node>
<StgValue><ssdm name="ic_36"/></StgValue>
</operation>

<operation id="3528" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.18:3 %add26_18 = phi i32 %add_17, void %new.latch.for.inc84.18.split, i32 <undef>, void %for.inc84.18.preheader

]]></Node>
<StgValue><ssdm name="add26_18"/></StgValue>
</operation>

<operation id="3529" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.18:4 %zext_ln287_45 = zext i21 %indvar_flatten160

]]></Node>
<StgValue><ssdm name="zext_ln287_45"/></StgValue>
</operation>

<operation id="3530" st_id="457" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.18:5 %icmp_ln287_18 = icmp_eq  i22 %zext_ln287_45, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_18"/></StgValue>
</operation>

<operation id="3531" st_id="457" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.18:6 %add_ln287_45 = add i21 %indvar_flatten160, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_45"/></StgValue>
</operation>

<operation id="3532" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.18:7 %br_ln287 = br i1 %icmp_ln287_18, void %for.cond69.for.inc87_crit_edge.18.split, void %for.inc90.18.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3533" st_id="457" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:0 %add_ln287_18 = add i11 %oc_18, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_18"/></StgValue>
</operation>

<operation id="3534" st_id="457" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:3 %icmp_ln288_36 = icmp_eq  i11 %ic_36, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_36"/></StgValue>
</operation>

<operation id="3535" st_id="457" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:4 %select_ln287_36 = select i1 %icmp_ln288_36, i11 0, i11 %ic_36

]]></Node>
<StgValue><ssdm name="select_ln287_36"/></StgValue>
</operation>

<operation id="3536" st_id="457" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:5 %select_ln287_37 = select i1 %icmp_ln288_36, i11 %add_ln287_18, i11 %oc_18

]]></Node>
<StgValue><ssdm name="select_ln287_37"/></StgValue>
</operation>

<operation id="3537" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:8 %zext_ln290_59 = zext i11 %select_ln287_37

]]></Node>
<StgValue><ssdm name="zext_ln290_59"/></StgValue>
</operation>

<operation id="3538" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.18.split:1 %zext_ln288_18 = zext i11 %select_ln287_36

]]></Node>
<StgValue><ssdm name="zext_ln288_18"/></StgValue>
</operation>

<operation id="3539" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="25" op_0_bw="25" op_1_bw="4" op_2_bw="11" op_3_bw="10">
<![CDATA[
for.inc84.18.split:2 %tmp_75 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i4.i11.i10, i4 9, i11 %select_ln287_36, i10 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="3540" st_id="457" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.18.split:3 %add_ln290_27 = add i25 %tmp_75, i25 %zext_ln290_59

]]></Node>
<StgValue><ssdm name="add_ln290_27"/></StgValue>
</operation>

<operation id="3541" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.18.split:4 %zext_ln290_60 = zext i25 %add_ln290_27

]]></Node>
<StgValue><ssdm name="zext_ln290_60"/></StgValue>
</operation>

<operation id="3542" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.18.split:5 %layer_weights_12_addr_18 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_60

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_18"/></StgValue>
</operation>

<operation id="3543" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.18.split:7 %neighbor_features_addr_36 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_18

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_36"/></StgValue>
</operation>

<operation id="3544" st_id="457" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.18.split:8 %neighbor_features_load_18 = load i10 %neighbor_features_addr_36

]]></Node>
<StgValue><ssdm name="neighbor_features_load_18"/></StgValue>
</operation>

<operation id="3545" st_id="457" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.18.split:9 %layer_weights_12_load_18 = load i25 %layer_weights_12_addr_18

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_18"/></StgValue>
</operation>

<operation id="3546" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.18.split:0 %br_ln288 = br void %for.inc84.18

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="3547" st_id="458" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.18.split:8 %neighbor_features_load_18 = load i10 %neighbor_features_addr_36

]]></Node>
<StgValue><ssdm name="neighbor_features_load_18"/></StgValue>
</operation>

<operation id="3548" st_id="458" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.18.split:9 %layer_weights_12_load_18 = load i25 %layer_weights_12_addr_18

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_18"/></StgValue>
</operation>

<operation id="3549" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.18.split:10 %bitcast_ln290_55 = bitcast i32 %layer_weights_12_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln290_55"/></StgValue>
</operation>

<operation id="3550" st_id="458" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.18.split:11 %mul_17 = fmul i32 %neighbor_features_load_18, i32 %bitcast_ln290_55

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="3551" st_id="459" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:6 %first_iter_18 = icmp_eq  i11 %select_ln287_36, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_18"/></StgValue>
</operation>

<operation id="3552" st_id="459" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.18.split:11 %mul_17 = fmul i32 %neighbor_features_load_18, i32 %bitcast_ln290_55

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="3553" st_id="459" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.18.split:13 %add_ln288_18 = add i11 %select_ln287_36, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_18"/></StgValue>
</operation>

<operation id="3554" st_id="459" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.18.split:14 %icmp_ln288_37 = icmp_eq  i11 %add_ln288_18, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_37"/></StgValue>
</operation>

<operation id="3555" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.18.split:16 %br_ln288 = br i1 %icmp_ln288_37, void %new.latch.for.inc84.18.split, void %last.iter.for.inc84.18.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="3556" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:7 %zext_ln287_18 = zext i11 %select_ln287_37

]]></Node>
<StgValue><ssdm name="zext_ln287_18"/></StgValue>
</operation>

<operation id="3557" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:9 %output_features_addr_18 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_18

]]></Node>
<StgValue><ssdm name="output_features_addr_18"/></StgValue>
</operation>

<operation id="3558" st_id="460" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:10 %output_features_load_18 = load i10 %output_features_addr_18

]]></Node>
<StgValue><ssdm name="output_features_load_18"/></StgValue>
</operation>

<operation id="3559" st_id="460" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.18.split:11 %mul_17 = fmul i32 %neighbor_features_load_18, i32 %bitcast_ln290_55

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="3560" st_id="461" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:10 %output_features_load_18 = load i10 %output_features_addr_18

]]></Node>
<StgValue><ssdm name="output_features_load_18"/></StgValue>
</operation>

<operation id="3561" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
<literal name="first_iter_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.18:0 %bitcast_ln290_54 = bitcast i32 %output_features_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln290_54"/></StgValue>
</operation>

<operation id="3562" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
<literal name="first_iter_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.18:1 %br_ln288 = br void %for.inc84.18.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3563" st_id="461" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.18.split:11 %mul_17 = fmul i32 %neighbor_features_load_18, i32 %bitcast_ln290_55

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="3564" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3565" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3566" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.18.split:11 %br_ln288 = br i1 %first_iter_18, void %for.inc84.18.split, void %for.first.iter.for.inc84.18

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3567" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.18.split:0 %bitcast_ln290_5427 = phi i32 %add26_18, void %for.cond69.for.inc87_crit_edge.18.split, i32 %bitcast_ln290_54, void %for.first.iter.for.inc84.18

]]></Node>
<StgValue><ssdm name="bitcast_ln290_5427"/></StgValue>
</operation>

<operation id="3568" st_id="462" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.18.split:12 %add_17 = fadd i32 %bitcast_ln290_5427, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="3569" st_id="463" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.18.split:12 %add_17 = fadd i32 %bitcast_ln290_5427, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="3570" st_id="464" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.18.split:12 %add_17 = fadd i32 %bitcast_ln290_5427, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="3571" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.18.split:6 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3572" st_id="465" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.18.split:12 %add_17 = fadd i32 %bitcast_ln290_5427, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="3573" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.18.split:15 %bitcast_ln290_56 = bitcast i32 %add_17

]]></Node>
<StgValue><ssdm name="bitcast_ln290_56"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="3574" st_id="466" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.18.split:0 %store_ln290 = store i32 %bitcast_ln290_56, i10 %output_features_addr_18

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3575" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.18.split:1 %br_ln288 = br void %new.latch.for.inc84.18.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="3576" st_id="467" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc90.18.loopexit:0 %empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="3577" st_id="468" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc90.18.loopexit:0 %empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="3578" st_id="469" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc90.18.loopexit:0 %empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="3579" st_id="470" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc90.18.loopexit:0 %empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="3580" st_id="471" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc90.18.loopexit:0 %empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="3581" st_id="472" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc90.18.loopexit:0 %empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="3582" st_id="473" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc90.18.loopexit:0 %empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="3583" st_id="474" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc90.18.loopexit:0 %empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_19, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="3584" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.18.loopexit:1 %br_ln273 = br void %for.inc48.19

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="3585" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.19:0 %ic_37 = phi i11 %add_ln273_18, void %for.inc48.19.split, i11 0, void %for.inc90.18.loopexit

]]></Node>
<StgValue><ssdm name="ic_37"/></StgValue>
</operation>

<operation id="3586" st_id="475" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.19:1 %icmp_ln273_18 = icmp_eq  i11 %ic_37, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_18"/></StgValue>
</operation>

<operation id="3587" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.19:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3588" st_id="475" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.19:3 %add_ln273_18 = add i11 %ic_37, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_18"/></StgValue>
</operation>

<operation id="3589" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.19:4 %br_ln273 = br i1 %icmp_ln273_18, void %for.inc48.19.split, void %for.inc84.19.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3590" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.19.preheader:0 %br_ln287 = br void %for.inc84.19

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="3591" st_id="476" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.inc48.19.split:2 %gmem_write_addr_19_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_19

]]></Node>
<StgValue><ssdm name="gmem_write_addr_19_read"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="3592" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.19.split:0 %zext_ln273_18 = zext i11 %ic_37

]]></Node>
<StgValue><ssdm name="zext_ln273_18"/></StgValue>
</operation>

<operation id="3593" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.19.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3594" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.19.split:3 %bitcast_ln276_18 = bitcast i32 %gmem_write_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_18"/></StgValue>
</operation>

<operation id="3595" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.19.split:4 %neighbor_features_addr_37 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_18

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_37"/></StgValue>
</operation>

<operation id="3596" st_id="477" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.19.split:5 %store_ln276 = store i32 %bitcast_ln276_18, i10 %neighbor_features_addr_37

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3597" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.19.split:6 %br_ln273 = br void %for.inc48.19

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="3598" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.19:0 %indvar_flatten167 = phi i21 %add_ln287_46, void %new.latch.for.inc84.19.split, i21 0, void %for.inc84.19.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten167"/></StgValue>
</operation>

<operation id="3599" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.19:1 %oc_19 = phi i11 %select_ln287_39, void %new.latch.for.inc84.19.split, i11 0, void %for.inc84.19.preheader

]]></Node>
<StgValue><ssdm name="oc_19"/></StgValue>
</operation>

<operation id="3600" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.19:2 %ic_38 = phi i11 %add_ln288_19, void %new.latch.for.inc84.19.split, i11 0, void %for.inc84.19.preheader

]]></Node>
<StgValue><ssdm name="ic_38"/></StgValue>
</operation>

<operation id="3601" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.19:3 %add26_19 = phi i32 %add_18, void %new.latch.for.inc84.19.split, i32 <undef>, void %for.inc84.19.preheader

]]></Node>
<StgValue><ssdm name="add26_19"/></StgValue>
</operation>

<operation id="3602" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.19:4 %zext_ln287_46 = zext i21 %indvar_flatten167

]]></Node>
<StgValue><ssdm name="zext_ln287_46"/></StgValue>
</operation>

<operation id="3603" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.19:5 %icmp_ln287_19 = icmp_eq  i22 %zext_ln287_46, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_19"/></StgValue>
</operation>

<operation id="3604" st_id="478" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.19:6 %add_ln287_46 = add i21 %indvar_flatten167, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_46"/></StgValue>
</operation>

<operation id="3605" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.19:7 %br_ln287 = br i1 %icmp_ln287_19, void %for.cond69.for.inc87_crit_edge.19.split, void %for.inc90.19.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3606" st_id="478" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:0 %add_ln287_19 = add i11 %oc_19, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_19"/></StgValue>
</operation>

<operation id="3607" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:3 %icmp_ln288_38 = icmp_eq  i11 %ic_38, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_38"/></StgValue>
</operation>

<operation id="3608" st_id="478" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:4 %select_ln287_38 = select i1 %icmp_ln288_38, i11 0, i11 %ic_38

]]></Node>
<StgValue><ssdm name="select_ln287_38"/></StgValue>
</operation>

<operation id="3609" st_id="478" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:5 %select_ln287_39 = select i1 %icmp_ln288_38, i11 %add_ln287_19, i11 %oc_19

]]></Node>
<StgValue><ssdm name="select_ln287_39"/></StgValue>
</operation>

<operation id="3610" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:8 %zext_ln290_61 = zext i11 %select_ln287_39

]]></Node>
<StgValue><ssdm name="zext_ln290_61"/></StgValue>
</operation>

<operation id="3611" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.19.split:1 %zext_ln288_19 = zext i11 %select_ln287_38

]]></Node>
<StgValue><ssdm name="zext_ln288_19"/></StgValue>
</operation>

<operation id="3612" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.19.split:2 %tmp_76 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_38, i10 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3613" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="25" op_0_bw="21">
<![CDATA[
for.inc84.19.split:3 %zext_ln290_62 = zext i21 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln290_62"/></StgValue>
</operation>

<operation id="3614" st_id="478" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.19.split:4 %add_ln290_28 = add i25 %zext_ln290_62, i25 19922944

]]></Node>
<StgValue><ssdm name="add_ln290_28"/></StgValue>
</operation>

<operation id="3615" st_id="478" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.19.split:5 %add_ln290_29 = add i25 %add_ln290_28, i25 %zext_ln290_61

]]></Node>
<StgValue><ssdm name="add_ln290_29"/></StgValue>
</operation>

<operation id="3616" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.19.split:6 %zext_ln290_63 = zext i25 %add_ln290_29

]]></Node>
<StgValue><ssdm name="zext_ln290_63"/></StgValue>
</operation>

<operation id="3617" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.19.split:7 %layer_weights_12_addr_19 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_63

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_19"/></StgValue>
</operation>

<operation id="3618" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.19.split:9 %neighbor_features_addr_38 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_19

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_38"/></StgValue>
</operation>

<operation id="3619" st_id="478" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.19.split:10 %neighbor_features_load_19 = load i10 %neighbor_features_addr_38

]]></Node>
<StgValue><ssdm name="neighbor_features_load_19"/></StgValue>
</operation>

<operation id="3620" st_id="478" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.19.split:11 %layer_weights_12_load_19 = load i25 %layer_weights_12_addr_19

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_19"/></StgValue>
</operation>

<operation id="3621" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.19.split:0 %br_ln288 = br void %for.inc84.19

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="3622" st_id="479" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.19.split:10 %neighbor_features_load_19 = load i10 %neighbor_features_addr_38

]]></Node>
<StgValue><ssdm name="neighbor_features_load_19"/></StgValue>
</operation>

<operation id="3623" st_id="479" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.19.split:11 %layer_weights_12_load_19 = load i25 %layer_weights_12_addr_19

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_19"/></StgValue>
</operation>

<operation id="3624" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.19.split:12 %bitcast_ln290_58 = bitcast i32 %layer_weights_12_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln290_58"/></StgValue>
</operation>

<operation id="3625" st_id="479" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.19.split:13 %mul_18 = fmul i32 %neighbor_features_load_19, i32 %bitcast_ln290_58

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="3626" st_id="480" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:6 %first_iter_19 = icmp_eq  i11 %select_ln287_38, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_19"/></StgValue>
</operation>

<operation id="3627" st_id="480" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.19.split:13 %mul_18 = fmul i32 %neighbor_features_load_19, i32 %bitcast_ln290_58

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="3628" st_id="480" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.19.split:15 %add_ln288_19 = add i11 %select_ln287_38, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_19"/></StgValue>
</operation>

<operation id="3629" st_id="480" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.19.split:16 %icmp_ln288_39 = icmp_eq  i11 %add_ln288_19, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_39"/></StgValue>
</operation>

<operation id="3630" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.19.split:18 %br_ln288 = br i1 %icmp_ln288_39, void %new.latch.for.inc84.19.split, void %last.iter.for.inc84.19.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="3631" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:7 %zext_ln287_19 = zext i11 %select_ln287_39

]]></Node>
<StgValue><ssdm name="zext_ln287_19"/></StgValue>
</operation>

<operation id="3632" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:9 %output_features_addr_19 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_19

]]></Node>
<StgValue><ssdm name="output_features_addr_19"/></StgValue>
</operation>

<operation id="3633" st_id="481" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:10 %output_features_load_19 = load i10 %output_features_addr_19

]]></Node>
<StgValue><ssdm name="output_features_load_19"/></StgValue>
</operation>

<operation id="3634" st_id="481" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.19.split:13 %mul_18 = fmul i32 %neighbor_features_load_19, i32 %bitcast_ln290_58

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="3635" st_id="482" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:10 %output_features_load_19 = load i10 %output_features_addr_19

]]></Node>
<StgValue><ssdm name="output_features_load_19"/></StgValue>
</operation>

<operation id="3636" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
<literal name="first_iter_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.19:0 %bitcast_ln290_57 = bitcast i32 %output_features_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln290_57"/></StgValue>
</operation>

<operation id="3637" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
<literal name="first_iter_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.19:1 %br_ln288 = br void %for.inc84.19.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3638" st_id="482" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.19.split:13 %mul_18 = fmul i32 %neighbor_features_load_19, i32 %bitcast_ln290_58

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="3639" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3640" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3641" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.19.split:11 %br_ln288 = br i1 %first_iter_19, void %for.inc84.19.split, void %for.first.iter.for.inc84.19

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3642" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.19.split:0 %bitcast_ln290_5728 = phi i32 %add26_19, void %for.cond69.for.inc87_crit_edge.19.split, i32 %bitcast_ln290_57, void %for.first.iter.for.inc84.19

]]></Node>
<StgValue><ssdm name="bitcast_ln290_5728"/></StgValue>
</operation>

<operation id="3643" st_id="483" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.19.split:14 %add_18 = fadd i32 %bitcast_ln290_5728, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="3644" st_id="484" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.19.split:14 %add_18 = fadd i32 %bitcast_ln290_5728, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="3645" st_id="485" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.19.split:14 %add_18 = fadd i32 %bitcast_ln290_5728, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="3646" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.19.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3647" st_id="486" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.19.split:14 %add_18 = fadd i32 %bitcast_ln290_5728, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="3648" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.19.split:17 %bitcast_ln290_59 = bitcast i32 %add_18

]]></Node>
<StgValue><ssdm name="bitcast_ln290_59"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="3649" st_id="487" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.19.split:0 %store_ln290 = store i32 %bitcast_ln290_59, i10 %output_features_addr_19

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3650" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.19.split:1 %br_ln288 = br void %new.latch.for.inc84.19.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="3651" st_id="488" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc90.19.loopexit:0 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="3652" st_id="489" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc90.19.loopexit:0 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="3653" st_id="490" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc90.19.loopexit:0 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="3654" st_id="491" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc90.19.loopexit:0 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="3655" st_id="492" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc90.19.loopexit:0 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="3656" st_id="493" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc90.19.loopexit:0 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="3657" st_id="494" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc90.19.loopexit:0 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="3658" st_id="495" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc90.19.loopexit:0 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_20, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="3659" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.19.loopexit:1 %br_ln273 = br void %for.inc48.20

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="3660" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.20:0 %ic_39 = phi i11 %add_ln273_19, void %for.inc48.20.split, i11 0, void %for.inc90.19.loopexit

]]></Node>
<StgValue><ssdm name="ic_39"/></StgValue>
</operation>

<operation id="3661" st_id="496" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.20:1 %icmp_ln273_19 = icmp_eq  i11 %ic_39, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_19"/></StgValue>
</operation>

<operation id="3662" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.20:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3663" st_id="496" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.20:3 %add_ln273_19 = add i11 %ic_39, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_19"/></StgValue>
</operation>

<operation id="3664" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.20:4 %br_ln273 = br i1 %icmp_ln273_19, void %for.inc48.20.split, void %for.inc84.20.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3665" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.20.preheader:0 %br_ln287 = br void %for.inc84.20

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="3666" st_id="497" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc48.20.split:2 %gmem_write_addr_20_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_20

]]></Node>
<StgValue><ssdm name="gmem_write_addr_20_read"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="3667" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.20.split:0 %zext_ln273_19 = zext i11 %ic_39

]]></Node>
<StgValue><ssdm name="zext_ln273_19"/></StgValue>
</operation>

<operation id="3668" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.20.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3669" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.20.split:3 %bitcast_ln276_19 = bitcast i32 %gmem_write_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_19"/></StgValue>
</operation>

<operation id="3670" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.20.split:4 %neighbor_features_addr_39 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_19

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_39"/></StgValue>
</operation>

<operation id="3671" st_id="498" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.20.split:5 %store_ln276 = store i32 %bitcast_ln276_19, i10 %neighbor_features_addr_39

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3672" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.20.split:6 %br_ln273 = br void %for.inc48.20

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="3673" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.20:0 %indvar_flatten174 = phi i21 %add_ln287_47, void %new.latch.for.inc84.20.split, i21 0, void %for.inc84.20.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten174"/></StgValue>
</operation>

<operation id="3674" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.20:1 %oc_20 = phi i11 %select_ln287_41, void %new.latch.for.inc84.20.split, i11 0, void %for.inc84.20.preheader

]]></Node>
<StgValue><ssdm name="oc_20"/></StgValue>
</operation>

<operation id="3675" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.20:2 %ic_40 = phi i11 %add_ln288_20, void %new.latch.for.inc84.20.split, i11 0, void %for.inc84.20.preheader

]]></Node>
<StgValue><ssdm name="ic_40"/></StgValue>
</operation>

<operation id="3676" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.20:3 %add26_20 = phi i32 %add_19, void %new.latch.for.inc84.20.split, i32 <undef>, void %for.inc84.20.preheader

]]></Node>
<StgValue><ssdm name="add26_20"/></StgValue>
</operation>

<operation id="3677" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.20:4 %zext_ln287_47 = zext i21 %indvar_flatten174

]]></Node>
<StgValue><ssdm name="zext_ln287_47"/></StgValue>
</operation>

<operation id="3678" st_id="499" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.20:5 %icmp_ln287_20 = icmp_eq  i22 %zext_ln287_47, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_20"/></StgValue>
</operation>

<operation id="3679" st_id="499" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.20:6 %add_ln287_47 = add i21 %indvar_flatten174, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_47"/></StgValue>
</operation>

<operation id="3680" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.20:7 %br_ln287 = br i1 %icmp_ln287_20, void %for.cond69.for.inc87_crit_edge.20.split, void %for.inc90.20.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3681" st_id="499" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:0 %add_ln287_20 = add i11 %oc_20, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_20"/></StgValue>
</operation>

<operation id="3682" st_id="499" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:3 %icmp_ln288_40 = icmp_eq  i11 %ic_40, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_40"/></StgValue>
</operation>

<operation id="3683" st_id="499" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:4 %select_ln287_40 = select i1 %icmp_ln288_40, i11 0, i11 %ic_40

]]></Node>
<StgValue><ssdm name="select_ln287_40"/></StgValue>
</operation>

<operation id="3684" st_id="499" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:5 %select_ln287_41 = select i1 %icmp_ln288_40, i11 %add_ln287_20, i11 %oc_20

]]></Node>
<StgValue><ssdm name="select_ln287_41"/></StgValue>
</operation>

<operation id="3685" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:8 %zext_ln290_64 = zext i11 %select_ln287_41

]]></Node>
<StgValue><ssdm name="zext_ln290_64"/></StgValue>
</operation>

<operation id="3686" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.20.split:1 %zext_ln288_20 = zext i11 %select_ln287_40

]]></Node>
<StgValue><ssdm name="zext_ln288_20"/></StgValue>
</operation>

<operation id="3687" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="11">
<![CDATA[
for.inc84.20.split:2 %zext_ln290_15 = zext i11 %select_ln287_40

]]></Node>
<StgValue><ssdm name="zext_ln290_15"/></StgValue>
</operation>

<operation id="3688" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="25" op_0_bw="25" op_1_bw="3" op_2_bw="12" op_3_bw="10">
<![CDATA[
for.inc84.20.split:3 %tmp_77 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i3.i12.i10, i3 5, i12 %zext_ln290_15, i10 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="3689" st_id="499" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.20.split:4 %add_ln290_30 = add i25 %tmp_77, i25 %zext_ln290_64

]]></Node>
<StgValue><ssdm name="add_ln290_30"/></StgValue>
</operation>

<operation id="3690" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.20.split:5 %zext_ln290_65 = zext i25 %add_ln290_30

]]></Node>
<StgValue><ssdm name="zext_ln290_65"/></StgValue>
</operation>

<operation id="3691" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.20.split:6 %layer_weights_12_addr_20 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_65

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_20"/></StgValue>
</operation>

<operation id="3692" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.20.split:8 %neighbor_features_addr_40 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_20

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_40"/></StgValue>
</operation>

<operation id="3693" st_id="499" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.20.split:9 %neighbor_features_load_20 = load i10 %neighbor_features_addr_40

]]></Node>
<StgValue><ssdm name="neighbor_features_load_20"/></StgValue>
</operation>

<operation id="3694" st_id="499" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.20.split:10 %layer_weights_12_load_20 = load i25 %layer_weights_12_addr_20

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_20"/></StgValue>
</operation>

<operation id="3695" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.20.split:0 %br_ln288 = br void %for.inc84.20

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="3696" st_id="500" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.20.split:9 %neighbor_features_load_20 = load i10 %neighbor_features_addr_40

]]></Node>
<StgValue><ssdm name="neighbor_features_load_20"/></StgValue>
</operation>

<operation id="3697" st_id="500" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.20.split:10 %layer_weights_12_load_20 = load i25 %layer_weights_12_addr_20

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_20"/></StgValue>
</operation>

<operation id="3698" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.20.split:11 %bitcast_ln290_61 = bitcast i32 %layer_weights_12_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln290_61"/></StgValue>
</operation>

<operation id="3699" st_id="500" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.20.split:12 %mul_19 = fmul i32 %neighbor_features_load_20, i32 %bitcast_ln290_61

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="3700" st_id="501" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:6 %first_iter_20 = icmp_eq  i11 %select_ln287_40, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_20"/></StgValue>
</operation>

<operation id="3701" st_id="501" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.20.split:12 %mul_19 = fmul i32 %neighbor_features_load_20, i32 %bitcast_ln290_61

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="3702" st_id="501" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.20.split:14 %add_ln288_20 = add i11 %select_ln287_40, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_20"/></StgValue>
</operation>

<operation id="3703" st_id="501" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.20.split:15 %icmp_ln288_41 = icmp_eq  i11 %add_ln288_20, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_41"/></StgValue>
</operation>

<operation id="3704" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.20.split:17 %br_ln288 = br i1 %icmp_ln288_41, void %new.latch.for.inc84.20.split, void %last.iter.for.inc84.20.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="3705" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:7 %zext_ln287_20 = zext i11 %select_ln287_41

]]></Node>
<StgValue><ssdm name="zext_ln287_20"/></StgValue>
</operation>

<operation id="3706" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:9 %output_features_addr_20 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_20

]]></Node>
<StgValue><ssdm name="output_features_addr_20"/></StgValue>
</operation>

<operation id="3707" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:10 %output_features_load_20 = load i10 %output_features_addr_20

]]></Node>
<StgValue><ssdm name="output_features_load_20"/></StgValue>
</operation>

<operation id="3708" st_id="502" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.20.split:12 %mul_19 = fmul i32 %neighbor_features_load_20, i32 %bitcast_ln290_61

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="3709" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:10 %output_features_load_20 = load i10 %output_features_addr_20

]]></Node>
<StgValue><ssdm name="output_features_load_20"/></StgValue>
</operation>

<operation id="3710" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
<literal name="first_iter_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.20:0 %bitcast_ln290_60 = bitcast i32 %output_features_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln290_60"/></StgValue>
</operation>

<operation id="3711" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
<literal name="first_iter_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.20:1 %br_ln288 = br void %for.inc84.20.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3712" st_id="503" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.20.split:12 %mul_19 = fmul i32 %neighbor_features_load_20, i32 %bitcast_ln290_61

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="3713" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3714" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3715" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.20.split:11 %br_ln288 = br i1 %first_iter_20, void %for.inc84.20.split, void %for.first.iter.for.inc84.20

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3716" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.20.split:0 %bitcast_ln290_6029 = phi i32 %add26_20, void %for.cond69.for.inc87_crit_edge.20.split, i32 %bitcast_ln290_60, void %for.first.iter.for.inc84.20

]]></Node>
<StgValue><ssdm name="bitcast_ln290_6029"/></StgValue>
</operation>

<operation id="3717" st_id="504" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.20.split:13 %add_19 = fadd i32 %bitcast_ln290_6029, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="3718" st_id="505" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.20.split:13 %add_19 = fadd i32 %bitcast_ln290_6029, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="3719" st_id="506" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.20.split:13 %add_19 = fadd i32 %bitcast_ln290_6029, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="3720" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.20.split:7 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3721" st_id="507" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.20.split:13 %add_19 = fadd i32 %bitcast_ln290_6029, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="3722" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.20.split:16 %bitcast_ln290_62 = bitcast i32 %add_19

]]></Node>
<StgValue><ssdm name="bitcast_ln290_62"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="3723" st_id="508" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.20.split:0 %store_ln290 = store i32 %bitcast_ln290_62, i10 %output_features_addr_20

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3724" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.20.split:1 %br_ln288 = br void %new.latch.for.inc84.20.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="3725" st_id="509" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc90.20.loopexit:0 %empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="3726" st_id="510" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc90.20.loopexit:0 %empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="3727" st_id="511" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc90.20.loopexit:0 %empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="3728" st_id="512" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc90.20.loopexit:0 %empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="3729" st_id="513" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc90.20.loopexit:0 %empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="3730" st_id="514" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc90.20.loopexit:0 %empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="3731" st_id="515" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc90.20.loopexit:0 %empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="3732" st_id="516" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc90.20.loopexit:0 %empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_21, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="3733" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.20.loopexit:1 %br_ln273 = br void %for.inc48.21

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="3734" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.21:0 %ic_41 = phi i11 %add_ln273_20, void %for.inc48.21.split, i11 0, void %for.inc90.20.loopexit

]]></Node>
<StgValue><ssdm name="ic_41"/></StgValue>
</operation>

<operation id="3735" st_id="517" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.21:1 %icmp_ln273_20 = icmp_eq  i11 %ic_41, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_20"/></StgValue>
</operation>

<operation id="3736" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.21:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3737" st_id="517" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.21:3 %add_ln273_20 = add i11 %ic_41, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_20"/></StgValue>
</operation>

<operation id="3738" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.21:4 %br_ln273 = br i1 %icmp_ln273_20, void %for.inc48.21.split, void %for.inc84.21.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3739" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.21.preheader:0 %br_ln287 = br void %for.inc84.21

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="3740" st_id="518" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc48.21.split:2 %gmem_write_addr_21_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_21

]]></Node>
<StgValue><ssdm name="gmem_write_addr_21_read"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="3741" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.21.split:0 %zext_ln273_20 = zext i11 %ic_41

]]></Node>
<StgValue><ssdm name="zext_ln273_20"/></StgValue>
</operation>

<operation id="3742" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.21.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3743" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.21.split:3 %bitcast_ln276_20 = bitcast i32 %gmem_write_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_20"/></StgValue>
</operation>

<operation id="3744" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.21.split:4 %neighbor_features_addr_41 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_20

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_41"/></StgValue>
</operation>

<operation id="3745" st_id="519" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.21.split:5 %store_ln276 = store i32 %bitcast_ln276_20, i10 %neighbor_features_addr_41

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3746" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.21.split:6 %br_ln273 = br void %for.inc48.21

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="3747" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.21:0 %indvar_flatten181 = phi i21 %add_ln287_48, void %new.latch.for.inc84.21.split, i21 0, void %for.inc84.21.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten181"/></StgValue>
</operation>

<operation id="3748" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.21:1 %oc_21 = phi i11 %select_ln287_43, void %new.latch.for.inc84.21.split, i11 0, void %for.inc84.21.preheader

]]></Node>
<StgValue><ssdm name="oc_21"/></StgValue>
</operation>

<operation id="3749" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.21:2 %ic_42 = phi i11 %add_ln288_21, void %new.latch.for.inc84.21.split, i11 0, void %for.inc84.21.preheader

]]></Node>
<StgValue><ssdm name="ic_42"/></StgValue>
</operation>

<operation id="3750" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.21:3 %add26_21 = phi i32 %add_20, void %new.latch.for.inc84.21.split, i32 <undef>, void %for.inc84.21.preheader

]]></Node>
<StgValue><ssdm name="add26_21"/></StgValue>
</operation>

<operation id="3751" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.21:4 %zext_ln287_48 = zext i21 %indvar_flatten181

]]></Node>
<StgValue><ssdm name="zext_ln287_48"/></StgValue>
</operation>

<operation id="3752" st_id="520" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.21:5 %icmp_ln287_21 = icmp_eq  i22 %zext_ln287_48, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_21"/></StgValue>
</operation>

<operation id="3753" st_id="520" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.21:6 %add_ln287_48 = add i21 %indvar_flatten181, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_48"/></StgValue>
</operation>

<operation id="3754" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.21:7 %br_ln287 = br i1 %icmp_ln287_21, void %for.cond69.for.inc87_crit_edge.21.split, void %for.inc90.21.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3755" st_id="520" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:0 %add_ln287_21 = add i11 %oc_21, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_21"/></StgValue>
</operation>

<operation id="3756" st_id="520" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:3 %icmp_ln288_42 = icmp_eq  i11 %ic_42, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_42"/></StgValue>
</operation>

<operation id="3757" st_id="520" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:4 %select_ln287_42 = select i1 %icmp_ln288_42, i11 0, i11 %ic_42

]]></Node>
<StgValue><ssdm name="select_ln287_42"/></StgValue>
</operation>

<operation id="3758" st_id="520" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:5 %select_ln287_43 = select i1 %icmp_ln288_42, i11 %add_ln287_21, i11 %oc_21

]]></Node>
<StgValue><ssdm name="select_ln287_43"/></StgValue>
</operation>

<operation id="3759" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:8 %zext_ln290_66 = zext i11 %select_ln287_43

]]></Node>
<StgValue><ssdm name="zext_ln290_66"/></StgValue>
</operation>

<operation id="3760" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.21.split:1 %zext_ln288_21 = zext i11 %select_ln287_42

]]></Node>
<StgValue><ssdm name="zext_ln288_21"/></StgValue>
</operation>

<operation id="3761" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.21.split:2 %tmp_78 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_42, i10 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="3762" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="25" op_0_bw="21">
<![CDATA[
for.inc84.21.split:3 %zext_ln290_67 = zext i21 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln290_67"/></StgValue>
</operation>

<operation id="3763" st_id="520" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.21.split:4 %add_ln290_31 = add i25 %zext_ln290_67, i25 22020096

]]></Node>
<StgValue><ssdm name="add_ln290_31"/></StgValue>
</operation>

<operation id="3764" st_id="520" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.21.split:5 %add_ln290_32 = add i25 %add_ln290_31, i25 %zext_ln290_66

]]></Node>
<StgValue><ssdm name="add_ln290_32"/></StgValue>
</operation>

<operation id="3765" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.21.split:6 %zext_ln290_68 = zext i25 %add_ln290_32

]]></Node>
<StgValue><ssdm name="zext_ln290_68"/></StgValue>
</operation>

<operation id="3766" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.21.split:7 %layer_weights_12_addr_21 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_68

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_21"/></StgValue>
</operation>

<operation id="3767" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.21.split:9 %neighbor_features_addr_42 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_21

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_42"/></StgValue>
</operation>

<operation id="3768" st_id="520" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.21.split:10 %neighbor_features_load_21 = load i10 %neighbor_features_addr_42

]]></Node>
<StgValue><ssdm name="neighbor_features_load_21"/></StgValue>
</operation>

<operation id="3769" st_id="520" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.21.split:11 %layer_weights_12_load_21 = load i25 %layer_weights_12_addr_21

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_21"/></StgValue>
</operation>

<operation id="3770" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.21.split:0 %br_ln288 = br void %for.inc84.21

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="3771" st_id="521" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.21.split:10 %neighbor_features_load_21 = load i10 %neighbor_features_addr_42

]]></Node>
<StgValue><ssdm name="neighbor_features_load_21"/></StgValue>
</operation>

<operation id="3772" st_id="521" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.21.split:11 %layer_weights_12_load_21 = load i25 %layer_weights_12_addr_21

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_21"/></StgValue>
</operation>

<operation id="3773" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.21.split:12 %bitcast_ln290_64 = bitcast i32 %layer_weights_12_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln290_64"/></StgValue>
</operation>

<operation id="3774" st_id="521" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.21.split:13 %mul_20 = fmul i32 %neighbor_features_load_21, i32 %bitcast_ln290_64

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="3775" st_id="522" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:6 %first_iter_21 = icmp_eq  i11 %select_ln287_42, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_21"/></StgValue>
</operation>

<operation id="3776" st_id="522" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.21.split:13 %mul_20 = fmul i32 %neighbor_features_load_21, i32 %bitcast_ln290_64

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="3777" st_id="522" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.21.split:15 %add_ln288_21 = add i11 %select_ln287_42, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_21"/></StgValue>
</operation>

<operation id="3778" st_id="522" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.21.split:16 %icmp_ln288_43 = icmp_eq  i11 %add_ln288_21, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_43"/></StgValue>
</operation>

<operation id="3779" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.21.split:18 %br_ln288 = br i1 %icmp_ln288_43, void %new.latch.for.inc84.21.split, void %last.iter.for.inc84.21.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="3780" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:7 %zext_ln287_21 = zext i11 %select_ln287_43

]]></Node>
<StgValue><ssdm name="zext_ln287_21"/></StgValue>
</operation>

<operation id="3781" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:9 %output_features_addr_21 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_21

]]></Node>
<StgValue><ssdm name="output_features_addr_21"/></StgValue>
</operation>

<operation id="3782" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:10 %output_features_load_21 = load i10 %output_features_addr_21

]]></Node>
<StgValue><ssdm name="output_features_load_21"/></StgValue>
</operation>

<operation id="3783" st_id="523" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.21.split:13 %mul_20 = fmul i32 %neighbor_features_load_21, i32 %bitcast_ln290_64

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="3784" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:10 %output_features_load_21 = load i10 %output_features_addr_21

]]></Node>
<StgValue><ssdm name="output_features_load_21"/></StgValue>
</operation>

<operation id="3785" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
<literal name="first_iter_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.21:0 %bitcast_ln290_63 = bitcast i32 %output_features_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln290_63"/></StgValue>
</operation>

<operation id="3786" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
<literal name="first_iter_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.21:1 %br_ln288 = br void %for.inc84.21.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3787" st_id="524" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.21.split:13 %mul_20 = fmul i32 %neighbor_features_load_21, i32 %bitcast_ln290_64

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="3788" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3789" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3790" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.21.split:11 %br_ln288 = br i1 %first_iter_21, void %for.inc84.21.split, void %for.first.iter.for.inc84.21

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3791" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.21.split:0 %bitcast_ln290_6330 = phi i32 %add26_21, void %for.cond69.for.inc87_crit_edge.21.split, i32 %bitcast_ln290_63, void %for.first.iter.for.inc84.21

]]></Node>
<StgValue><ssdm name="bitcast_ln290_6330"/></StgValue>
</operation>

<operation id="3792" st_id="525" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.21.split:14 %add_20 = fadd i32 %bitcast_ln290_6330, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="3793" st_id="526" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.21.split:14 %add_20 = fadd i32 %bitcast_ln290_6330, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="3794" st_id="527" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.21.split:14 %add_20 = fadd i32 %bitcast_ln290_6330, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="3795" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.21.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3796" st_id="528" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.21.split:14 %add_20 = fadd i32 %bitcast_ln290_6330, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="3797" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.21.split:17 %bitcast_ln290_65 = bitcast i32 %add_20

]]></Node>
<StgValue><ssdm name="bitcast_ln290_65"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="3798" st_id="529" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.21.split:0 %store_ln290 = store i32 %bitcast_ln290_65, i10 %output_features_addr_21

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3799" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.21.split:1 %br_ln288 = br void %new.latch.for.inc84.21.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="3800" st_id="530" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc90.21.loopexit:0 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="3801" st_id="531" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc90.21.loopexit:0 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="3802" st_id="532" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc90.21.loopexit:0 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="3803" st_id="533" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc90.21.loopexit:0 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="3804" st_id="534" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc90.21.loopexit:0 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="3805" st_id="535" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc90.21.loopexit:0 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="3806" st_id="536" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc90.21.loopexit:0 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="3807" st_id="537" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc90.21.loopexit:0 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_22, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="3808" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.21.loopexit:1 %br_ln273 = br void %for.inc48.22

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="3809" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.22:0 %ic_43 = phi i11 %add_ln273_21, void %for.inc48.22.split, i11 0, void %for.inc90.21.loopexit

]]></Node>
<StgValue><ssdm name="ic_43"/></StgValue>
</operation>

<operation id="3810" st_id="538" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.22:1 %icmp_ln273_21 = icmp_eq  i11 %ic_43, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_21"/></StgValue>
</operation>

<operation id="3811" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.22:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3812" st_id="538" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.22:3 %add_ln273_21 = add i11 %ic_43, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_21"/></StgValue>
</operation>

<operation id="3813" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.22:4 %br_ln273 = br i1 %icmp_ln273_21, void %for.inc48.22.split, void %for.inc84.22.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3814" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.22.preheader:0 %br_ln287 = br void %for.inc84.22

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="3815" st_id="539" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc48.22.split:2 %gmem_write_addr_22_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_22

]]></Node>
<StgValue><ssdm name="gmem_write_addr_22_read"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="3816" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.22.split:0 %zext_ln273_21 = zext i11 %ic_43

]]></Node>
<StgValue><ssdm name="zext_ln273_21"/></StgValue>
</operation>

<operation id="3817" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.22.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3818" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.22.split:3 %bitcast_ln276_21 = bitcast i32 %gmem_write_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_21"/></StgValue>
</operation>

<operation id="3819" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.22.split:4 %neighbor_features_addr_43 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_21

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_43"/></StgValue>
</operation>

<operation id="3820" st_id="540" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.22.split:5 %store_ln276 = store i32 %bitcast_ln276_21, i10 %neighbor_features_addr_43

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3821" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.22.split:6 %br_ln273 = br void %for.inc48.22

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="3822" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.22:0 %indvar_flatten188 = phi i21 %add_ln287_49, void %new.latch.for.inc84.22.split, i21 0, void %for.inc84.22.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten188"/></StgValue>
</operation>

<operation id="3823" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.22:1 %oc_22 = phi i11 %select_ln287_45, void %new.latch.for.inc84.22.split, i11 0, void %for.inc84.22.preheader

]]></Node>
<StgValue><ssdm name="oc_22"/></StgValue>
</operation>

<operation id="3824" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.22:2 %ic_44 = phi i11 %add_ln288_22, void %new.latch.for.inc84.22.split, i11 0, void %for.inc84.22.preheader

]]></Node>
<StgValue><ssdm name="ic_44"/></StgValue>
</operation>

<operation id="3825" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.22:3 %add26_22 = phi i32 %add_21, void %new.latch.for.inc84.22.split, i32 <undef>, void %for.inc84.22.preheader

]]></Node>
<StgValue><ssdm name="add26_22"/></StgValue>
</operation>

<operation id="3826" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.22:4 %zext_ln287_49 = zext i21 %indvar_flatten188

]]></Node>
<StgValue><ssdm name="zext_ln287_49"/></StgValue>
</operation>

<operation id="3827" st_id="541" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.22:5 %icmp_ln287_22 = icmp_eq  i22 %zext_ln287_49, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_22"/></StgValue>
</operation>

<operation id="3828" st_id="541" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.22:6 %add_ln287_49 = add i21 %indvar_flatten188, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_49"/></StgValue>
</operation>

<operation id="3829" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.22:7 %br_ln287 = br i1 %icmp_ln287_22, void %for.cond69.for.inc87_crit_edge.22.split, void %for.inc90.22.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3830" st_id="541" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:0 %add_ln287_22 = add i11 %oc_22, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_22"/></StgValue>
</operation>

<operation id="3831" st_id="541" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:3 %icmp_ln288_44 = icmp_eq  i11 %ic_44, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_44"/></StgValue>
</operation>

<operation id="3832" st_id="541" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:4 %select_ln287_44 = select i1 %icmp_ln288_44, i11 0, i11 %ic_44

]]></Node>
<StgValue><ssdm name="select_ln287_44"/></StgValue>
</operation>

<operation id="3833" st_id="541" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:5 %select_ln287_45 = select i1 %icmp_ln288_44, i11 %add_ln287_22, i11 %oc_22

]]></Node>
<StgValue><ssdm name="select_ln287_45"/></StgValue>
</operation>

<operation id="3834" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:8 %zext_ln290_69 = zext i11 %select_ln287_45

]]></Node>
<StgValue><ssdm name="zext_ln290_69"/></StgValue>
</operation>

<operation id="3835" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.22.split:1 %zext_ln288_22 = zext i11 %select_ln287_44

]]></Node>
<StgValue><ssdm name="zext_ln288_22"/></StgValue>
</operation>

<operation id="3836" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="25" op_0_bw="25" op_1_bw="4" op_2_bw="11" op_3_bw="10">
<![CDATA[
for.inc84.22.split:2 %tmp_79 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i4.i11.i10, i4 11, i11 %select_ln287_44, i10 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="3837" st_id="541" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.22.split:3 %add_ln290_33 = add i25 %tmp_79, i25 %zext_ln290_69

]]></Node>
<StgValue><ssdm name="add_ln290_33"/></StgValue>
</operation>

<operation id="3838" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.22.split:4 %zext_ln290_70 = zext i25 %add_ln290_33

]]></Node>
<StgValue><ssdm name="zext_ln290_70"/></StgValue>
</operation>

<operation id="3839" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.22.split:5 %layer_weights_12_addr_22 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_70

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_22"/></StgValue>
</operation>

<operation id="3840" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.22.split:7 %neighbor_features_addr_44 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_22

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_44"/></StgValue>
</operation>

<operation id="3841" st_id="541" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.22.split:8 %neighbor_features_load_22 = load i10 %neighbor_features_addr_44

]]></Node>
<StgValue><ssdm name="neighbor_features_load_22"/></StgValue>
</operation>

<operation id="3842" st_id="541" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.22.split:9 %layer_weights_12_load_22 = load i25 %layer_weights_12_addr_22

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_22"/></StgValue>
</operation>

<operation id="3843" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.22.split:0 %br_ln288 = br void %for.inc84.22

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="3844" st_id="542" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.22.split:8 %neighbor_features_load_22 = load i10 %neighbor_features_addr_44

]]></Node>
<StgValue><ssdm name="neighbor_features_load_22"/></StgValue>
</operation>

<operation id="3845" st_id="542" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.22.split:9 %layer_weights_12_load_22 = load i25 %layer_weights_12_addr_22

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_22"/></StgValue>
</operation>

<operation id="3846" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.22.split:10 %bitcast_ln290_67 = bitcast i32 %layer_weights_12_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln290_67"/></StgValue>
</operation>

<operation id="3847" st_id="542" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.22.split:11 %mul_21 = fmul i32 %neighbor_features_load_22, i32 %bitcast_ln290_67

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="3848" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:6 %first_iter_22 = icmp_eq  i11 %select_ln287_44, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_22"/></StgValue>
</operation>

<operation id="3849" st_id="543" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.22.split:11 %mul_21 = fmul i32 %neighbor_features_load_22, i32 %bitcast_ln290_67

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="3850" st_id="543" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.22.split:13 %add_ln288_22 = add i11 %select_ln287_44, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_22"/></StgValue>
</operation>

<operation id="3851" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.22.split:14 %icmp_ln288_45 = icmp_eq  i11 %add_ln288_22, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_45"/></StgValue>
</operation>

<operation id="3852" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.22.split:16 %br_ln288 = br i1 %icmp_ln288_45, void %new.latch.for.inc84.22.split, void %last.iter.for.inc84.22.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="3853" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:7 %zext_ln287_22 = zext i11 %select_ln287_45

]]></Node>
<StgValue><ssdm name="zext_ln287_22"/></StgValue>
</operation>

<operation id="3854" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:9 %output_features_addr_22 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_22

]]></Node>
<StgValue><ssdm name="output_features_addr_22"/></StgValue>
</operation>

<operation id="3855" st_id="544" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:10 %output_features_load_22 = load i10 %output_features_addr_22

]]></Node>
<StgValue><ssdm name="output_features_load_22"/></StgValue>
</operation>

<operation id="3856" st_id="544" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.22.split:11 %mul_21 = fmul i32 %neighbor_features_load_22, i32 %bitcast_ln290_67

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="3857" st_id="545" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:10 %output_features_load_22 = load i10 %output_features_addr_22

]]></Node>
<StgValue><ssdm name="output_features_load_22"/></StgValue>
</operation>

<operation id="3858" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
<literal name="first_iter_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.22:0 %bitcast_ln290_66 = bitcast i32 %output_features_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln290_66"/></StgValue>
</operation>

<operation id="3859" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
<literal name="first_iter_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.22:1 %br_ln288 = br void %for.inc84.22.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3860" st_id="545" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.22.split:11 %mul_21 = fmul i32 %neighbor_features_load_22, i32 %bitcast_ln290_67

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="3861" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3862" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3863" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.22.split:11 %br_ln288 = br i1 %first_iter_22, void %for.inc84.22.split, void %for.first.iter.for.inc84.22

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3864" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.22.split:0 %bitcast_ln290_6631 = phi i32 %add26_22, void %for.cond69.for.inc87_crit_edge.22.split, i32 %bitcast_ln290_66, void %for.first.iter.for.inc84.22

]]></Node>
<StgValue><ssdm name="bitcast_ln290_6631"/></StgValue>
</operation>

<operation id="3865" st_id="546" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.22.split:12 %add_21 = fadd i32 %bitcast_ln290_6631, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="3866" st_id="547" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.22.split:12 %add_21 = fadd i32 %bitcast_ln290_6631, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="3867" st_id="548" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.22.split:12 %add_21 = fadd i32 %bitcast_ln290_6631, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="3868" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.22.split:6 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3869" st_id="549" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.22.split:12 %add_21 = fadd i32 %bitcast_ln290_6631, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="3870" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.22.split:15 %bitcast_ln290_68 = bitcast i32 %add_21

]]></Node>
<StgValue><ssdm name="bitcast_ln290_68"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="3871" st_id="550" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.22.split:0 %store_ln290 = store i32 %bitcast_ln290_68, i10 %output_features_addr_22

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3872" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.22.split:1 %br_ln288 = br void %new.latch.for.inc84.22.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="3873" st_id="551" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc90.22.loopexit:0 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="3874" st_id="552" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc90.22.loopexit:0 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="3875" st_id="553" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc90.22.loopexit:0 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="3876" st_id="554" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc90.22.loopexit:0 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="3877" st_id="555" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc90.22.loopexit:0 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="3878" st_id="556" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc90.22.loopexit:0 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="3879" st_id="557" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc90.22.loopexit:0 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="3880" st_id="558" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc90.22.loopexit:0 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_23, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="3881" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.22.loopexit:1 %br_ln273 = br void %for.inc48.23

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="3882" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.23:0 %ic_45 = phi i11 %add_ln273_22, void %for.inc48.23.split, i11 0, void %for.inc90.22.loopexit

]]></Node>
<StgValue><ssdm name="ic_45"/></StgValue>
</operation>

<operation id="3883" st_id="559" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.23:1 %icmp_ln273_22 = icmp_eq  i11 %ic_45, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_22"/></StgValue>
</operation>

<operation id="3884" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.23:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3885" st_id="559" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.23:3 %add_ln273_22 = add i11 %ic_45, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_22"/></StgValue>
</operation>

<operation id="3886" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.23:4 %br_ln273 = br i1 %icmp_ln273_22, void %for.inc48.23.split, void %for.inc84.23.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3887" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.23.preheader:0 %br_ln287 = br void %for.inc84.23

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="3888" st_id="560" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc48.23.split:2 %gmem_write_addr_23_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_23

]]></Node>
<StgValue><ssdm name="gmem_write_addr_23_read"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="3889" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.23.split:0 %zext_ln273_22 = zext i11 %ic_45

]]></Node>
<StgValue><ssdm name="zext_ln273_22"/></StgValue>
</operation>

<operation id="3890" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.23.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3891" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.23.split:3 %bitcast_ln276_22 = bitcast i32 %gmem_write_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_22"/></StgValue>
</operation>

<operation id="3892" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.23.split:4 %neighbor_features_addr_45 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_22

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_45"/></StgValue>
</operation>

<operation id="3893" st_id="561" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.23.split:5 %store_ln276 = store i32 %bitcast_ln276_22, i10 %neighbor_features_addr_45

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3894" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.23.split:6 %br_ln273 = br void %for.inc48.23

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="3895" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.23:0 %indvar_flatten195 = phi i21 %add_ln287_50, void %new.latch.for.inc84.23.split, i21 0, void %for.inc84.23.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten195"/></StgValue>
</operation>

<operation id="3896" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.23:1 %oc_23 = phi i11 %select_ln287_47, void %new.latch.for.inc84.23.split, i11 0, void %for.inc84.23.preheader

]]></Node>
<StgValue><ssdm name="oc_23"/></StgValue>
</operation>

<operation id="3897" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.23:2 %ic_46 = phi i11 %add_ln288_23, void %new.latch.for.inc84.23.split, i11 0, void %for.inc84.23.preheader

]]></Node>
<StgValue><ssdm name="ic_46"/></StgValue>
</operation>

<operation id="3898" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.23:3 %add26_23 = phi i32 %add_22, void %new.latch.for.inc84.23.split, i32 <undef>, void %for.inc84.23.preheader

]]></Node>
<StgValue><ssdm name="add26_23"/></StgValue>
</operation>

<operation id="3899" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.23:4 %zext_ln287_50 = zext i21 %indvar_flatten195

]]></Node>
<StgValue><ssdm name="zext_ln287_50"/></StgValue>
</operation>

<operation id="3900" st_id="562" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.23:5 %icmp_ln287_23 = icmp_eq  i22 %zext_ln287_50, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_23"/></StgValue>
</operation>

<operation id="3901" st_id="562" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.23:6 %add_ln287_50 = add i21 %indvar_flatten195, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_50"/></StgValue>
</operation>

<operation id="3902" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.23:7 %br_ln287 = br i1 %icmp_ln287_23, void %for.cond69.for.inc87_crit_edge.23.split, void %for.inc90.23.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3903" st_id="562" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:0 %add_ln287_23 = add i11 %oc_23, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_23"/></StgValue>
</operation>

<operation id="3904" st_id="562" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:3 %icmp_ln288_46 = icmp_eq  i11 %ic_46, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_46"/></StgValue>
</operation>

<operation id="3905" st_id="562" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:4 %select_ln287_46 = select i1 %icmp_ln288_46, i11 0, i11 %ic_46

]]></Node>
<StgValue><ssdm name="select_ln287_46"/></StgValue>
</operation>

<operation id="3906" st_id="562" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:5 %select_ln287_47 = select i1 %icmp_ln288_46, i11 %add_ln287_23, i11 %oc_23

]]></Node>
<StgValue><ssdm name="select_ln287_47"/></StgValue>
</operation>

<operation id="3907" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:8 %zext_ln290_71 = zext i11 %select_ln287_47

]]></Node>
<StgValue><ssdm name="zext_ln290_71"/></StgValue>
</operation>

<operation id="3908" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.23.split:1 %zext_ln288_23 = zext i11 %select_ln287_46

]]></Node>
<StgValue><ssdm name="zext_ln288_23"/></StgValue>
</operation>

<operation id="3909" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.23.split:2 %tmp_80 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_46, i10 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="3910" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="25" op_0_bw="21">
<![CDATA[
for.inc84.23.split:3 %zext_ln290_72 = zext i21 %tmp_80

]]></Node>
<StgValue><ssdm name="zext_ln290_72"/></StgValue>
</operation>

<operation id="3911" st_id="562" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.23.split:4 %add_ln290_34 = add i25 %zext_ln290_72, i25 24117248

]]></Node>
<StgValue><ssdm name="add_ln290_34"/></StgValue>
</operation>

<operation id="3912" st_id="562" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.23.split:5 %add_ln290_35 = add i25 %add_ln290_34, i25 %zext_ln290_71

]]></Node>
<StgValue><ssdm name="add_ln290_35"/></StgValue>
</operation>

<operation id="3913" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.23.split:6 %zext_ln290_73 = zext i25 %add_ln290_35

]]></Node>
<StgValue><ssdm name="zext_ln290_73"/></StgValue>
</operation>

<operation id="3914" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.23.split:7 %layer_weights_12_addr_23 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_73

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_23"/></StgValue>
</operation>

<operation id="3915" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.23.split:9 %neighbor_features_addr_46 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_23

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_46"/></StgValue>
</operation>

<operation id="3916" st_id="562" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.23.split:10 %neighbor_features_load_23 = load i10 %neighbor_features_addr_46

]]></Node>
<StgValue><ssdm name="neighbor_features_load_23"/></StgValue>
</operation>

<operation id="3917" st_id="562" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.23.split:11 %layer_weights_12_load_23 = load i25 %layer_weights_12_addr_23

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_23"/></StgValue>
</operation>

<operation id="3918" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.23.split:0 %br_ln288 = br void %for.inc84.23

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="3919" st_id="563" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.23.split:10 %neighbor_features_load_23 = load i10 %neighbor_features_addr_46

]]></Node>
<StgValue><ssdm name="neighbor_features_load_23"/></StgValue>
</operation>

<operation id="3920" st_id="563" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.23.split:11 %layer_weights_12_load_23 = load i25 %layer_weights_12_addr_23

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_23"/></StgValue>
</operation>

<operation id="3921" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.23.split:12 %bitcast_ln290_70 = bitcast i32 %layer_weights_12_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln290_70"/></StgValue>
</operation>

<operation id="3922" st_id="563" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.23.split:13 %mul_22 = fmul i32 %neighbor_features_load_23, i32 %bitcast_ln290_70

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="3923" st_id="564" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:6 %first_iter_23 = icmp_eq  i11 %select_ln287_46, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_23"/></StgValue>
</operation>

<operation id="3924" st_id="564" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.23.split:13 %mul_22 = fmul i32 %neighbor_features_load_23, i32 %bitcast_ln290_70

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="3925" st_id="564" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.23.split:15 %add_ln288_23 = add i11 %select_ln287_46, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_23"/></StgValue>
</operation>

<operation id="3926" st_id="564" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.23.split:16 %icmp_ln288_47 = icmp_eq  i11 %add_ln288_23, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_47"/></StgValue>
</operation>

<operation id="3927" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.23.split:18 %br_ln288 = br i1 %icmp_ln288_47, void %new.latch.for.inc84.23.split, void %last.iter.for.inc84.23.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="3928" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:7 %zext_ln287_23 = zext i11 %select_ln287_47

]]></Node>
<StgValue><ssdm name="zext_ln287_23"/></StgValue>
</operation>

<operation id="3929" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:9 %output_features_addr_23 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_23

]]></Node>
<StgValue><ssdm name="output_features_addr_23"/></StgValue>
</operation>

<operation id="3930" st_id="565" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:10 %output_features_load_23 = load i10 %output_features_addr_23

]]></Node>
<StgValue><ssdm name="output_features_load_23"/></StgValue>
</operation>

<operation id="3931" st_id="565" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.23.split:13 %mul_22 = fmul i32 %neighbor_features_load_23, i32 %bitcast_ln290_70

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="3932" st_id="566" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:10 %output_features_load_23 = load i10 %output_features_addr_23

]]></Node>
<StgValue><ssdm name="output_features_load_23"/></StgValue>
</operation>

<operation id="3933" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
<literal name="first_iter_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.23:0 %bitcast_ln290_69 = bitcast i32 %output_features_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln290_69"/></StgValue>
</operation>

<operation id="3934" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
<literal name="first_iter_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.23:1 %br_ln288 = br void %for.inc84.23.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3935" st_id="566" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.23.split:13 %mul_22 = fmul i32 %neighbor_features_load_23, i32 %bitcast_ln290_70

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="3936" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3937" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3938" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.23.split:11 %br_ln288 = br i1 %first_iter_23, void %for.inc84.23.split, void %for.first.iter.for.inc84.23

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="3939" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.23.split:0 %bitcast_ln290_6932 = phi i32 %add26_23, void %for.cond69.for.inc87_crit_edge.23.split, i32 %bitcast_ln290_69, void %for.first.iter.for.inc84.23

]]></Node>
<StgValue><ssdm name="bitcast_ln290_6932"/></StgValue>
</operation>

<operation id="3940" st_id="567" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.23.split:14 %add_22 = fadd i32 %bitcast_ln290_6932, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="3941" st_id="568" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.23.split:14 %add_22 = fadd i32 %bitcast_ln290_6932, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="3942" st_id="569" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.23.split:14 %add_22 = fadd i32 %bitcast_ln290_6932, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="3943" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.23.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="3944" st_id="570" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.23.split:14 %add_22 = fadd i32 %bitcast_ln290_6932, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="3945" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.23.split:17 %bitcast_ln290_71 = bitcast i32 %add_22

]]></Node>
<StgValue><ssdm name="bitcast_ln290_71"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="3946" st_id="571" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.23.split:0 %store_ln290 = store i32 %bitcast_ln290_71, i10 %output_features_addr_23

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="3947" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.23.split:1 %br_ln288 = br void %new.latch.for.inc84.23.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="3948" st_id="572" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc90.23.loopexit:0 %empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="3949" st_id="573" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc90.23.loopexit:0 %empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="3950" st_id="574" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc90.23.loopexit:0 %empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="3951" st_id="575" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc90.23.loopexit:0 %empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="3952" st_id="576" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc90.23.loopexit:0 %empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="3953" st_id="577" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc90.23.loopexit:0 %empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="3954" st_id="578" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc90.23.loopexit:0 %empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="3955" st_id="579" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc90.23.loopexit:0 %empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_24, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="3956" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.23.loopexit:1 %br_ln273 = br void %for.inc48.24

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="3957" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.24:0 %ic_47 = phi i11 %add_ln273_23, void %for.inc48.24.split, i11 0, void %for.inc90.23.loopexit

]]></Node>
<StgValue><ssdm name="ic_47"/></StgValue>
</operation>

<operation id="3958" st_id="580" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.24:1 %icmp_ln273_23 = icmp_eq  i11 %ic_47, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_23"/></StgValue>
</operation>

<operation id="3959" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.24:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3960" st_id="580" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.24:3 %add_ln273_23 = add i11 %ic_47, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_23"/></StgValue>
</operation>

<operation id="3961" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.24:4 %br_ln273 = br i1 %icmp_ln273_23, void %for.inc48.24.split, void %for.inc84.24.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="3962" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.24.preheader:0 %br_ln287 = br void %for.inc84.24

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="3963" st_id="581" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc48.24.split:2 %gmem_write_addr_24_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_24

]]></Node>
<StgValue><ssdm name="gmem_write_addr_24_read"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="3964" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.24.split:0 %zext_ln273_23 = zext i11 %ic_47

]]></Node>
<StgValue><ssdm name="zext_ln273_23"/></StgValue>
</operation>

<operation id="3965" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.24.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="3966" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.24.split:3 %bitcast_ln276_23 = bitcast i32 %gmem_write_addr_24_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_23"/></StgValue>
</operation>

<operation id="3967" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.24.split:4 %neighbor_features_addr_47 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_23

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_47"/></StgValue>
</operation>

<operation id="3968" st_id="582" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.24.split:5 %store_ln276 = store i32 %bitcast_ln276_23, i10 %neighbor_features_addr_47

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="3969" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.24.split:6 %br_ln273 = br void %for.inc48.24

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="3970" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.24:0 %indvar_flatten202 = phi i21 %add_ln287_51, void %new.latch.for.inc84.24.split, i21 0, void %for.inc84.24.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten202"/></StgValue>
</operation>

<operation id="3971" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.24:1 %oc_24 = phi i11 %select_ln287_49, void %new.latch.for.inc84.24.split, i11 0, void %for.inc84.24.preheader

]]></Node>
<StgValue><ssdm name="oc_24"/></StgValue>
</operation>

<operation id="3972" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.24:2 %ic_48 = phi i11 %add_ln288_24, void %new.latch.for.inc84.24.split, i11 0, void %for.inc84.24.preheader

]]></Node>
<StgValue><ssdm name="ic_48"/></StgValue>
</operation>

<operation id="3973" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.24:3 %add26_24 = phi i32 %add_23, void %new.latch.for.inc84.24.split, i32 <undef>, void %for.inc84.24.preheader

]]></Node>
<StgValue><ssdm name="add26_24"/></StgValue>
</operation>

<operation id="3974" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.24:4 %zext_ln287_51 = zext i21 %indvar_flatten202

]]></Node>
<StgValue><ssdm name="zext_ln287_51"/></StgValue>
</operation>

<operation id="3975" st_id="583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.24:5 %icmp_ln287_24 = icmp_eq  i22 %zext_ln287_51, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_24"/></StgValue>
</operation>

<operation id="3976" st_id="583" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.24:6 %add_ln287_51 = add i21 %indvar_flatten202, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_51"/></StgValue>
</operation>

<operation id="3977" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.24:7 %br_ln287 = br i1 %icmp_ln287_24, void %for.cond69.for.inc87_crit_edge.24.split, void %for.inc90.24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="3978" st_id="583" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:0 %add_ln287_24 = add i11 %oc_24, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_24"/></StgValue>
</operation>

<operation id="3979" st_id="583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:3 %icmp_ln288_48 = icmp_eq  i11 %ic_48, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_48"/></StgValue>
</operation>

<operation id="3980" st_id="583" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:4 %select_ln287_48 = select i1 %icmp_ln288_48, i11 0, i11 %ic_48

]]></Node>
<StgValue><ssdm name="select_ln287_48"/></StgValue>
</operation>

<operation id="3981" st_id="583" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:5 %select_ln287_49 = select i1 %icmp_ln288_48, i11 %add_ln287_24, i11 %oc_24

]]></Node>
<StgValue><ssdm name="select_ln287_49"/></StgValue>
</operation>

<operation id="3982" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:8 %zext_ln290_74 = zext i11 %select_ln287_49

]]></Node>
<StgValue><ssdm name="zext_ln290_74"/></StgValue>
</operation>

<operation id="3983" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.24.split:1 %zext_ln288_24 = zext i11 %select_ln287_48

]]></Node>
<StgValue><ssdm name="zext_ln288_24"/></StgValue>
</operation>

<operation id="3984" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="13" op_0_bw="11">
<![CDATA[
for.inc84.24.split:2 %zext_ln290_18 = zext i11 %select_ln287_48

]]></Node>
<StgValue><ssdm name="zext_ln290_18"/></StgValue>
</operation>

<operation id="3985" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="13" op_3_bw="10">
<![CDATA[
for.inc84.24.split:3 %tmp_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i13.i10, i1 1, i13 %zext_ln290_18, i10 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="3986" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.24.split:4 %sext_ln290_4 = sext i24 %tmp_81

]]></Node>
<StgValue><ssdm name="sext_ln290_4"/></StgValue>
</operation>

<operation id="3987" st_id="583" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.24.split:5 %add_ln290_36 = add i25 %sext_ln290_4, i25 %zext_ln290_74

]]></Node>
<StgValue><ssdm name="add_ln290_36"/></StgValue>
</operation>

<operation id="3988" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.24.split:6 %zext_ln290_75 = zext i25 %add_ln290_36

]]></Node>
<StgValue><ssdm name="zext_ln290_75"/></StgValue>
</operation>

<operation id="3989" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.24.split:7 %layer_weights_12_addr_24 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_75

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_24"/></StgValue>
</operation>

<operation id="3990" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.24.split:9 %neighbor_features_addr_48 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_24

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_48"/></StgValue>
</operation>

<operation id="3991" st_id="583" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.24.split:10 %neighbor_features_load_24 = load i10 %neighbor_features_addr_48

]]></Node>
<StgValue><ssdm name="neighbor_features_load_24"/></StgValue>
</operation>

<operation id="3992" st_id="583" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.24.split:11 %layer_weights_12_load_24 = load i25 %layer_weights_12_addr_24

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_24"/></StgValue>
</operation>

<operation id="3993" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.24.split:0 %br_ln288 = br void %for.inc84.24

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="3994" st_id="584" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.24.split:10 %neighbor_features_load_24 = load i10 %neighbor_features_addr_48

]]></Node>
<StgValue><ssdm name="neighbor_features_load_24"/></StgValue>
</operation>

<operation id="3995" st_id="584" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.24.split:11 %layer_weights_12_load_24 = load i25 %layer_weights_12_addr_24

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_24"/></StgValue>
</operation>

<operation id="3996" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.24.split:12 %bitcast_ln290_73 = bitcast i32 %layer_weights_12_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln290_73"/></StgValue>
</operation>

<operation id="3997" st_id="584" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.24.split:13 %mul_23 = fmul i32 %neighbor_features_load_24, i32 %bitcast_ln290_73

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="3998" st_id="585" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:6 %first_iter_24 = icmp_eq  i11 %select_ln287_48, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_24"/></StgValue>
</operation>

<operation id="3999" st_id="585" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.24.split:13 %mul_23 = fmul i32 %neighbor_features_load_24, i32 %bitcast_ln290_73

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="4000" st_id="585" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.24.split:15 %add_ln288_24 = add i11 %select_ln287_48, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_24"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="4001" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:7 %zext_ln287_24 = zext i11 %select_ln287_49

]]></Node>
<StgValue><ssdm name="zext_ln287_24"/></StgValue>
</operation>

<operation id="4002" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:9 %output_features_addr_24 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_24

]]></Node>
<StgValue><ssdm name="output_features_addr_24"/></StgValue>
</operation>

<operation id="4003" st_id="586" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:10 %output_features_load_24 = load i10 %output_features_addr_24

]]></Node>
<StgValue><ssdm name="output_features_load_24"/></StgValue>
</operation>

<operation id="4004" st_id="586" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.24.split:13 %mul_23 = fmul i32 %neighbor_features_load_24, i32 %bitcast_ln290_73

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="4005" st_id="586" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.24.split:16 %icmp_ln288_49 = icmp_eq  i11 %add_ln288_24, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_49"/></StgValue>
</operation>

<operation id="4006" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.24.split:18 %br_ln288 = br i1 %icmp_ln288_49, void %new.latch.for.inc84.24.split, void %last.iter.for.inc84.24.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="4007" st_id="587" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:10 %output_features_load_24 = load i10 %output_features_addr_24

]]></Node>
<StgValue><ssdm name="output_features_load_24"/></StgValue>
</operation>

<operation id="4008" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
<literal name="first_iter_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.24:0 %bitcast_ln290_72 = bitcast i32 %output_features_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln290_72"/></StgValue>
</operation>

<operation id="4009" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
<literal name="first_iter_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.24:1 %br_ln288 = br void %for.inc84.24.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="4010" st_id="587" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.24.split:13 %mul_23 = fmul i32 %neighbor_features_load_24, i32 %bitcast_ln290_73

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="4011" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4012" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4013" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.24.split:11 %br_ln288 = br i1 %first_iter_24, void %for.inc84.24.split, void %for.first.iter.for.inc84.24

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="4014" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.24.split:0 %bitcast_ln290_7233 = phi i32 %add26_24, void %for.cond69.for.inc87_crit_edge.24.split, i32 %bitcast_ln290_72, void %for.first.iter.for.inc84.24

]]></Node>
<StgValue><ssdm name="bitcast_ln290_7233"/></StgValue>
</operation>

<operation id="4015" st_id="588" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.24.split:14 %add_23 = fadd i32 %bitcast_ln290_7233, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="4016" st_id="589" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.24.split:14 %add_23 = fadd i32 %bitcast_ln290_7233, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="4017" st_id="590" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.24.split:14 %add_23 = fadd i32 %bitcast_ln290_7233, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="4018" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.24.split:8 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="4019" st_id="591" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.24.split:14 %add_23 = fadd i32 %bitcast_ln290_7233, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>

<operation id="4020" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.24.split:17 %bitcast_ln290_74 = bitcast i32 %add_23

]]></Node>
<StgValue><ssdm name="bitcast_ln290_74"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="4021" st_id="592" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.24.split:0 %store_ln290 = store i32 %bitcast_ln290_74, i10 %output_features_addr_24

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="4022" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.24.split:1 %br_ln288 = br void %new.latch.for.inc84.24.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="4023" st_id="593" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc90.24.loopexit:0 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="4024" st_id="594" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc90.24.loopexit:0 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="4025" st_id="595" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc90.24.loopexit:0 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="4026" st_id="596" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc90.24.loopexit:0 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="4027" st_id="597" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc90.24.loopexit:0 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="4028" st_id="598" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc90.24.loopexit:0 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="4029" st_id="599" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc90.24.loopexit:0 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="4030" st_id="600" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc90.24.loopexit:0 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_25, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="4031" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.24.loopexit:1 %br_ln273 = br void %for.inc48.25

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="4032" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.25:0 %ic_49 = phi i11 %add_ln273_24, void %for.inc48.25.split, i11 0, void %for.inc90.24.loopexit

]]></Node>
<StgValue><ssdm name="ic_49"/></StgValue>
</operation>

<operation id="4033" st_id="601" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.25:1 %icmp_ln273_24 = icmp_eq  i11 %ic_49, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_24"/></StgValue>
</operation>

<operation id="4034" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.25:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4035" st_id="601" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.25:3 %add_ln273_24 = add i11 %ic_49, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_24"/></StgValue>
</operation>

<operation id="4036" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.25:4 %br_ln273 = br i1 %icmp_ln273_24, void %for.inc48.25.split, void %for.inc84.25.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="4037" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.25.preheader:0 %br_ln287 = br void %for.inc84.25

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="4038" st_id="602" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.inc48.25.split:2 %gmem_write_addr_25_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_25

]]></Node>
<StgValue><ssdm name="gmem_write_addr_25_read"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="4039" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.25.split:0 %zext_ln273_24 = zext i11 %ic_49

]]></Node>
<StgValue><ssdm name="zext_ln273_24"/></StgValue>
</operation>

<operation id="4040" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.25.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="4041" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.25.split:3 %bitcast_ln276_24 = bitcast i32 %gmem_write_addr_25_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_24"/></StgValue>
</operation>

<operation id="4042" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.25.split:4 %neighbor_features_addr_49 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_24

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_49"/></StgValue>
</operation>

<operation id="4043" st_id="603" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.25.split:5 %store_ln276 = store i32 %bitcast_ln276_24, i10 %neighbor_features_addr_49

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="4044" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.25.split:6 %br_ln273 = br void %for.inc48.25

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="4045" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.25:0 %indvar_flatten209 = phi i21 %add_ln287_52, void %new.latch.for.inc84.25.split, i21 0, void %for.inc84.25.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten209"/></StgValue>
</operation>

<operation id="4046" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.25:1 %oc_25 = phi i11 %select_ln287_51, void %new.latch.for.inc84.25.split, i11 0, void %for.inc84.25.preheader

]]></Node>
<StgValue><ssdm name="oc_25"/></StgValue>
</operation>

<operation id="4047" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.25:2 %ic_50 = phi i11 %add_ln288_25, void %new.latch.for.inc84.25.split, i11 0, void %for.inc84.25.preheader

]]></Node>
<StgValue><ssdm name="ic_50"/></StgValue>
</operation>

<operation id="4048" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.25:3 %add26_25 = phi i32 %add_24, void %new.latch.for.inc84.25.split, i32 <undef>, void %for.inc84.25.preheader

]]></Node>
<StgValue><ssdm name="add26_25"/></StgValue>
</operation>

<operation id="4049" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.25:4 %zext_ln287_52 = zext i21 %indvar_flatten209

]]></Node>
<StgValue><ssdm name="zext_ln287_52"/></StgValue>
</operation>

<operation id="4050" st_id="604" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.25:5 %icmp_ln287_25 = icmp_eq  i22 %zext_ln287_52, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_25"/></StgValue>
</operation>

<operation id="4051" st_id="604" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.25:6 %add_ln287_52 = add i21 %indvar_flatten209, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_52"/></StgValue>
</operation>

<operation id="4052" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.25:7 %br_ln287 = br i1 %icmp_ln287_25, void %for.cond69.for.inc87_crit_edge.25.split, void %for.inc90.25.loopexit

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="4053" st_id="604" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:0 %add_ln287_25 = add i11 %oc_25, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_25"/></StgValue>
</operation>

<operation id="4054" st_id="604" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:3 %icmp_ln288_50 = icmp_eq  i11 %ic_50, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_50"/></StgValue>
</operation>

<operation id="4055" st_id="604" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:4 %select_ln287_50 = select i1 %icmp_ln288_50, i11 0, i11 %ic_50

]]></Node>
<StgValue><ssdm name="select_ln287_50"/></StgValue>
</operation>

<operation id="4056" st_id="604" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:5 %select_ln287_51 = select i1 %icmp_ln288_50, i11 %add_ln287_25, i11 %oc_25

]]></Node>
<StgValue><ssdm name="select_ln287_51"/></StgValue>
</operation>

<operation id="4057" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="24" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:8 %zext_ln290_76 = zext i11 %select_ln287_51

]]></Node>
<StgValue><ssdm name="zext_ln290_76"/></StgValue>
</operation>

<operation id="4058" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.25.split:1 %zext_ln288_25 = zext i11 %select_ln287_50

]]></Node>
<StgValue><ssdm name="zext_ln288_25"/></StgValue>
</operation>

<operation id="4059" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
for.inc84.25.split:2 %tmp_82 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %select_ln287_50, i10 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="4060" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="24" op_0_bw="21">
<![CDATA[
for.inc84.25.split:3 %zext_ln290_77 = zext i21 %tmp_82

]]></Node>
<StgValue><ssdm name="zext_ln290_77"/></StgValue>
</operation>

<operation id="4061" st_id="604" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.25.split:4 %add_ln290_37 = add i24 %zext_ln290_77, i24 9437184

]]></Node>
<StgValue><ssdm name="add_ln290_37"/></StgValue>
</operation>

<operation id="4062" st_id="604" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.25.split:5 %add_ln290_38 = add i24 %add_ln290_37, i24 %zext_ln290_76

]]></Node>
<StgValue><ssdm name="add_ln290_38"/></StgValue>
</operation>

<operation id="4063" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.25.split:6 %sext_ln290_5 = sext i24 %add_ln290_38

]]></Node>
<StgValue><ssdm name="sext_ln290_5"/></StgValue>
</operation>

<operation id="4064" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.25.split:7 %zext_ln290_78 = zext i25 %sext_ln290_5

]]></Node>
<StgValue><ssdm name="zext_ln290_78"/></StgValue>
</operation>

<operation id="4065" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.25.split:8 %layer_weights_12_addr_25 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_78

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_25"/></StgValue>
</operation>

<operation id="4066" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.25.split:10 %neighbor_features_addr_50 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_25

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_50"/></StgValue>
</operation>

<operation id="4067" st_id="604" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.25.split:11 %neighbor_features_load_25 = load i10 %neighbor_features_addr_50

]]></Node>
<StgValue><ssdm name="neighbor_features_load_25"/></StgValue>
</operation>

<operation id="4068" st_id="604" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.25.split:12 %layer_weights_12_load_25 = load i25 %layer_weights_12_addr_25

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_25"/></StgValue>
</operation>

<operation id="4069" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.25.split:0 %br_ln288 = br void %for.inc84.25

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="4070" st_id="605" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.25.split:11 %neighbor_features_load_25 = load i10 %neighbor_features_addr_50

]]></Node>
<StgValue><ssdm name="neighbor_features_load_25"/></StgValue>
</operation>

<operation id="4071" st_id="605" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.25.split:12 %layer_weights_12_load_25 = load i25 %layer_weights_12_addr_25

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_25"/></StgValue>
</operation>

<operation id="4072" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.25.split:13 %bitcast_ln290_76 = bitcast i32 %layer_weights_12_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln290_76"/></StgValue>
</operation>

<operation id="4073" st_id="605" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.25.split:14 %mul_24 = fmul i32 %neighbor_features_load_25, i32 %bitcast_ln290_76

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="4074" st_id="606" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:6 %first_iter_25 = icmp_eq  i11 %select_ln287_50, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_25"/></StgValue>
</operation>

<operation id="4075" st_id="606" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.25.split:14 %mul_24 = fmul i32 %neighbor_features_load_25, i32 %bitcast_ln290_76

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="4076" st_id="606" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.25.split:16 %add_ln288_25 = add i11 %select_ln287_50, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_25"/></StgValue>
</operation>

<operation id="4077" st_id="606" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.25.split:17 %icmp_ln288_51 = icmp_eq  i11 %add_ln288_25, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_51"/></StgValue>
</operation>

<operation id="4078" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.25.split:19 %br_ln288 = br i1 %icmp_ln288_51, void %new.latch.for.inc84.25.split, void %last.iter.for.inc84.25.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="4079" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:7 %zext_ln287_25 = zext i11 %select_ln287_51

]]></Node>
<StgValue><ssdm name="zext_ln287_25"/></StgValue>
</operation>

<operation id="4080" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:9 %output_features_addr_25 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_25

]]></Node>
<StgValue><ssdm name="output_features_addr_25"/></StgValue>
</operation>

<operation id="4081" st_id="607" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:10 %output_features_load_25 = load i10 %output_features_addr_25

]]></Node>
<StgValue><ssdm name="output_features_load_25"/></StgValue>
</operation>

<operation id="4082" st_id="607" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.25.split:14 %mul_24 = fmul i32 %neighbor_features_load_25, i32 %bitcast_ln290_76

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="4083" st_id="608" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:10 %output_features_load_25 = load i10 %output_features_addr_25

]]></Node>
<StgValue><ssdm name="output_features_load_25"/></StgValue>
</operation>

<operation id="4084" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
<literal name="first_iter_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.25:0 %bitcast_ln290_75 = bitcast i32 %output_features_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln290_75"/></StgValue>
</operation>

<operation id="4085" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
<literal name="first_iter_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.25:1 %br_ln288 = br void %for.inc84.25.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="4086" st_id="608" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.25.split:14 %mul_24 = fmul i32 %neighbor_features_load_25, i32 %bitcast_ln290_76

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="4087" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4088" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4089" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.25.split:11 %br_ln288 = br i1 %first_iter_25, void %for.inc84.25.split, void %for.first.iter.for.inc84.25

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="4090" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.25.split:0 %bitcast_ln290_7534 = phi i32 %add26_25, void %for.cond69.for.inc87_crit_edge.25.split, i32 %bitcast_ln290_75, void %for.first.iter.for.inc84.25

]]></Node>
<StgValue><ssdm name="bitcast_ln290_7534"/></StgValue>
</operation>

<operation id="4091" st_id="609" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.25.split:15 %add_24 = fadd i32 %bitcast_ln290_7534, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="4092" st_id="610" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.25.split:15 %add_24 = fadd i32 %bitcast_ln290_7534, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="4093" st_id="611" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.25.split:15 %add_24 = fadd i32 %bitcast_ln290_7534, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="4094" st_id="612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.25.split:9 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="4095" st_id="612" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.25.split:15 %add_24 = fadd i32 %bitcast_ln290_7534, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>

<operation id="4096" st_id="612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.25.split:18 %bitcast_ln290_77 = bitcast i32 %add_24

]]></Node>
<StgValue><ssdm name="bitcast_ln290_77"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="4097" st_id="613" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.25.split:0 %store_ln290 = store i32 %bitcast_ln290_77, i10 %output_features_addr_25

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="4098" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.25.split:1 %br_ln288 = br void %new.latch.for.inc84.25.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="4099" st_id="614" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc90.25.loopexit:0 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="4100" st_id="615" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc90.25.loopexit:0 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="4101" st_id="616" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc90.25.loopexit:0 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="4102" st_id="617" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc90.25.loopexit:0 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="4103" st_id="618" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc90.25.loopexit:0 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="4104" st_id="619" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc90.25.loopexit:0 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="4105" st_id="620" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc90.25.loopexit:0 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="4106" st_id="621" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc90.25.loopexit:0 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_write_addr_26, i64 %wide_trip_count29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="4107" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.25.loopexit:1 %br_ln273 = br void %for.inc48.26

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="4108" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc48.26:0 %ic_51 = phi i11 %add_ln273_25, void %for.inc48.26.split, i11 0, void %for.inc90.25.loopexit

]]></Node>
<StgValue><ssdm name="ic_51"/></StgValue>
</operation>

<operation id="4109" st_id="622" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.26:1 %icmp_ln273_25 = icmp_eq  i11 %ic_51, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln273_25"/></StgValue>
</operation>

<operation id="4110" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.26:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4111" st_id="622" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48.26:3 %add_ln273_25 = add i11 %ic_51, i11 1

]]></Node>
<StgValue><ssdm name="add_ln273_25"/></StgValue>
</operation>

<operation id="4112" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.26:4 %br_ln273 = br i1 %icmp_ln273_25, void %for.inc48.26.split, void %for.inc84.26.preheader

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="4113" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.26.preheader:0 %br_ln287 = br void %for.inc84.26

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="4114" st_id="623" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
for.inc48.26.split:2 %gmem_write_addr_26_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr_26

]]></Node>
<StgValue><ssdm name="gmem_write_addr_26_read"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="4115" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="11">
<![CDATA[
for.inc48.26.split:0 %zext_ln273_25 = zext i11 %ic_51

]]></Node>
<StgValue><ssdm name="zext_ln273_25"/></StgValue>
</operation>

<operation id="4116" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.26.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="4117" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32">
<![CDATA[
for.inc48.26.split:3 %bitcast_ln276_25 = bitcast i32 %gmem_write_addr_26_read

]]></Node>
<StgValue><ssdm name="bitcast_ln276_25"/></StgValue>
</operation>

<operation id="4118" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48.26.split:4 %neighbor_features_addr_51 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273_25

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_51"/></StgValue>
</operation>

<operation id="4119" st_id="624" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc48.26.split:5 %store_ln276 = store i32 %bitcast_ln276_25, i10 %neighbor_features_addr_51

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="4120" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.26.split:6 %br_ln273 = br void %for.inc48.26

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="4121" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
for.inc84.26:0 %indvar_flatten216 = phi i21 %add_ln287_53, void %new.latch.for.inc84.26.split, i21 0, void %for.inc84.26.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten216"/></StgValue>
</operation>

<operation id="4122" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.26:1 %oc_26 = phi i11 %select_ln287_53, void %new.latch.for.inc84.26.split, i11 0, void %for.inc84.26.preheader

]]></Node>
<StgValue><ssdm name="oc_26"/></StgValue>
</operation>

<operation id="4123" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc84.26:2 %ic_52 = phi i11 %add_ln288_26, void %new.latch.for.inc84.26.split, i11 0, void %for.inc84.26.preheader

]]></Node>
<StgValue><ssdm name="ic_52"/></StgValue>
</operation>

<operation id="4124" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.26:3 %add26_26 = phi i32 %add_25, void %new.latch.for.inc84.26.split, i32 <undef>, void %for.inc84.26.preheader

]]></Node>
<StgValue><ssdm name="add26_26"/></StgValue>
</operation>

<operation id="4125" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="22" op_0_bw="21">
<![CDATA[
for.inc84.26:4 %zext_ln287_53 = zext i21 %indvar_flatten216

]]></Node>
<StgValue><ssdm name="zext_ln287_53"/></StgValue>
</operation>

<operation id="4126" st_id="625" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc84.26:5 %icmp_ln287_26 = icmp_eq  i22 %zext_ln287_53, i22 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln287_26"/></StgValue>
</operation>

<operation id="4127" st_id="625" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc84.26:6 %add_ln287_53 = add i21 %indvar_flatten216, i21 1

]]></Node>
<StgValue><ssdm name="add_ln287_53"/></StgValue>
</operation>

<operation id="4128" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.26:7 %br_ln287 = br i1 %icmp_ln287_26, void %for.cond69.for.inc87_crit_edge.26.split, void %for.body98.preheader

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="4129" st_id="625" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:0 %add_ln287_26 = add i11 %oc_26, i11 1

]]></Node>
<StgValue><ssdm name="add_ln287_26"/></StgValue>
</operation>

<operation id="4130" st_id="625" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:3 %icmp_ln288_52 = icmp_eq  i11 %ic_52, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_52"/></StgValue>
</operation>

<operation id="4131" st_id="625" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:4 %select_ln287_52 = select i1 %icmp_ln288_52, i11 0, i11 %ic_52

]]></Node>
<StgValue><ssdm name="select_ln287_52"/></StgValue>
</operation>

<operation id="4132" st_id="625" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:5 %select_ln287_53 = select i1 %icmp_ln288_52, i11 %add_ln287_26, i11 %oc_26

]]></Node>
<StgValue><ssdm name="select_ln287_53"/></StgValue>
</operation>

<operation id="4133" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="25" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:8 %zext_ln290_79 = zext i11 %select_ln287_53

]]></Node>
<StgValue><ssdm name="zext_ln290_79"/></StgValue>
</operation>

<operation id="4134" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="64" op_0_bw="11">
<![CDATA[
for.inc84.26.split:1 %zext_ln288_26 = zext i11 %select_ln287_52

]]></Node>
<StgValue><ssdm name="zext_ln288_26"/></StgValue>
</operation>

<operation id="4135" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="11" op_3_bw="10">
<![CDATA[
for.inc84.26.split:2 %tmp_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i3.i11.i10, i3 5, i11 %select_ln287_52, i10 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="4136" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.26.split:3 %sext_ln290_6 = sext i24 %tmp_83

]]></Node>
<StgValue><ssdm name="sext_ln290_6"/></StgValue>
</operation>

<operation id="4137" st_id="625" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.26.split:4 %add_ln290_39 = add i25 %sext_ln290_6, i25 %zext_ln290_79

]]></Node>
<StgValue><ssdm name="add_ln290_39"/></StgValue>
</operation>

<operation id="4138" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="25">
<![CDATA[
for.inc84.26.split:5 %zext_ln290_80 = zext i25 %add_ln290_39

]]></Node>
<StgValue><ssdm name="zext_ln290_80"/></StgValue>
</operation>

<operation id="4139" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="25" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.26.split:6 %layer_weights_12_addr_26 = getelementptr i32 %layer_weights_12, i64 0, i64 %zext_ln290_80

]]></Node>
<StgValue><ssdm name="layer_weights_12_addr_26"/></StgValue>
</operation>

<operation id="4140" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.26.split:8 %neighbor_features_addr_52 = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln288_26

]]></Node>
<StgValue><ssdm name="neighbor_features_addr_52"/></StgValue>
</operation>

<operation id="4141" st_id="625" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.26.split:9 %neighbor_features_load_26 = load i10 %neighbor_features_addr_52

]]></Node>
<StgValue><ssdm name="neighbor_features_load_26"/></StgValue>
</operation>

<operation id="4142" st_id="625" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.26.split:10 %layer_weights_12_load_26 = load i25 %layer_weights_12_addr_26

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_26"/></StgValue>
</operation>

<operation id="4143" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc84.26.split:0 %br_ln288 = br void %for.inc84.26

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="4144" st_id="626" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="10">
<![CDATA[
for.inc84.26.split:9 %neighbor_features_load_26 = load i10 %neighbor_features_addr_52

]]></Node>
<StgValue><ssdm name="neighbor_features_load_26"/></StgValue>
</operation>

<operation id="4145" st_id="626" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="25">
<![CDATA[
for.inc84.26.split:10 %layer_weights_12_load_26 = load i25 %layer_weights_12_addr_26

]]></Node>
<StgValue><ssdm name="layer_weights_12_load_26"/></StgValue>
</operation>

<operation id="4146" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.26.split:11 %bitcast_ln290_79 = bitcast i32 %layer_weights_12_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln290_79"/></StgValue>
</operation>

<operation id="4147" st_id="626" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.26.split:12 %mul_25 = fmul i32 %neighbor_features_load_26, i32 %bitcast_ln290_79

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="4148" st_id="627" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:6 %first_iter_26 = icmp_eq  i11 %select_ln287_52, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_26"/></StgValue>
</operation>

<operation id="4149" st_id="627" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.26.split:12 %mul_25 = fmul i32 %neighbor_features_load_26, i32 %bitcast_ln290_79

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="4150" st_id="627" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.26.split:14 %add_ln288_26 = add i11 %select_ln287_52, i11 1

]]></Node>
<StgValue><ssdm name="add_ln288_26"/></StgValue>
</operation>

<operation id="4151" st_id="627" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.26.split:15 %icmp_ln288_53 = icmp_eq  i11 %add_ln288_26, i11 %config_input_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln288_53"/></StgValue>
</operation>

<operation id="4152" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.26.split:17 %br_ln288 = br i1 %icmp_ln288_53, void %new.latch.for.inc84.26.split, void %last.iter.for.inc84.26.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="4153" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="11">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:7 %zext_ln287_26 = zext i11 %select_ln287_53

]]></Node>
<StgValue><ssdm name="zext_ln287_26"/></StgValue>
</operation>

<operation id="4154" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:9 %output_features_addr_26 = getelementptr i32 %output_features, i64 0, i64 %zext_ln287_26

]]></Node>
<StgValue><ssdm name="output_features_addr_26"/></StgValue>
</operation>

<operation id="4155" st_id="628" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:10 %output_features_load_26 = load i10 %output_features_addr_26

]]></Node>
<StgValue><ssdm name="output_features_load_26"/></StgValue>
</operation>

<operation id="4156" st_id="628" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.26.split:12 %mul_25 = fmul i32 %neighbor_features_load_26, i32 %bitcast_ln290_79

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="4157" st_id="629" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="10">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:10 %output_features_load_26 = load i10 %output_features_addr_26

]]></Node>
<StgValue><ssdm name="output_features_load_26"/></StgValue>
</operation>

<operation id="4158" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
<literal name="first_iter_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc84.26:0 %bitcast_ln290_78 = bitcast i32 %output_features_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln290_78"/></StgValue>
</operation>

<operation id="4159" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
<literal name="first_iter_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84.26:1 %br_ln288 = br void %for.inc84.26.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="4160" st_id="629" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.26.split:12 %mul_25 = fmul i32 %neighbor_features_load_26, i32 %bitcast_ln290_79

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="4161" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV_ACCUMULATE_VITIS_LOOP_288_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4162" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 1048576, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4163" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond69.for.inc87_crit_edge.26.split:11 %br_ln288 = br i1 %first_iter_26, void %for.inc84.26.split, void %for.first.iter.for.inc84.26

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="4164" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc84.26.split:0 %bitcast_ln290_7835 = phi i32 %add26_26, void %for.cond69.for.inc87_crit_edge.26.split, i32 %bitcast_ln290_78, void %for.first.iter.for.inc84.26

]]></Node>
<StgValue><ssdm name="bitcast_ln290_7835"/></StgValue>
</operation>

<operation id="4165" st_id="630" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.26.split:13 %add_25 = fadd i32 %bitcast_ln290_7835, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="4166" st_id="631" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.26.split:13 %add_25 = fadd i32 %bitcast_ln290_7835, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="4167" st_id="632" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.26.split:13 %add_25 = fadd i32 %bitcast_ln290_7835, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="4168" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.26.split:7 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="4169" st_id="633" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.26.split:13 %add_25 = fadd i32 %bitcast_ln290_7835, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>

<operation id="4170" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.26.split:16 %bitcast_ln290_80 = bitcast i32 %add_25

]]></Node>
<StgValue><ssdm name="bitcast_ln290_80"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="4171" st_id="634" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
last.iter.for.inc84.26.split:0 %store_ln290 = store i32 %bitcast_ln290_80, i10 %output_features_addr_26

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="4172" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc84.26.split:1 %br_ln288 = br void %new.latch.for.inc84.26.split

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="4173" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0">
<![CDATA[
for.body98.preheader:0 %br_ln296 = br void %for.body98

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="4174" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.body98:0 %oc_27 = phi i11 %add_ln296, void %for.inc106, i11 0, void %for.body98.preheader

]]></Node>
<StgValue><ssdm name="oc_27"/></StgValue>
</operation>

<operation id="4175" st_id="636" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body98:1 %icmp_ln296 = icmp_eq  i11 %oc_27, i11 %config_output_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="4176" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body98:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4177" st_id="636" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body98:3 %add_ln296 = add i11 %oc_27, i11 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="4178" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body98:4 %br_ln296 = br i1 %icmp_ln296, void %for.body98.split, void %for.end108

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="4179" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="64" op_0_bw="11">
<![CDATA[
for.body98.split:0 %zext_ln296 = zext i11 %oc_27

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="4180" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body98.split:2 %output_features_addr_27 = getelementptr i32 %output_features, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="output_features_addr_27"/></StgValue>
</operation>

<operation id="4181" st_id="636" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="10">
<![CDATA[
for.body98.split:3 %output_features_load_27 = load i10 %output_features_addr_27

]]></Node>
<StgValue><ssdm name="output_features_load_27"/></StgValue>
</operation>

<operation id="4182" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end108:0 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_26, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="4183" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="62">
<![CDATA[
for.end108:1 %sext_ln304 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln304"/></StgValue>
</operation>

<operation id="4184" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.end108:2 %gmem_read_addr = getelementptr i32 %gmem_read, i64 %sext_ln304

]]></Node>
<StgValue><ssdm name="gmem_read_addr"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="4185" st_id="637" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="10">
<![CDATA[
for.body98.split:3 %output_features_load_27 = load i10 %output_features_addr_27

]]></Node>
<StgValue><ssdm name="output_features_load_27"/></StgValue>
</operation>

<operation id="4186" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32">
<![CDATA[
for.body98.split:4 %bitcast_ln298 = bitcast i32 %output_features_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln298"/></StgValue>
</operation>

<operation id="4187" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body98.split:5 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %output_features_load_27, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="4188" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="23" op_0_bw="32">
<![CDATA[
for.body98.split:6 %trunc_ln298 = trunc i32 %output_features_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln298"/></StgValue>
</operation>

<operation id="4189" st_id="637" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body98.split:7 %icmp_ln298 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="4190" st_id="637" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body98.split:8 %icmp_ln298_1 = icmp_eq  i23 %trunc_ln298, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln298_1"/></StgValue>
</operation>

<operation id="4191" st_id="637" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body98.split:10 %tmp_s = fcmp_olt  i32 %bitcast_ln298, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="4192" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body98.split:1 %specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln296"/></StgValue>
</operation>

<operation id="4193" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body98.split:9 %or_ln298 = or i1 %icmp_ln298_1, i1 %icmp_ln298

]]></Node>
<StgValue><ssdm name="or_ln298"/></StgValue>
</operation>

<operation id="4194" st_id="638" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body98.split:10 %tmp_s = fcmp_olt  i32 %bitcast_ln298, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="4195" st_id="638" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body98.split:11 %and_ln298 = and i1 %or_ln298, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln298"/></StgValue>
</operation>

<operation id="4196" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body98.split:12 %br_ln298 = br i1 %and_ln298, void %for.inc106, void %if.then102

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="4197" st_id="638" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then102:0 %store_ln298 = store i32 0, i10 %output_features_addr_27

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="4198" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="0">
<![CDATA[
if.then102:1 %br_ln298 = br void %for.inc106

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="4199" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0">
<![CDATA[
for.inc106:0 %br_ln296 = br void %for.body98

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="4200" st_id="639" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.end108:3 %empty_58 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %wide_trip_count

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="4201" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end108:4 %br_ln302 = br i1 %cmp_i, void %for.inc142.preheader, void %for.inc124.preheader

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="4202" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="0">
<![CDATA[
for.inc142.preheader:0 %br_ln311 = br void %for.inc142

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="4203" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="0">
<![CDATA[
for.inc124.preheader:0 %br_ln304 = br void %for.inc124

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="4204" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc142:0 %c_1 = phi i11 %add_ln311, void %for.inc142.split, i11 0, void %for.inc142.preheader

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="4205" st_id="640" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc142:1 %icmp_ln311 = icmp_eq  i11 %c_1, i11 %config_output_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="4206" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc142:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4207" st_id="640" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc142:3 %add_ln311 = add i11 %c_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="4208" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc142:4 %br_ln311 = br i1 %icmp_ln311, void %for.inc142.split, void %for.end144.loopexit

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="4209" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="64" op_0_bw="11">
<![CDATA[
for.inc142.split:0 %zext_ln311 = zext i11 %c_1

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="4210" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc142.split:3 %output_features_addr_29 = getelementptr i32 %output_features, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="output_features_addr_29"/></StgValue>
</operation>

<operation id="4211" st_id="640" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="10">
<![CDATA[
for.inc142.split:4 %output_features_load_29 = load i10 %output_features_addr_29

]]></Node>
<StgValue><ssdm name="output_features_load_29"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="4212" st_id="641" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="10">
<![CDATA[
for.inc142.split:4 %output_features_load_29 = load i10 %output_features_addr_29

]]></Node>
<StgValue><ssdm name="output_features_load_29"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="4213" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc142.split:1 %specpipeline_ln312 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln312"/></StgValue>
</operation>

<operation id="4214" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc142.split:2 %specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln311"/></StgValue>
</operation>

<operation id="4215" st_id="642" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc142.split:5 %write_ln314 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %output_features_load_29, i4 15

]]></Node>
<StgValue><ssdm name="write_ln314"/></StgValue>
</operation>

<operation id="4216" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="0">
<![CDATA[
for.inc142.split:6 %br_ln311 = br void %for.inc142

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="4217" st_id="643" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end144.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="4218" st_id="644" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end144.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="4219" st_id="645" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end144.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="4220" st_id="646" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end144.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="4221" st_id="647" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end144.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="4222" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="0">
<![CDATA[
for.end144.loopexit:1 %br_ln0 = br void %for.inc146

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4223" st_id="647" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end126.loopexit:0 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="4224" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="0">
<![CDATA[
for.end126.loopexit:1 %br_ln309 = br void %for.inc146

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="4225" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc146:0 %store_ln229 = store i32 %add_ln229_27, i32 %v

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="4226" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc146:1 %store_ln229 = store i32 %add_ln229_28, i32 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="4227" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="0">
<![CDATA[
for.inc146:2 %br_ln229 = br void %INIT_OUTPUT_BIAS

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="4228" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc124:0 %c = phi i11 %add_ln304, void %for.inc124.split, i11 0, void %for.inc124.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="4229" st_id="648" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc124:1 %icmp_ln304 = icmp_eq  i11 %c, i11 %config_output_channels_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="4230" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc124:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4231" st_id="648" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc124:3 %add_ln304 = add i11 %c, i11 1

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="4232" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc124:4 %br_ln304 = br i1 %icmp_ln304, void %for.inc124.split, void %for.end126.loopexit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="4233" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="11">
<![CDATA[
for.inc124.split:0 %zext_ln304 = zext i11 %c

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="4234" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.split:3 %output_features_addr_28 = getelementptr i32 %output_features, i64 0, i64 %zext_ln304

]]></Node>
<StgValue><ssdm name="output_features_addr_28"/></StgValue>
</operation>

<operation id="4235" st_id="648" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="10">
<![CDATA[
for.inc124.split:4 %output_features_load_28 = load i10 %output_features_addr_28

]]></Node>
<StgValue><ssdm name="output_features_load_28"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="4236" st_id="649" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="10">
<![CDATA[
for.inc124.split:4 %output_features_load_28 = load i10 %output_features_addr_28

]]></Node>
<StgValue><ssdm name="output_features_load_28"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="4237" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc124.split:1 %specpipeline_ln305 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln305"/></StgValue>
</operation>

<operation id="4238" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc124.split:2 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="4239" st_id="650" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc124.split:5 %write_ln307 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %output_features_load_28, i4 15

]]></Node>
<StgValue><ssdm name="write_ln307"/></StgValue>
</operation>

<operation id="4240" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="0">
<![CDATA[
for.inc124.split:6 %br_ln304 = br void %for.inc124

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="4241" st_id="651" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end126.loopexit:0 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="4242" st_id="652" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end126.loopexit:0 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="4243" st_id="653" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end126.loopexit:0 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="4244" st_id="654" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end126.loopexit:0 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
