$comment
	File created using the following command:
		vcd file fulladder.msim.vcd -direction
$end
$date
	Fri Dec 01 14:44:28 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module fulladder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # Carry_in $end
$var wire 1 $ Carry_out $end
$var wire 1 % Sum $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Sum~output_o $end
$var wire 1 - Carry_out~output_o $end
$var wire 1 . A~input_o $end
$var wire 1 / B~input_o $end
$var wire 1 0 Carry_in~input_o $end
$var wire 1 1 inst2|AND_INV~0_combout $end
$var wire 1 2 inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
$end
#50000
1#
10
11
1,
1%
#100000
1"
0#
1/
00
12
1-
1$
#150000
1#
10
01
0,
0%
#200000
1!
0"
0#
1.
0/
00
11
1,
1%
#250000
1#
10
01
0,
0%
#300000
1"
0#
1/
00
#350000
1#
10
11
1,
1%
#400000
0!
0"
0#
0.
0/
00
02
01
0-
0,
0$
0%
#450000
1#
10
11
1,
1%
#500000
1"
0#
1/
00
12
1-
1$
#550000
1#
10
01
0,
0%
#600000
1!
0"
0#
1.
0/
00
11
1,
1%
#650000
1#
10
01
0,
0%
#700000
1"
0#
1/
00
#750000
1#
10
11
1,
1%
#800000
0!
0"
0#
0.
0/
00
02
01
0-
0,
0$
0%
#850000
1#
10
11
1,
1%
#900000
1"
0#
1/
00
12
1-
1$
#950000
1#
10
01
0,
0%
#1000000
