<pre>name: hana_test_intermout
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/hana_vlib.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v:286)
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v:287)
Generating RTLIL representation for module `\f1_test'.
Note: Assuming pure combinatorial block at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v:8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f2_test'.
Note: Assuming pure combinatorial block at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v:22 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f3_test'.
Note: Assuming pure combinatorial block at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v:34 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f4_test'.
Note: Assuming pure combinatorial block at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v:46 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f5_NonBlockingEx'.
Generating RTLIL representation for module `\f6_FlipFlop'.
Generating RTLIL representation for module `\f7_FlipFlop'.
Generating RTLIL representation for module `\f8_inc'.
Generating RTLIL representation for module `\f9_NegEdgeClock'.
Generating RTLIL representation for module `\f10_MyCounter'.
Generating RTLIL representation for module `\f11_test'.
Note: Assuming pure combinatorial block at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_intermout.v:142 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f12_test'.
Generating RTLIL representation for module `\f13_test'.
Generating RTLIL representation for module `\f14_test'.
Generating RTLIL representation for module `\f14_mybuf'.
Generating RTLIL representation for module `\f15_test'.
Generating RTLIL representation for module `\f15_mybuf'.
Generating RTLIL representation for module `\f16_test'.
Generating RTLIL representation for module `\f17_test'.
Generating RTLIL representation for module `\f18_test'.
Generating RTLIL representation for module `\f19_buffer'.
Generating RTLIL representation for module `\f20_test'.
Generating RTLIL representation for module `\f21_test'.
Generating RTLIL representation for module `\f22_test'.
Generating RTLIL representation for module `\f23_test'.
Generating RTLIL representation for module `\f24_test'.
Generating RTLIL representation for module `\f25_test'.
Generating RTLIL representation for module `\f26_test'.
Generating RTLIL representation for module `\f27_test'.
Generating RTLIL representation for module `\f28_test'.
Generating RTLIL representation for module `\f29_Reduction'.
Generating RTLIL representation for module `\f30_test'.
Generating RTLIL representation for module `\f31_test'.
Generating RTLIL representation for module `\f32_test'.
Generating RTLIL representation for module `\f33_test'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/hana_vlib.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/hana_vlib.v:27)
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/hana_vlib.v:1097: syntax error, unexpected TOK_SUPPLY1
</pre>