{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551705629015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551705629042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 21:20:28 2019 " "Processing started: Mon Mar 04 21:20:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551705629042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551705629042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off signalgenerate -c signalgenerate --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off signalgenerate -c signalgenerate --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551705629043 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1551705631079 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1551705631079 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705631081 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705631501 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705631712 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 201 203 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 201 of its 203 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1551705632097 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1551705632105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551705632417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705632417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_DCO " "No output dependent on input pin \"AD9642_C2_DCO\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[0\] " "No output dependent on input pin \"AD9642_C2_D\[0\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[1\] " "No output dependent on input pin \"AD9642_C2_D\[1\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[2\] " "No output dependent on input pin \"AD9642_C2_D\[2\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[3\] " "No output dependent on input pin \"AD9642_C2_D\[3\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[4\] " "No output dependent on input pin \"AD9642_C2_D\[4\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[5\] " "No output dependent on input pin \"AD9642_C2_D\[5\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[6\] " "No output dependent on input pin \"AD9642_C2_D\[6\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[7\] " "No output dependent on input pin \"AD9642_C2_D\[7\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[8\] " "No output dependent on input pin \"AD9642_C2_D\[8\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[9\] " "No output dependent on input pin \"AD9642_C2_D\[9\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[10\] " "No output dependent on input pin \"AD9642_C2_D\[10\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[11\] " "No output dependent on input pin \"AD9642_C2_D\[11\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[12\] " "No output dependent on input pin \"AD9642_C2_D\[12\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[13\] " "No output dependent on input pin \"AD9642_C2_D\[13\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551705633990 "|PCI|AD9642_C2_D[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1551705633990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3212 " "Implemented 3212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551705634000 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551705634000 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1551705634000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2989 " "Implemented 2989 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551705634000 ""} { "Info" "ICUT_CUT_TM_RAMS" "131 " "Implemented 131 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1551705634000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551705634000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551705634908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 21:20:34 2019 " "Processing ended: Mon Mar 04 21:20:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551705634908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551705634908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551705634908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551705634908 ""}
