# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do ERROR_Detection_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/UFPE/7\ Periodo/Redes\ Automotivas/Projeto\ /CANDecoder/Form_Error_Block {E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/Form_Error_Block/Form_Error_Block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:24 on Nov 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/Form_Error_Block" E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/Form_Error_Block/Form_Error_Block.v 
# -- Compiling module Form_Error_Block
# 
# Top level modules:
# 	Form_Error_Block
# End time: 16:50:24 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UFPE/7\ Periodo/Redes\ Automotivas/Projeto\ /CANDecoder/EOF_Error_Block {E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/EOF_Error_Block/EOF_Error_Block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:24 on Nov 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/EOF_Error_Block" E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/EOF_Error_Block/EOF_Error_Block.v 
# -- Compiling module EOF_Error_Block
# 
# Top level modules:
# 	EOF_Error_Block
# End time: 16:50:24 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UFPE/7\ Periodo/Redes\ Automotivas/Projeto\ /CANDecoder/BitStuffErrorBock {E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/BitStuffErrorBock/BitStuffErrorBock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:24 on Nov 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/BitStuffErrorBock" E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/BitStuffErrorBock/BitStuffErrorBock.v 
# -- Compiling module BitStuffErrorBock
# 
# Top level modules:
# 	BitStuffErrorBock
# End time: 16:50:24 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/ERROR_Detection {C:/intelFPGA_lite/17.0/ERROR_Detection/ERROR_Detection.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:24 on Nov 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/ERROR_Detection" C:/intelFPGA_lite/17.0/ERROR_Detection/ERROR_Detection.v 
# -- Compiling module ERROR_Detection
# 
# Top level modules:
# 	ERROR_Detection
# End time: 16:50:24 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/17.0/ERROR_Detection/ERRO_Detection_TB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:32 on Nov 18,2017
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/17.0/ERROR_Detection/ERRO_Detection_TB.v 
# -- Compiling module ERRO_Detection_TB
# 
# Top level modules:
# 	ERRO_Detection_TB
# End time: 16:50:32 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ERRO_Detection_TB
# vsim work.ERRO_Detection_TB 
# Start time: 16:50:35 on Nov 18,2017
# Loading work.ERRO_Detection_TB
# Loading work.ERROR_Detection
# Loading work.Form_Error_Block
# Loading work.EOF_Error_Block
# Loading work.BitStuffErrorBock
vsim work.ERRO_Detection_TB
# End time: 16:50:38 on Nov 18,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.ERRO_Detection_TB 
# Start time: 16:50:38 on Nov 18,2017
# Loading work.ERRO_Detection_TB
# Loading work.ERROR_Detection
# Loading work.Form_Error_Block
# Loading work.EOF_Error_Block
# Loading work.BitStuffErrorBock
add wave -position end  sim:/ERRO_Detection_TB/reset
add wave -position end  sim:/ERRO_Detection_TB/SP
add wave -position end  sim:/ERRO_Detection_TB/RX
add wave -position end  sim:/ERRO_Detection_TB/F_STF
add wave -position end  sim:/ERRO_Detection_TB/EOF_Flag
add wave -position end  sim:/ERRO_Detection_TB/F_ACK_D
add wave -position end  sim:/ERRO_Detection_TB/F_CRC_D
add wave -position end  sim:/ERRO_Detection_TB/out
run -all
#  
# Entrei no always
#  
#  
# Entrei no always
#  
# Esperando flag ativar
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Estou verificando se ha stuff
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Contador:   1
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Contador:   2
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Contador:   3
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Contador:   4
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Erro de bit Stuff
# Contador:   5
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Estou verificando se ha stuff
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Contador:   1
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Contador:   2
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Flag ativada
# Flag desativada
# Contador:   3
# Tudo certo
#  
# Entrei no always
#  
# Estou verificando o EOF
# Tudo certo
#  
# Entrei no always
#  
# Estou verificando o EOF
# Tudo certo
#  
# Entrei no always
#  
# Estou verificando o EOF
# Tudo certo
#  
# Entrei no always
#  
# Estou verificando o EOF
# Tudo certo
#  
# Entrei no always
#  
# Estou verificando o EOF
# Tudo certo
#  
# Entrei no always
#  
# Estou verificando o EOF
# Interframe Spacing
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Erro encontrado
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Erro encontrado
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Erro encontrado
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Verificando o bit do ACK Delimiter
# Encontrei um erro no ACK Delimiter
#  
# Entrei no always
#  
# Esperando flag ativar
# Verificando o bit do ACK Delimiter
# Encontrei um erro no ACK Delimiter
#  
# Entrei no always
#  
# Esperando flag ativar
# Tudo certo
#  
# Entrei no always
#  
# Esperando flag ativar
# Verificando o bit do CRC Delimiter
# Encontrei um erro no CRC Delimiter
#  
# Entrei no always
#  
# Esperando flag ativar
# Verificando o bit do CRC Delimiter
# Encontrei um erro no CRC Delimiter
#  
# Entrei no always
#  
# Esperando flag ativar
# ** Note: $stop    : C:/intelFPGA_lite/17.0/ERROR_Detection/ERRO_Detection_TB.v(62)
#    Time: 54 ps  Iteration: 0  Instance: /ERRO_Detection_TB
# Break in Module ERRO_Detection_TB at C:/intelFPGA_lite/17.0/ERROR_Detection/ERRO_Detection_TB.v line 62
# End time: 17:02:55 on Nov 18,2017, Elapsed time: 0:12:17
# Errors: 0, Warnings: 0
