TimeQuest Timing Analyzer report for Atividade08
Mon Aug 28 19:18:43 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'SW17'
 12. Slow Model Setup: 'clock_generator:clk50|clock_signal'
 13. Slow Model Setup: 'clk_27M'
 14. Slow Model Hold: 'clk_27M'
 15. Slow Model Hold: 'SW17'
 16. Slow Model Hold: 'clock_generator:clk50|clock_signal'
 17. Slow Model Recovery: 'SW17'
 18. Slow Model Removal: 'SW17'
 19. Slow Model Minimum Pulse Width: 'clock_generator:clk50|clock_signal'
 20. Slow Model Minimum Pulse Width: 'SW17'
 21. Slow Model Minimum Pulse Width: 'clk_27M'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'SW17'
 32. Fast Model Setup: 'clock_generator:clk50|clock_signal'
 33. Fast Model Setup: 'clk_27M'
 34. Fast Model Hold: 'clk_27M'
 35. Fast Model Hold: 'SW17'
 36. Fast Model Hold: 'clock_generator:clk50|clock_signal'
 37. Fast Model Recovery: 'SW17'
 38. Fast Model Removal: 'SW17'
 39. Fast Model Minimum Pulse Width: 'clock_generator:clk50|clock_signal'
 40. Fast Model Minimum Pulse Width: 'SW17'
 41. Fast Model Minimum Pulse Width: 'clk_27M'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Atividade08                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk_27M                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_27M }                            ;
; clock_generator:clk50|clock_signal ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:clk50|clock_signal } ;
; SW17                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW17 }                               ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                  ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; 76.37 MHz  ; 76.37 MHz       ; SW17                               ;                                                       ;
; 290.19 MHz ; 290.19 MHz      ; clk_27M                            ;                                                       ;
; 343.05 MHz ; 200.0 MHz       ; clock_generator:clk50|clock_signal ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; SW17                               ; -12.095 ; -2540.888     ;
; clock_generator:clk50|clock_signal ; -9.173  ; -268.137      ;
; clk_27M                            ; -2.446  ; -69.974       ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_27M                            ; -2.499 ; -2.499        ;
; SW17                               ; 0.391  ; 0.000         ;
; clock_generator:clk50|clock_signal ; 2.645  ; 0.000         ;
+------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; SW17  ; -1.769 ; -493.870      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; SW17  ; 2.518 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_generator:clk50|clock_signal ; -2.000 ; -324.000      ;
; SW17                               ; -1.423 ; -309.990      ;
; clk_27M                            ; -1.380 ; -45.380       ;
+------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SW17'                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                         ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.095 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 13.123     ;
; -12.094 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 13.122     ;
; -12.078 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 13.121     ;
; -12.077 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 13.120     ;
; -12.054 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.009     ; 13.081     ;
; -12.051 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 13.078     ;
; -12.025 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 13.057     ;
; -12.023 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.004     ; 13.055     ;
; -12.021 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 13.049     ;
; -12.020 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 13.048     ;
; -12.004 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 13.047     ;
; -12.004 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 13.032     ;
; -12.003 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 13.046     ;
; -12.003 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 13.031     ;
; -11.993 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 13.022     ;
; -11.993 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 13.022     ;
; -11.987 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 13.030     ;
; -11.986 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 13.015     ;
; -11.986 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 13.029     ;
; -11.980 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.009     ; 13.007     ;
; -11.977 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 13.004     ;
; -11.972 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.003      ; 13.011     ;
; -11.970 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.998     ;
; -11.969 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.997     ;
; -11.963 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.990     ;
; -11.960 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.987     ;
; -11.953 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 12.996     ;
; -11.952 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 12.995     ;
; -11.951 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.983     ;
; -11.949 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.981     ;
; -11.948 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.975     ;
; -11.947 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.974     ;
; -11.934 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.966     ;
; -11.932 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.964     ;
; -11.931 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.006      ; 12.973     ;
; -11.930 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.006      ; 12.972     ;
; -11.929 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.956     ;
; -11.926 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.953     ;
; -11.924 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.951     ;
; -11.923 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.950     ;
; -11.919 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.948     ;
; -11.919 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.948     ;
; -11.912 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.941     ;
; -11.910 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.942     ;
; -11.908 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.937     ;
; -11.907 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.006      ; 12.949     ;
; -11.907 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.010     ; 12.933     ;
; -11.906 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.006      ; 12.948     ;
; -11.904 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.010     ; 12.930     ;
; -11.902 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.931     ;
; -11.902 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.931     ;
; -11.900 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.932     ;
; -11.898 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.003      ; 12.937     ;
; -11.898 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.930     ;
; -11.895 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.924     ;
; -11.883 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.010     ; 12.909     ;
; -11.881 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.003      ; 12.920     ;
; -11.880 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.010     ; 12.906     ;
; -11.878 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.005     ; 12.909     ;
; -11.876 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.005     ; 12.907     ;
; -11.868 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.897     ;
; -11.868 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.897     ;
; -11.864 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 12.899     ;
; -11.863 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 12.898     ;
; -11.861 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.890     ;
; -11.854 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.005     ; 12.885     ;
; -11.852 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.005     ; 12.883     ;
; -11.849 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.004      ; 12.889     ;
; -11.847 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.014      ; 12.897     ;
; -11.847 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.003      ; 12.886     ;
; -11.847 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.875     ;
; -11.846 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.014      ; 12.896     ;
; -11.846 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.874     ;
; -11.846 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.874     ;
; -11.846 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.874     ;
; -11.844 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.872     ;
; -11.843 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.871     ;
; -11.839 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.867     ;
; -11.838 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 12.873     ;
; -11.836 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.868     ;
; -11.834 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.863     ;
; -11.830 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 12.873     ;
; -11.829 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 12.872     ;
; -11.827 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 12.870     ;
; -11.826 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 12.869     ;
; -11.825 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.002      ; 12.863     ;
; -11.823 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.002     ; 12.857     ;
; -11.822 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.850     ;
; -11.822 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.850     ;
; -11.820 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.002     ; 12.854     ;
; -11.819 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 12.851     ;
; -11.817 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 12.846     ;
; -11.815 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 12.843     ;
; -11.806 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; 0.002      ; 12.844     ;
; -11.806 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.833     ;
; -11.803 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.830     ;
; -11.803 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.830     ;
; -11.801 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.002      ; 12.839     ;
; -11.800 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.827     ;
; -11.800 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 12.827     ;
+---------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:clk50|clock_signal'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                                    ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -9.173 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.740      ;
; -9.103 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.670      ;
; -9.071 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.901     ; 5.635      ;
; -8.981 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.549      ;
; -8.978 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.545      ;
; -8.957 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.524      ;
; -8.957 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.524      ;
; -8.955 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.523      ;
; -8.938 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.900     ; 5.503      ;
; -8.933 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.890     ; 5.508      ;
; -8.931 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.498      ;
; -8.915 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.903     ; 5.477      ;
; -8.905 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.903     ; 5.467      ;
; -8.903 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.471      ;
; -8.899 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.922     ; 5.442      ;
; -8.899 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.901     ; 5.463      ;
; -8.890 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.918     ; 5.437      ;
; -8.877 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.917     ; 5.425      ;
; -8.872 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.440      ;
; -8.872 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.900     ; 5.437      ;
; -8.869 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.437      ;
; -8.869 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.901     ; 5.433      ;
; -8.859 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.426      ;
; -8.856 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[8]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.916     ; 5.405      ;
; -8.851 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.893     ; 5.423      ;
; -8.836 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.403      ;
; -8.835 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.922     ; 5.378      ;
; -8.834 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.402      ;
; -8.833 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.401      ;
; -8.830 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.397      ;
; -8.811 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.918     ; 5.358      ;
; -8.808 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.375      ;
; -8.799 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.367      ;
; -8.795 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.362      ;
; -8.791 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.358      ;
; -8.790 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.893     ; 5.362      ;
; -8.781 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.349      ;
; -8.779 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.347      ;
; -8.773 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.888     ; 5.350      ;
; -8.753 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.321      ;
; -8.747 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.900     ; 5.312      ;
; -8.741 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.308      ;
; -8.737 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.893     ; 5.309      ;
; -8.727 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.294      ;
; -8.717 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.285      ;
; -8.716 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[12] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.903     ; 5.278      ;
; -8.711 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.278      ;
; -8.702 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.889     ; 5.278      ;
; -8.698 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.266      ;
; -8.693 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.261      ;
; -8.679 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[4]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.903     ; 5.241      ;
; -8.663 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.904     ; 5.224      ;
; -8.654 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.917     ; 5.202      ;
; -8.645 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.916     ; 5.194      ;
; -8.643 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.917     ; 5.191      ;
; -8.641 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.209      ;
; -8.635 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.902     ; 5.198      ;
; -8.633 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.918     ; 5.180      ;
; -8.632 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.199      ;
; -8.621 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.189      ;
; -8.616 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.183      ;
; -8.606 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.921     ; 5.150      ;
; -8.602 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.901     ; 5.166      ;
; -8.588 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.156      ;
; -8.576 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.144      ;
; -8.537 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.893     ; 5.109      ;
; -8.518 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[7]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.916     ; 5.067      ;
; -8.512 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.080      ;
; -8.510 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.077      ;
; -8.506 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.893     ; 5.078      ;
; -8.490 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.890     ; 5.065      ;
; -8.483 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.051      ;
; -8.474 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[1]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.898     ; 5.041      ;
; -8.470 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.904     ; 5.031      ;
; -8.465 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.900     ; 5.030      ;
; -8.460 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.893     ; 5.032      ;
; -8.457 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.025      ;
; -8.454 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.890     ; 5.029      ;
; -8.450 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 5.018      ;
; -8.440 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.890     ; 5.015      ;
; -8.427 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[2]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.888     ; 5.004      ;
; -8.424 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.896     ; 4.993      ;
; -8.410 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.900     ; 4.975      ;
; -8.398 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.895     ; 4.968      ;
; -8.394 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.899     ; 4.960      ;
; -8.371 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.920     ; 4.916      ;
; -8.363 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[11]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 4.931      ;
; -8.354 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.921     ; 4.898      ;
; -8.351 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.893     ; 4.923      ;
; -8.348 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 4.916      ;
; -8.339 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.890     ; 4.914      ;
; -8.337 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.917     ; 4.885      ;
; -8.330 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.890     ; 4.905      ;
; -8.323 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.918     ; 4.870      ;
; -8.308 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[4]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.919     ; 4.854      ;
; -8.303 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[2]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.891     ; 4.877      ;
; -8.277 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[13] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.900     ; 4.842      ;
; -8.276 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.900     ; 4.841      ;
; -8.275 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.897     ; 4.843      ;
; -8.275 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.894     ; 4.846      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_27M'                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.446 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.486      ;
; -2.411 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.449      ;
; -2.378 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.418      ;
; -2.374 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.412      ;
; -2.315 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.353      ;
; -2.280 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.318      ;
; -2.278 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.316      ;
; -2.257 ; clock_generator:clk50|counter[2]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.297      ;
; -2.184 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.222      ;
; -2.147 ; clock_generator:clk50|counter[3]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.187      ;
; -2.147 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.185      ;
; -2.134 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.170      ;
; -2.116 ; clock_generator:clk50|counter[4]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.156      ;
; -2.103 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.141      ;
; -2.091 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.127      ;
; -2.085 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.123      ;
; -2.079 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.115      ;
; -2.078 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.114      ;
; -2.077 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.113      ;
; -2.077 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.113      ;
; -2.076 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.112      ;
; -2.076 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.112      ;
; -2.076 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.112      ;
; -2.073 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.003      ; 3.112      ;
; -2.068 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.108      ;
; -2.066 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.104      ;
; -2.065 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.101      ;
; -2.064 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.100      ;
; -2.063 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.099      ;
; -2.062 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.098      ;
; -2.051 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.089      ;
; -2.050 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.088      ;
; -2.050 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.086      ;
; -2.049 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.085      ;
; -2.048 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.086      ;
; -2.048 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.084      ;
; -2.047 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.083      ;
; -2.034 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.070      ;
; -2.033 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.069      ;
; -2.033 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.069      ;
; -2.032 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 3.066      ;
; -2.031 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 3.065      ;
; -2.030 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 3.064      ;
; -2.029 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 3.063      ;
; -2.022 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.001     ; 3.057      ;
; -2.017 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.057      ;
; -2.011 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.051      ;
; -2.010 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.050      ;
; -2.009 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.045      ;
; -2.008 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.044      ;
; -2.008 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.001     ; 3.043      ;
; -2.007 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.043      ;
; -2.006 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.042      ;
; -2.003 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.004     ; 3.035      ;
; -1.993 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.001     ; 3.028      ;
; -1.992 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.030      ;
; -1.992 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.030      ;
; -1.991 ; clock_generator:clk50|counter[12] ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.027      ;
; -1.986 ; clock_generator:clk50|counter[4]  ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.026      ;
; -1.982 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.020      ;
; -1.978 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.016      ;
; -1.978 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.016      ;
; -1.977 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.003      ; 3.016      ;
; -1.975 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.003     ; 3.008      ;
; -1.974 ; clock_generator:clk50|counter[10] ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.010      ;
; -1.972 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.010      ;
; -1.970 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.010      ;
; -1.963 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.999      ;
; -1.963 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 3.001      ;
; -1.962 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.998      ;
; -1.962 ; clock_generator:clk50|counter[9]  ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.002      ;
; -1.961 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.997      ;
; -1.961 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.001      ;
; -1.960 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.004     ; 2.992      ;
; -1.958 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.001      ; 2.995      ;
; -1.957 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.001      ; 2.994      ;
; -1.956 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.001      ; 2.993      ;
; -1.955 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.001      ; 2.992      ;
; -1.954 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 2.992      ;
; -1.954 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 2.992      ;
; -1.952 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; -0.001     ; 2.987      ;
; -1.945 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.981      ;
; -1.945 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.981      ;
; -1.943 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 2.981      ;
; -1.941 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 2.981      ;
; -1.939 ; clock_generator:clk50|counter[2]  ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 2.979      ;
; -1.937 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.973      ;
; -1.934 ; clock_generator:clk50|counter[12] ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.970      ;
; -1.933 ; clock_generator:clk50|counter[12] ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.969      ;
; -1.933 ; clock_generator:clk50|counter[12] ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.969      ;
; -1.931 ; clock_generator:clk10|counter[10] ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.967      ;
; -1.930 ; clock_generator:clk10|counter[10] ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.966      ;
; -1.929 ; clock_generator:clk10|counter[10] ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.965      ;
; -1.929 ; clock_generator:clk50|counter[4]  ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 2.969      ;
; -1.928 ; clock_generator:clk10|counter[10] ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.964      ;
; -1.928 ; clock_generator:clk50|counter[4]  ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 2.968      ;
; -1.917 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 2.955      ;
; -1.917 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 2.955      ;
; -1.917 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 2.955      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_27M'                                                                                                                                                   ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.499 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clk_27M     ; 0.000        ; 2.640      ; 0.657      ;
; -1.999 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clk_27M     ; -0.500       ; 2.640      ; 0.657      ;
; 0.391  ; clock_generator:clk10|clock_signal ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.657      ;
; 0.544  ; clock_generator:clk50|counter[19]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.810      ;
; 0.801  ; clock_generator:clk50|counter[8]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; clock_generator:clk50|counter[3]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; clock_generator:clk10|counter[10]  ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_generator:clk10|counter[9]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.076      ;
; 0.834  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.100      ;
; 0.837  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.103      ;
; 0.837  ; clock_generator:clk10|counter[3]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_generator:clk10|counter[21]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_generator:clk50|counter[6]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; clock_generator:clk10|counter[17]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.107      ;
; 0.841  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; clock_generator:clk50|counter[16]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.108      ;
; 0.991  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.257      ;
; 1.011  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.277      ;
; 1.186  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.452      ;
; 1.186  ; clock_generator:clk50|counter[0]   ; clock_generator:clk50|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.452      ;
; 1.186  ; clock_generator:clk10|counter[0]   ; clock_generator:clk10|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.452      ;
; 1.188  ; clock_generator:clk50|counter[7]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.454      ;
; 1.188  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; clock_generator:clk10|counter[9]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.455      ;
; 1.191  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.457      ;
; 1.198  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.464      ;
; 1.199  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.465      ;
; 1.200  ; clock_generator:clk50|counter[5]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.466      ;
; 1.201  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.467      ;
; 1.202  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.468      ;
; 1.202  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.468      ;
; 1.203  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|counter[20]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.469      ;
; 1.220  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.486      ;
; 1.225  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.491      ;
; 1.226  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.492      ;
; 1.227  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.493      ;
; 1.227  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.493      ;
; 1.227  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.493      ;
; 1.228  ; clock_generator:clk50|counter[16]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.494      ;
; 1.233  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.499      ;
; 1.233  ; clock_generator:clk50|counter[10]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.499      ;
; 1.237  ; clock_generator:clk50|counter[9]   ; clock_generator:clk50|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.503      ;
; 1.241  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.507      ;
; 1.257  ; clock_generator:clk10|counter[0]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.523      ;
; 1.262  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.528      ;
; 1.262  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.528      ;
; 1.262  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.528      ;
; 1.270  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.536      ;
; 1.271  ; clock_generator:clk10|counter[5]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.537      ;
; 1.277  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.543      ;
; 1.283  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.549      ;
; 1.285  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.551      ;
; 1.294  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.560      ;
; 1.295  ; clock_generator:clk50|counter[6]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.562      ;
; 1.298  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.564      ;
; 1.298  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.564      ;
; 1.299  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.565      ;
; 1.299  ; clock_generator:clk50|counter[4]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.565      ;
; 1.330  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; clock_generator:clk50|counter[3]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.596      ;
; 1.333  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.599      ;
; 1.333  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.599      ;
; 1.339  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; clock_generator:clk10|counter[4]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.605      ;
; 1.340  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.606      ;
; 1.340  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.606      ;
; 1.341  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.607      ;
; 1.341  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.607      ;
; 1.342  ; clock_generator:clk50|counter[5]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.608      ;
; 1.345  ; clock_generator:clk50|counter[0]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.611      ;
; 1.348  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.614      ;
; 1.352  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.618      ;
; 1.362  ; clock_generator:clk10|counter[6]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.001      ; 1.629      ;
; 1.366  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.632      ;
; 1.367  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.633      ;
; 1.369  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.635      ;
; 1.370  ; clock_generator:clk50|counter[10]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.636      ;
; 1.370  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.636      ;
; 1.372  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.638      ;
; 1.374  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.640      ;
; 1.376  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.642      ;
; 1.379  ; clock_generator:clk50|counter[4]   ; clock_generator:clk50|counter[4]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.645      ;
; 1.379  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.645      ;
; 1.384  ; clock_generator:clk10|counter[17]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.650      ;
; 1.397  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.663      ;
; 1.401  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.667      ;
; 1.404  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.670      ;
; 1.413  ; clock_generator:clk10|counter[5]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.679      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SW17'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.391 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|estado.fetch                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.657      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.437 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.102      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.439 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.899      ; 4.104      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.463 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.895      ; 4.124      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.501 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.892      ; 4.159      ;
; 0.527 ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.793      ;
; 0.552 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.store                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.load                                                ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.819      ;
; 0.553 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.add                                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.819      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.611 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.273      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.748 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.410      ;
; 0.786 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.fetch                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.052      ;
; 0.801 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.071      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.831 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.493      ;
; 0.837 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.842 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.504      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.861 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.896      ; 4.523      ;
; 0.863 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|estado.decode                                              ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.129      ;
; 0.910 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.918      ; 4.594      ;
; 0.910 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.918      ; 4.594      ;
; 0.910 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.918      ; 4.594      ;
; 0.910 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.918      ; 4.594      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:clk50|clock_signal'                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a1~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a2~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a3~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a4~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a5~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a6~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a7~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a8~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a9~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a10~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a11~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a12~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a13~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a14~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a15~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a1~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a2~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a3~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a4~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a5~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a6~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a7~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a8~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a9~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a10~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a11~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a12~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a13~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a14~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a15~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 6.397 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 2.234      ;
; 6.625 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 2.463      ;
; 6.934 ; processador_machine:mchn|nbitreg:ir|data_out[3]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 2.772      ;
; 6.966 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 2.803      ;
; 6.977 ; processador_machine:mchn|nbitreg:ir|data_out[6]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 2.815      ;
; 6.983 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 2.820      ;
; 7.015 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 2.852      ;
; 7.018 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 2.855      ;
; 7.046 ; processador_machine:mchn|nbitreg:ir|data_out[7]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 2.884      ;
; 7.096 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.889     ; 2.941      ;
; 7.160 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 2.997      ;
; 7.163 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.001      ;
; 7.178 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.016      ;
; 7.215 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[7]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.920     ; 3.029      ;
; 7.247 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.893     ; 3.088      ;
; 7.250 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.088      ;
; 7.265 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.102      ;
; 7.290 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.924     ; 3.100      ;
; 7.304 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[9]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.141      ;
; 7.314 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.151      ;
; 7.319 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.156      ;
; 7.324 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.900     ; 3.158      ;
; 7.337 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[12]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.904     ; 3.167      ;
; 7.337 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[11]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.901     ; 3.170      ;
; 7.351 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.189      ;
; 7.363 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[2]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.898     ; 3.199      ;
; 7.367 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.919     ; 3.182      ;
; 7.375 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[8]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.923     ; 3.186      ;
; 7.379 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[7]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.903     ; 3.210      ;
; 7.388 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.226      ;
; 7.392 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.229      ;
; 7.404 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[3]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.924     ; 3.214      ;
; 7.407 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.245      ;
; 7.419 ; processador_machine:mchn|nbitreg:ir|data_out[2]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.257      ;
; 7.426 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.264      ;
; 7.436 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[2]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.899     ; 3.271      ;
; 7.453 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.898     ; 3.289      ;
; 7.457 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.924     ; 3.267      ;
; 7.458 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.295      ;
; 7.462 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[10]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.925     ; 3.271      ;
; 7.496 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[8]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.923     ; 3.307      ;
; 7.498 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.335      ;
; 7.523 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.360      ;
; 7.530 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.367      ;
; 7.543 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.380      ;
; 7.547 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.384      ;
; 7.561 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.398      ;
; 7.570 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.898     ; 3.406      ;
; 7.578 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[4]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.919     ; 3.393      ;
; 7.579 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.898     ; 3.415      ;
; 7.583 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[1]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.892     ; 3.425      ;
; 7.599 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.898     ; 3.435      ;
; 7.604 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[13]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.925     ; 3.413      ;
; 7.605 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[10]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.899     ; 3.440      ;
; 7.611 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.896     ; 3.449      ;
; 7.614 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.451      ;
; 7.618 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.901     ; 3.451      ;
; 7.620 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.892     ; 3.462      ;
; 7.625 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[10]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.904     ; 3.455      ;
; 7.628 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[3]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.900     ; 3.462      ;
; 7.658 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.893     ; 3.499      ;
; 7.662 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.904     ; 3.492      ;
; 7.664 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[7]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.920     ; 3.478      ;
; 7.665 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[12]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.900     ; 3.499      ;
; 7.666 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[14]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.503      ;
; 7.682 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.898     ; 3.518      ;
; 7.692 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.529      ;
; 7.698 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.897     ; 3.535      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'SW17'                                                                                                                                                                               ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                 ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                 ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                 ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                 ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                 ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                 ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                 ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                 ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[15]                                    ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[13]                                    ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[14]                                    ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[12]                                    ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; SW17         ; SW17        ; 1.000        ; -0.028     ; 2.777      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; SW17         ; SW17        ; 1.000        ; -0.028     ; 2.777      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.039     ; 2.766      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.039     ; 2.766      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 2.770      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.036     ; 2.769      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 2.770      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.034     ; 2.771      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 2.771      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.031     ; 2.774      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.028     ; 2.777      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[4]                                     ; SW17         ; SW17        ; 1.000        ; -0.028     ; 2.777      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[5]                                     ; SW17         ; SW17        ; 1.000        ; -0.028     ; 2.777      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[6]                                     ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[7]                                     ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.036     ; 2.769      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 2.770      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.040     ; 2.765      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.037     ; 2.768      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.038     ; 2.767      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.039     ; 2.766      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 2.770      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.773      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.036     ; 2.769      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.031     ; 2.774      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.038     ; 2.767      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 2.770      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 2.770      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.022     ; 2.783      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.031     ; 2.774      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.022     ; 2.783      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.773      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.773      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 2.770      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.037     ; 2.768      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 2.771      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.773      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[7]   ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[7]   ; SW17         ; SW17        ; 1.000        ; -0.028     ; 2.777      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[7]   ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.037     ; 2.768      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.037     ; 2.768      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.038     ; 2.767      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10] ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[10] ; SW17         ; SW17        ; 1.000        ; -0.022     ; 2.783      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[11] ; SW17         ; SW17        ; 1.000        ; -0.022     ; 2.783      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[11] ; SW17         ; SW17        ; 1.000        ; -0.022     ; 2.783      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11] ; SW17         ; SW17        ; 1.000        ; -0.026     ; 2.779      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 2.779      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[12]  ; SW17         ; SW17        ; 1.000        ; -0.036     ; 2.769      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[12]  ; SW17         ; SW17        ; 1.000        ; -0.037     ; 2.768      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12] ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[12]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[12] ; SW17         ; SW17        ; 1.000        ; -0.036     ; 2.769      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 2.776      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.022     ; 2.783      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.033     ; 2.772      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.022     ; 2.783      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.038     ; 2.767      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.773      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.036     ; 2.769      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'SW17'                                                                                                                                                                               ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.010     ; 2.774      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]  ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 2.779      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 2.778      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 2.778      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 2.775      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 2.775      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 2.775      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 2.778      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 2.779      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 2.778      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 2.779      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.010     ; 2.774      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 2.779      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 2.778      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 2.775      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.010     ; 2.774      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 2.778      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 2.775      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.003     ; 2.781      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 2.779      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 2.776      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.010     ; 2.774      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.001     ; 2.783      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.010     ; 2.774      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.003     ; 2.781      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.005     ; 2.779      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.006     ; 2.778      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.005     ; 2.779      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[10] ; SW17         ; SW17        ; 0.000        ; -0.001     ; 2.783      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.005     ; 2.779      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[13]  ; SW17         ; SW17        ; 0.000        ; -0.001     ; 2.783      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.004     ; 2.781      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.002     ; 2.783      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.002     ; 2.783      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.010     ; 2.775      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.004     ; 2.781      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.012     ; 2.773      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.003     ; 2.782      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.004     ; 2.781      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.012     ; 2.773      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.004     ; 2.781      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11] ; SW17         ; SW17        ; 0.000        ; -0.002     ; 2.783      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.002     ; 2.783      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.002     ; 2.783      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[2]                                     ; SW17         ; SW17        ; 0.000        ; -0.029     ; 2.775      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[3]                                     ; SW17         ; SW17        ; 0.000        ; -0.029     ; 2.775      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[0]                                     ; SW17         ; SW17        ; 0.000        ; -0.029     ; 2.775      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[1]                                     ; SW17         ; SW17        ; 0.000        ; -0.029     ; 2.775      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.028     ; 2.776      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.028     ; 2.776      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.028     ; 2.776      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.028     ; 2.776      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.022     ; 2.782      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.034     ; 2.770      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 2.775      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[1]  ; SW17         ; SW17        ; 0.000        ; -0.034     ; 2.770      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.028     ; 2.776      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 2.778      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 2.775      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.028     ; 2.776      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[2]  ; SW17         ; SW17        ; 0.000        ; -0.027     ; 2.777      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[2]  ; SW17         ; SW17        ; 0.000        ; -0.027     ; 2.777      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.780      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.023     ; 2.781      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.022     ; 2.782      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.026     ; 2.778      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 2.778      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.023     ; 2.781      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 2.778      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.025     ; 2.779      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.780      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.023     ; 2.781      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.027     ; 2.777      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.026     ; 2.778      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.780      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.023     ; 2.781      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.023     ; 2.781      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.023     ; 2.781      ;
; 2.538 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 2.778      ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:clk50|clock_signal'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW17'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SW17  ; Rise       ; SW17                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.add                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.add                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.decode                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.decode                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.fetch                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.fetch                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.load                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.load                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.store                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.store                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.zero                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.zero                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_27M'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_27M ; Rise       ; clk_27M                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[21]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[21]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[9]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|clock_signal|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|clock_signal|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[13]|clk              ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.783 ; 0.783 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; 0.583 ; 0.583 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.279 ; 0.279 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.783 ; 0.783 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; 0.711 ; 0.711 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; 0.574 ; 0.574 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; 0.759 ; 0.759 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.483 ; 0.483 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.478 ; 0.478 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; -0.010 ; -0.010 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; -0.314 ; -0.314 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; -0.010 ; -0.010 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; -0.514 ; -0.514 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; -0.442 ; -0.442 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; -0.305 ; -0.305 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; -0.490 ; -0.490 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; -0.214 ; -0.214 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; -0.209 ; -0.209 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Hex5[*]   ; SW17                               ; 14.509 ; 14.509 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 14.496 ; 14.496 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 12.843 ; 12.843 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 14.176 ; 14.176 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 14.509 ; 14.509 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 14.344 ; 14.344 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 12.826 ; 12.826 ; Fall       ; SW17                               ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 23.151 ; 23.151 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 23.151 ; 23.151 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 23.123 ; 23.123 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 23.114 ; 23.114 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 22.903 ; 22.903 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 22.906 ; 22.906 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 22.860 ; 22.860 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 22.889 ; 22.889 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 25.080 ; 25.080 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 25.020 ; 25.020 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 25.080 ; 25.080 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 24.874 ; 24.874 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 24.594 ; 24.594 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 24.932 ; 24.932 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 24.602 ; 24.602 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 24.656 ; 24.656 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 25.737 ; 25.737 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 25.722 ; 25.722 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 25.383 ; 25.383 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 25.466 ; 25.466 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 25.433 ; 25.433 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 25.613 ; 25.613 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 25.737 ; 25.737 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 25.687 ; 25.687 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 26.434 ; 26.434 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 26.379 ; 26.379 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 26.390 ; 26.390 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 26.388 ; 26.388 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 26.434 ; 26.434 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 26.433 ; 26.433 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 26.115 ; 26.115 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 26.086 ; 26.086 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex4[*]   ; clock_generator:clk50|clock_signal ; 28.239 ; 28.239 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[0]  ; clock_generator:clk50|clock_signal ; 27.929 ; 27.929 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[1]  ; clock_generator:clk50|clock_signal ; 27.941 ; 27.941 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[2]  ; clock_generator:clk50|clock_signal ; 27.912 ; 27.912 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[3]  ; clock_generator:clk50|clock_signal ; 28.208 ; 28.208 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[4]  ; clock_generator:clk50|clock_signal ; 28.220 ; 28.220 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[5]  ; clock_generator:clk50|clock_signal ; 28.224 ; 28.224 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[6]  ; clock_generator:clk50|clock_signal ; 28.239 ; 28.239 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Hex5[*]   ; SW17                               ; 11.806 ; 11.806 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 12.096 ; 12.096 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 11.978 ; 11.978 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 11.806 ; 11.806 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 12.100 ; 12.100 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 11.983 ; 11.983 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 11.989 ; 11.989 ; Fall       ; SW17                               ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 11.598 ; 11.598 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 11.866 ; 11.866 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 11.839 ; 11.839 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 11.851 ; 11.851 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 11.614 ; 11.614 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 11.622 ; 11.622 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 11.598 ; 11.598 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 11.602 ; 11.602 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 12.722 ; 12.722 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 13.184 ; 13.184 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 13.217 ; 13.217 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 13.005 ; 13.005 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 12.722 ; 12.722 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 13.059 ; 13.059 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 12.730 ; 12.730 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 12.788 ; 12.788 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 12.970 ; 12.970 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 13.328 ; 13.328 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 12.970 ; 12.970 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 13.040 ; 13.040 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 13.023 ; 13.023 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 13.219 ; 13.219 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 13.328 ; 13.328 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 13.277 ; 13.277 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 15.035 ; 15.035 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 15.332 ; 15.332 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 15.339 ; 15.339 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 15.343 ; 15.343 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 15.383 ; 15.383 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 15.382 ; 15.382 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 15.069 ; 15.069 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 15.035 ; 15.035 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex4[*]   ; clock_generator:clk50|clock_signal ; 14.979 ; 14.979 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[0]  ; clock_generator:clk50|clock_signal ; 14.979 ; 14.979 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[1]  ; clock_generator:clk50|clock_signal ; 14.991 ; 14.991 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[2]  ; clock_generator:clk50|clock_signal ; 14.992 ; 14.992 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[3]  ; clock_generator:clk50|clock_signal ; 15.260 ; 15.260 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[4]  ; clock_generator:clk50|clock_signal ; 15.271 ; 15.271 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[5]  ; clock_generator:clk50|clock_signal ; 15.274 ; 15.274 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[6]  ; clock_generator:clk50|clock_signal ; 15.285 ; 15.285 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; SW17                               ; -4.722 ; -971.137      ;
; clock_generator:clk50|clock_signal ; -4.022 ; -137.853      ;
; clk_27M                            ; -0.621 ; -11.433       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_27M                            ; -1.548 ; -1.548        ;
; SW17                               ; 0.215  ; 0.000         ;
; clock_generator:clk50|clock_signal ; 2.318  ; 0.000         ;
+------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; SW17  ; -0.659 ; -183.001      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; SW17  ; 1.519 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_generator:clk50|clock_signal ; -2.000 ; -324.000      ;
; SW17                               ; -1.423 ; -309.990      ;
; clk_27M                            ; -1.380 ; -45.380       ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SW17'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.722 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.747      ;
; -4.722 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.747      ;
; -4.701 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.725      ;
; -4.697 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.721      ;
; -4.692 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.008      ; 5.732      ;
; -4.690 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.008      ; 5.730      ;
; -4.688 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.003     ; 5.717      ;
; -4.685 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.003     ; 5.714      ;
; -4.674 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.700      ;
; -4.671 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.696      ;
; -4.671 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.696      ;
; -4.666 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.002      ; 5.700      ;
; -4.664 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.689      ;
; -4.664 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.689      ;
; -4.644 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.670      ;
; -4.644 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.670      ;
; -4.643 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.667      ;
; -4.642 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.667      ;
; -4.642 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.667      ;
; -4.639 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.663      ;
; -4.634 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.008      ; 5.674      ;
; -4.632 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.008      ; 5.672      ;
; -4.630 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.003     ; 5.659      ;
; -4.627 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.003     ; 5.656      ;
; -4.623 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.648      ;
; -4.621 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.645      ;
; -4.619 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.644      ;
; -4.617 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.641      ;
; -4.616 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.642      ;
; -4.614 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.009      ; 5.655      ;
; -4.613 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.638      ;
; -4.613 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.638      ;
; -4.612 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.009      ; 5.653      ;
; -4.612 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.008      ; 5.652      ;
; -4.610 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.002     ; 5.640      ;
; -4.610 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.008      ; 5.650      ;
; -4.608 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.002      ; 5.642      ;
; -4.608 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.003     ; 5.637      ;
; -4.607 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.002     ; 5.637      ;
; -4.607 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.002     ; 5.637      ;
; -4.605 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.003     ; 5.634      ;
; -4.604 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.630      ;
; -4.596 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.005     ; 5.623      ;
; -4.596 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.620      ;
; -4.596 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.620      ;
; -4.594 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.620      ;
; -4.593 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.619      ;
; -4.593 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.619      ;
; -4.591 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.616      ;
; -4.591 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.616      ;
; -4.590 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.614      ;
; -4.590 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.614      ;
; -4.588 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.003      ; 5.623      ;
; -4.587 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; 0.004      ; 5.623      ;
; -4.587 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.004      ; 5.623      ;
; -4.586 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.002      ; 5.620      ;
; -4.585 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.616      ;
; -4.583 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.608      ;
; -4.583 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.608      ;
; -4.577 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.005      ; 5.614      ;
; -4.576 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; 0.002      ; 5.610      ;
; -4.575 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.009     ; 5.598      ;
; -4.571 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 5.594      ;
; -4.569 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.009     ; 5.592      ;
; -4.568 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.004      ; 5.604      ;
; -4.566 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 5.605      ;
; -4.565 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.596      ;
; -4.565 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.596      ;
; -4.565 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.009     ; 5.588      ;
; -4.564 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.590      ;
; -4.564 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.590      ;
; -4.564 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 5.603      ;
; -4.562 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 5.590      ;
; -4.562 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.586      ;
; -4.560 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.592      ;
; -4.560 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 5.599      ;
; -4.559 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.584      ;
; -4.559 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.004     ; 5.587      ;
; -4.558 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.007      ; 5.597      ;
; -4.558 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.582      ;
; -4.556 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.004     ; 5.584      ;
; -4.553 ; processador_machine:mchn|estado.add                                               ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.002      ; 5.587      ;
; -4.553 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.004     ; 5.581      ;
; -4.553 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.008      ; 5.593      ;
; -4.551 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; 0.008      ; 5.591      ;
; -4.549 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.002     ; 5.579      ;
; -4.549 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.003     ; 5.578      ;
; -4.548 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.573      ;
; -4.546 ; processador_machine:mchn|estado.store                                             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.572      ;
; -4.546 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                  ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.003     ; 5.575      ;
; -4.545 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.569      ;
; -4.545 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.569      ;
; -4.544 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.002     ; 5.574      ;
; -4.543 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.568      ;
; -4.542 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.567      ;
; -4.540 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.002     ; 5.570      ;
; -4.540 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.001      ; 5.573      ;
; -4.539 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 5.564      ;
; -4.539 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.563      ;
; -4.539 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                   ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.008     ; 5.563      ;
+--------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:clk50|clock_signal'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                                    ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -4.022 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.585      ;
; -4.011 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.574      ;
; -3.978 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.939     ; 2.538      ;
; -3.963 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.526      ;
; -3.952 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.516      ;
; -3.944 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.507      ;
; -3.944 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.508      ;
; -3.935 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.939     ; 2.495      ;
; -3.932 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.496      ;
; -3.932 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.959     ; 2.472      ;
; -3.925 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.928     ; 2.496      ;
; -3.925 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.488      ;
; -3.920 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.484      ;
; -3.918 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.481      ;
; -3.904 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.468      ;
; -3.902 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.954     ; 2.447      ;
; -3.897 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.939     ; 2.457      ;
; -3.896 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.459      ;
; -3.894 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.458      ;
; -3.882 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.954     ; 2.427      ;
; -3.880 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.937     ; 2.442      ;
; -3.877 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.441      ;
; -3.876 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.941     ; 2.434      ;
; -3.875 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.438      ;
; -3.873 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[8]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.952     ; 2.420      ;
; -3.873 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.436      ;
; -3.873 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.941     ; 2.431      ;
; -3.872 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.435      ;
; -3.868 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.431      ;
; -3.866 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.959     ; 2.406      ;
; -3.866 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.939     ; 2.426      ;
; -3.866 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.932     ; 2.433      ;
; -3.863 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.953     ; 2.409      ;
; -3.853 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.417      ;
; -3.852 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.415      ;
; -3.850 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.927     ; 2.422      ;
; -3.849 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.413      ;
; -3.849 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.412      ;
; -3.845 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.409      ;
; -3.839 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.932     ; 2.406      ;
; -3.827 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.390      ;
; -3.825 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.388      ;
; -3.824 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.939     ; 2.384      ;
; -3.815 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.932     ; 2.382      ;
; -3.812 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.376      ;
; -3.811 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.934     ; 2.376      ;
; -3.808 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.952     ; 2.355      ;
; -3.805 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[4]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.941     ; 2.363      ;
; -3.804 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.367      ;
; -3.804 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[12] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.941     ; 2.362      ;
; -3.797 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.360      ;
; -3.790 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.953     ; 2.336      ;
; -3.787 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.942     ; 2.344      ;
; -3.785 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.941     ; 2.343      ;
; -3.784 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.928     ; 2.355      ;
; -3.781 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.345      ;
; -3.780 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.343      ;
; -3.778 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.934     ; 2.343      ;
; -3.768 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.954     ; 2.313      ;
; -3.760 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.324      ;
; -3.760 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.953     ; 2.306      ;
; -3.756 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.957     ; 2.298      ;
; -3.752 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.316      ;
; -3.747 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[7]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.952     ; 2.294      ;
; -3.744 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.308      ;
; -3.736 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.932     ; 2.303      ;
; -3.736 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.939     ; 2.296      ;
; -3.726 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.943     ; 2.282      ;
; -3.725 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.288      ;
; -3.717 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.280      ;
; -3.712 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.932     ; 2.279      ;
; -3.701 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.939     ; 2.261      ;
; -3.701 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.265      ;
; -3.691 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.937     ; 2.253      ;
; -3.688 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[1]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.251      ;
; -3.687 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.932     ; 2.254      ;
; -3.685 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.929     ; 2.255      ;
; -3.684 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[2]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.927     ; 2.256      ;
; -3.683 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.929     ; 2.253      ;
; -3.677 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.929     ; 2.247      ;
; -3.674 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.956     ; 2.217      ;
; -3.669 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.233      ;
; -3.669 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.233      ;
; -3.664 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.937     ; 2.226      ;
; -3.658 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.222      ;
; -3.656 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.220      ;
; -3.654 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.218      ;
; -3.653 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[11]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.936     ; 2.216      ;
; -3.649 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.933     ; 2.215      ;
; -3.648 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.934     ; 2.213      ;
; -3.645 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.957     ; 2.187      ;
; -3.643 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[2]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.930     ; 2.212      ;
; -3.629 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.929     ; 2.199      ;
; -3.628 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.935     ; 2.192      ;
; -3.628 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.954     ; 2.173      ;
; -3.627 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[13] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.937     ; 2.189      ;
; -3.626 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.953     ; 2.172      ;
; -3.617 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[4]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.937     ; 2.179      ;
; -3.616 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.932     ; 2.183      ;
; -3.615 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[4]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.955     ; 2.159      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_27M'                                                                                                                           ;
+--------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.621 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.657      ;
; -0.615 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[20]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.649      ;
; -0.595 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[20]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.629      ;
; -0.581 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.617      ;
; -0.563 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.597      ;
; -0.547 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[20]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.581      ;
; -0.543 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.577      ;
; -0.507 ; clock_generator:clk50|counter[2]  ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.543      ;
; -0.495 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.529      ;
; -0.485 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[21]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.519      ;
; -0.466 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[20]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.500      ;
; -0.465 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[21]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.499      ;
; -0.459 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[15]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.493      ;
; -0.458 ; clock_generator:clk50|counter[3]  ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.494      ;
; -0.443 ; clock_generator:clk50|counter[4]  ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.479      ;
; -0.442 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.474      ;
; -0.439 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[15]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.473      ;
; -0.427 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[20]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.461      ;
; -0.425 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.457      ;
; -0.420 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[20]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.456      ;
; -0.417 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[10]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.449      ;
; -0.417 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[11]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.449      ;
; -0.417 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.449      ;
; -0.417 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[21]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.451      ;
; -0.415 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[19]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.449      ;
; -0.414 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.448      ;
; -0.413 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[19]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.449      ;
; -0.412 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[0]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.444      ;
; -0.412 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[5]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.444      ;
; -0.411 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[4]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.443      ;
; -0.411 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[8]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.443      ;
; -0.411 ; clock_generator:clk10|counter[20] ; clock_generator:clk10|clock_signal ; clk_27M      ; clk_27M     ; 1.000        ; -0.066     ; 1.377      ;
; -0.405 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[0]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.437      ;
; -0.405 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[5]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.437      ;
; -0.404 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[4]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.436      ;
; -0.404 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[8]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.436      ;
; -0.400 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.436      ;
; -0.400 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[10]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.432      ;
; -0.400 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[11]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.432      ;
; -0.400 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.432      ;
; -0.395 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[19]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.429      ;
; -0.392 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[20]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.426      ;
; -0.391 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[15]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.425      ;
; -0.390 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[0]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.422      ;
; -0.390 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[5]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.422      ;
; -0.389 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[4]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.421      ;
; -0.389 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[8]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.421      ;
; -0.381 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.417      ;
; -0.379 ; clock_generator:clk50|counter[13] ; clock_generator:clk50|counter[9]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.004     ; 1.407      ;
; -0.378 ; clock_generator:clk50|counter[12] ; clock_generator:clk50|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.410      ;
; -0.377 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[0]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.409      ;
; -0.377 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[5]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.409      ;
; -0.376 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[6]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.406      ;
; -0.376 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[4]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.408      ;
; -0.376 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[8]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.408      ;
; -0.375 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.409      ;
; -0.373 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[19]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.409      ;
; -0.369 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.405      ;
; -0.369 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[6]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.399      ;
; -0.368 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.404      ;
; -0.367 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.401      ;
; -0.367 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[15]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.401      ;
; -0.366 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[0]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.398      ;
; -0.366 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[5]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.398      ;
; -0.365 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[0]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.395      ;
; -0.365 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[5]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.395      ;
; -0.365 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[4]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.397      ;
; -0.365 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[8]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.397      ;
; -0.364 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[4]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.394      ;
; -0.364 ; clock_generator:clk10|counter[12] ; clock_generator:clk10|counter[8]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.394      ;
; -0.362 ; clock_generator:clk10|counter[17] ; clock_generator:clk10|clock_signal ; clk_27M      ; clk_27M     ; 1.000        ; -0.066     ; 1.328      ;
; -0.362 ; clock_generator:clk50|counter[14] ; clock_generator:clk50|counter[9]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.004     ; 1.390      ;
; -0.360 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[15]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.394      ;
; -0.357 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.393      ;
; -0.356 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[10]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.392      ;
; -0.356 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[11]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.392      ;
; -0.354 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[6]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.384      ;
; -0.353 ; clock_generator:clk50|counter[12] ; clock_generator:clk50|counter[10]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; clock_generator:clk50|counter[12] ; clock_generator:clk50|counter[11]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; clock_generator:clk50|counter[12] ; clock_generator:clk50|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.385      ;
; -0.350 ; clock_generator:clk50|counter[4]  ; clock_generator:clk50|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.386      ;
; -0.347 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[19]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.381      ;
; -0.344 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[0]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.378      ;
; -0.344 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[5]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.378      ;
; -0.343 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[4]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.377      ;
; -0.343 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[8]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.377      ;
; -0.343 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[0]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.375      ;
; -0.343 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[5]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.375      ;
; -0.343 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.379      ;
; -0.342 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[4]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[8]   ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.374      ;
; -0.341 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[6]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.371      ;
; -0.340 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.374      ;
; -0.336 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[21]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.370      ;
; -0.332 ; clock_generator:clk50|counter[2]  ; clock_generator:clk50|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.368      ;
; -0.332 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[18]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.366      ;
; -0.332 ; clock_generator:clk10|counter[8]  ; clock_generator:clk10|counter[15]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.366      ;
; -0.331 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[12]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.365      ;
; -0.331 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[20]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.002      ; 1.365      ;
; -0.330 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[6]   ; clk_27M      ; clk_27M     ; 1.000        ; -0.002     ; 1.360      ;
+--------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_27M'                                                                                                                                                   ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.548 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clk_27M     ; 0.000        ; 1.622      ; 0.367      ;
; -1.048 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clk_27M     ; -0.500       ; 1.622      ; 0.367      ;
; 0.215  ; clock_generator:clk10|clock_signal ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.367      ;
; 0.252  ; clock_generator:clk50|counter[19]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.404      ;
; 0.358  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; clock_generator:clk50|counter[8]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_generator:clk50|counter[3]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clock_generator:clk10|counter[10]  ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clock_generator:clk10|counter[9]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.517      ;
; 0.370  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_generator:clk10|counter[21]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_generator:clk10|counter[17]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_generator:clk10|counter[3]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; clock_generator:clk50|counter[6]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; clock_generator:clk50|counter[16]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.528      ;
; 0.446  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.598      ;
; 0.448  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.600      ;
; 0.497  ; clock_generator:clk50|counter[0]   ; clock_generator:clk50|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; clock_generator:clk10|counter[0]   ; clock_generator:clk10|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; clock_generator:clk10|counter[9]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; clock_generator:clk50|counter[7]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.655      ;
; 0.506  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.658      ;
; 0.510  ; clock_generator:clk50|counter[5]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.662      ;
; 0.512  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.664      ;
; 0.515  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; clock_generator:clk50|counter[16]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.669      ;
; 0.525  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.677      ;
; 0.526  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|counter[20]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.678      ;
; 0.532  ; clock_generator:clk10|counter[0]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.684      ;
; 0.536  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.688      ;
; 0.538  ; clock_generator:clk50|counter[10]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; clock_generator:clk50|counter[9]   ; clock_generator:clk50|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.691      ;
; 0.541  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.693      ;
; 0.541  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.693      ;
; 0.542  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.694      ;
; 0.543  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.695      ;
; 0.543  ; clock_generator:clk10|counter[5]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.695      ;
; 0.544  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.697      ;
; 0.546  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.698      ;
; 0.548  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; clock_generator:clk50|counter[6]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; clock_generator:clk50|counter[4]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.705      ;
; 0.555  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.707      ;
; 0.558  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.710      ;
; 0.568  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; clock_generator:clk50|counter[3]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.720      ;
; 0.571  ; clock_generator:clk10|counter[6]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.002      ; 0.725      ;
; 0.571  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.723      ;
; 0.578  ; clock_generator:clk10|counter[4]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.730      ;
; 0.580  ; clock_generator:clk50|counter[5]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.732      ;
; 0.581  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.733      ;
; 0.583  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.735      ;
; 0.584  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.736      ;
; 0.585  ; clock_generator:clk50|counter[10]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.737      ;
; 0.586  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.740      ;
; 0.591  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.743      ;
; 0.591  ; clock_generator:clk50|counter[0]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.743      ;
; 0.596  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.748      ;
; 0.597  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.749      ;
; 0.598  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.750      ;
; 0.598  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.750      ;
; 0.603  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.755      ;
; 0.604  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.756      ;
; 0.606  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; clock_generator:clk10|counter[17]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.758      ;
; 0.613  ; clock_generator:clk10|counter[5]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.765      ;
; 0.614  ; clock_generator:clk10|counter[10]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.002      ; 0.768      ;
; 0.617  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.769      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SW17'                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.215 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.393      ;
; 0.259 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.add                                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.412      ;
; 0.358 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.510      ;
; 0.366 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.524      ;
; 0.380 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.532      ;
; 0.415 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|estado.decode                                                                     ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.567      ;
; 0.456 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.608      ;
; 0.458 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.610      ;
; 0.459 ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; processador_machine:mchn|estado.add                                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.611      ;
; 0.461 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.613      ;
; 0.496 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.648      ;
; 0.501 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.654      ;
; 0.511 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[6]                                                            ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[7]                                                            ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.531 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.683      ;
; 0.536 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.688      ;
; 0.539 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.691      ;
; 0.546 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.699      ;
; 0.559 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; SW17        ; 0.000        ; 0.079      ; 0.776      ;
; 0.566 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.718      ;
; 0.571 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.723      ;
; 0.579 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.add                                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.732      ;
; 0.581 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.733      ;
; 0.583 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.735      ;
; 0.601 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.753      ;
; 0.606 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.758      ;
; 0.616 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.768      ;
; 0.622 ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.774      ;
; 0.636 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.788      ;
; 0.637 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ; SW17                               ; SW17        ; 0.000        ; 0.079      ; 0.854      ;
; 0.641 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; SW17        ; 0.000        ; 0.079      ; 0.858      ;
; 0.641 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.793      ;
; 0.651 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ; SW17                               ; SW17        ; 0.000        ; 0.079      ; 0.868      ;
; 0.651 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.803      ;
; 0.663 ; processador_machine:mchn|estado.add                                                                        ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]                          ; SW17                               ; SW17        ; 0.000        ; -0.001     ; 0.814      ;
; 0.676 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.828      ;
; 0.686 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.838      ;
; 0.704 ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.856      ;
; 0.704 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.856      ;
; 0.705 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.add                                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.857      ;
; 0.706 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.add                                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.858      ;
; 0.707 ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.859      ;
; 0.707 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.859      ;
; 0.734 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; SW17        ; 0.000        ; 0.079      ; 0.951      ;
; 0.772 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; SW17                               ; SW17        ; 0.000        ; -0.010     ; 0.914      ;
; 0.772 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; SW17                               ; SW17        ; 0.000        ; -0.010     ; 0.914      ;
; 0.772 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; SW17                               ; SW17        ; 0.000        ; -0.010     ; 0.914      ;
; 0.772 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; -0.010     ; 0.914      ;
; 0.772 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; -0.010     ; 0.914      ;
; 0.772 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; -0.010     ; 0.914      ;
; 0.772 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; -0.010     ; 0.914      ;
; 0.772 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; -0.010     ; 0.914      ;
; 0.795 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ; SW17                               ; SW17        ; 0.000        ; 0.079      ; 1.012      ;
; 0.820 ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; SW17        ; 0.000        ; 0.079      ; 1.037      ;
; 0.849 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[9]                         ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]                          ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.001      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]                         ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
; 0.856 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.938      ; 2.446      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:clk50|clock_signal'                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a1~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a2~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a3~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a4~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a5~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a6~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a7~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a8~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a9~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a10~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a11~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a12~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a13~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a14~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a15~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a1~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a2~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a3~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a4~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a5~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a6~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a7~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a8~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a9~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a10~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a11~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a12~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a13~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a14~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a15~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 3.350 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.053      ;
; 3.509 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.213      ;
; 3.595 ; processador_machine:mchn|nbitreg:ir|data_out[3]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.933     ; 1.300      ;
; 3.614 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.928     ; 1.324      ;
; 3.625 ; processador_machine:mchn|nbitreg:ir|data_out[6]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.329      ;
; 3.634 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.337      ;
; 3.643 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.346      ;
; 3.648 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.351      ;
; 3.661 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.364      ;
; 3.669 ; processador_machine:mchn|nbitreg:ir|data_out[7]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.373      ;
; 3.690 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.933     ; 1.395      ;
; 3.697 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[7]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.956     ; 1.379      ;
; 3.697 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.400      ;
; 3.705 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.932     ; 1.411      ;
; 3.715 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.419      ;
; 3.716 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[11]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.939     ; 1.415      ;
; 3.721 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[12]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.942     ; 1.417      ;
; 3.725 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[11]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.939     ; 1.424      ;
; 3.739 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[9]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.441      ;
; 3.751 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.454      ;
; 3.753 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.456      ;
; 3.754 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[8]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.960     ; 1.432      ;
; 3.757 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.961     ; 1.434      ;
; 3.760 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.956     ; 1.442      ;
; 3.764 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.468      ;
; 3.769 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[2]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.471      ;
; 3.787 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.491      ;
; 3.791 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.961     ; 1.468      ;
; 3.791 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.495      ;
; 3.795 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[3]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.961     ; 1.472      ;
; 3.799 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[7]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.941     ; 1.496      ;
; 3.800 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.502      ;
; 3.801 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[2]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.937     ; 1.502      ;
; 3.809 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[1]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.930     ; 1.517      ;
; 3.810 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.514      ;
; 3.811 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.514      ;
; 3.816 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[10]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.961     ; 1.493      ;
; 3.820 ; processador_machine:mchn|nbitreg:ir|data_out[2]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.933     ; 1.525      ;
; 3.823 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.526      ;
; 3.840 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.934     ; 1.544      ;
; 3.840 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[8]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.960     ; 1.518      ;
; 3.840 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.542      ;
; 3.841 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[4]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.955     ; 1.524      ;
; 3.854 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.939     ; 1.553      ;
; 3.857 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[7]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.956     ; 1.539      ;
; 3.859 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[13]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.961     ; 1.536      ;
; 3.866 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[10]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.943     ; 1.561      ;
; 3.867 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[3]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.939     ; 1.566      ;
; 3.870 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.572      ;
; 3.872 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.930     ; 1.580      ;
; 3.872 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[1]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.930     ; 1.580      ;
; 3.877 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.580      ;
; 3.877 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[1]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.931     ; 1.584      ;
; 3.880 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.943     ; 1.575      ;
; 3.880 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.932     ; 1.586      ;
; 3.880 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.583      ;
; 3.885 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[9]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.587      ;
; 3.888 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.591      ;
; 3.891 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.594      ;
; 3.891 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.593      ;
; 3.893 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.596      ;
; 3.894 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.597      ;
; 3.895 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[10]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.937     ; 1.596      ;
; 3.897 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.599      ;
; 3.897 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[8]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.959     ; 1.576      ;
; 3.900 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.603      ;
; 3.901 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.935     ; 1.604      ;
; 3.902 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.936     ; 1.604      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'SW17'                                                                                                                                                                               ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.661      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.661      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.661      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.661      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                 ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                 ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                 ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                 ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                 ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                 ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                 ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                 ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[2]                                     ; SW17         ; SW17        ; 1.000        ; -0.028     ; 1.662      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[3]                                     ; SW17         ; SW17        ; 1.000        ; -0.028     ; 1.662      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[0]                                     ; SW17         ; SW17        ; 1.000        ; -0.028     ; 1.662      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[1]                                     ; SW17         ; SW17        ; 1.000        ; -0.028     ; 1.662      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.036     ; 1.654      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.036     ; 1.654      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.031     ; 1.659      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.031     ; 1.659      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 1.661      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[4]                                     ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[5]                                     ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.031     ; 1.659      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.037     ; 1.653      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.034     ; 1.656      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 1.655      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.036     ; 1.654      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.020     ; 1.670      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.027     ; 1.663      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.025     ; 1.665      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.028     ; 1.662      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 1.661      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 1.655      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[3]   ; SW17         ; SW17        ; 1.000        ; -0.020     ; 1.670      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 1.667      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]   ; SW17         ; SW17        ; 1.000        ; -0.023     ; 1.667      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 1.661      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.025     ; 1.665      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[4]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[4]  ; SW17         ; SW17        ; 1.000        ; -0.025     ; 1.665      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[5]   ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]   ; SW17         ; SW17        ; 1.000        ; -0.023     ; 1.667      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 1.667      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[5]   ; SW17         ; SW17        ; 1.000        ; -0.020     ; 1.670      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.028     ; 1.662      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.028     ; 1.662      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 1.658      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 1.655      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.031     ; 1.659      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[7]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[7]   ; SW17         ; SW17        ; 1.000        ; -0.031     ; 1.659      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[7]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 1.667      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[7]   ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[7]   ; SW17         ; SW17        ; 1.000        ; -0.031     ; 1.659      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[7]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 1.669      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.034     ; 1.656      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.034     ; 1.656      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 1.655      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 1.661      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.029     ; 1.661      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.028     ; 1.662      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.019     ; 1.671      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10] ; SW17         ; SW17        ; 1.000        ; -0.030     ; 1.660      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[10] ; SW17         ; SW17        ; 1.000        ; -0.025     ; 1.665      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.025     ; 1.665      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 1.667      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 1.667      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 1.664      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'SW17'                                                                                                                                                                               ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.663      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.663      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.663      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]  ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.665      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.665      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.665      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.663      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.663      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.011     ; 1.660      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.011     ; 1.660      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.007     ; 1.665      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 1.665      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.010     ; 1.662      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.664      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]  ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.664      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.003     ; 1.669      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 1.665      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.001     ; 1.671      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 1.663      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.001     ; 1.671      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 1.663      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 1.663      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.010     ; 1.662      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.007     ; 1.665      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 1.665      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.010     ; 1.662      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.664      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.007     ; 1.665      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 1.665      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.664      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.003     ; 1.669      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 1.663      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.010     ; 1.662      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.009     ; 1.663      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.002     ; 1.670      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.002     ; 1.670      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.664      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.003     ; 1.669      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.008     ; 1.664      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.007     ; 1.665      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.010     ; 1.662      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.001     ; 1.671      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.003     ; 1.669      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.010     ; 1.662      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.002     ; 1.670      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[10] ; SW17         ; SW17        ; 0.000        ; -0.001     ; 1.671      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11] ; SW17         ; SW17        ; 0.000        ; -0.001     ; 1.671      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.001     ; 1.671      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.001     ; 1.671      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[13]  ; SW17         ; SW17        ; 0.000        ; -0.001     ; 1.671      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[15]                                    ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.662      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[13]                                    ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.662      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[14]                                    ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.662      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[12]                                    ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.662      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.662      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.662      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 1.656      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[6]                                     ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.662      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[7]                                     ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.662      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 1.656      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.660      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 1.656      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[2]  ; SW17         ; SW17        ; 0.000        ; -0.025     ; 1.664      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[2]  ; SW17         ; SW17        ; 0.000        ; -0.025     ; 1.664      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.668      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.019     ; 1.670      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.023     ; 1.666      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.668      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.025     ; 1.664      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.668      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.668      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.019     ; 1.670      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.660      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.028     ; 1.661      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.663      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.030     ; 1.659      ;
; 1.537 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.660      ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:clk50|clock_signal'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW17'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SW17  ; Rise       ; SW17                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.add                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.add                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.decode                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.decode                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.fetch                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.fetch                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.load                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.load                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.store                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.store                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.zero                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.zero                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_27M'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_27M ; Rise       ; clk_27M                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[21]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[21]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[9]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|clock_signal|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|clock_signal|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[13]|clk              ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.175  ; 0.175  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; 0.052  ; 0.052  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; -0.104 ; -0.104 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.130  ; 0.130  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; 0.175  ; 0.175  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; 0.067  ; 0.067  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; 0.170  ; 0.170  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.005  ; 0.005  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.006  ; 0.006  ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.243  ; 0.243  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; 0.087  ; 0.087  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.243  ; 0.243  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.009  ; 0.009  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; -0.036 ; -0.036 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; 0.072  ; 0.072  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; -0.031 ; -0.031 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.134  ; 0.134  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.133  ; 0.133  ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Hex5[*]   ; SW17                               ; 7.413  ; 7.413  ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 7.413  ; 7.413  ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 6.651  ; 6.651  ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 7.271  ; 7.271  ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 7.406  ; 7.406  ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 7.342  ; 7.342  ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 6.667  ; 6.667  ; Fall       ; SW17                               ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 11.660 ; 11.660 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 11.660 ; 11.660 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 11.632 ; 11.632 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 11.653 ; 11.653 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 11.543 ; 11.543 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 11.547 ; 11.547 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 11.534 ; 11.534 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 11.530 ; 11.530 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 12.508 ; 12.508 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 12.488 ; 12.488 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 12.508 ; 12.508 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 12.349 ; 12.349 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 12.228 ; 12.228 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 12.397 ; 12.397 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 12.236 ; 12.236 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 12.274 ; 12.274 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 12.779 ; 12.779 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 12.779 ; 12.779 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 12.599 ; 12.599 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 12.671 ; 12.671 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 12.649 ; 12.649 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 12.729 ; 12.729 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 12.779 ; 12.779 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 12.746 ; 12.746 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 13.082 ; 13.082 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 13.041 ; 13.041 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 13.055 ; 13.055 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 13.053 ; 13.053 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 13.082 ; 13.082 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 13.080 ; 13.080 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 12.919 ; 12.919 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 12.906 ; 12.906 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex4[*]   ; clock_generator:clk50|clock_signal ; 13.918 ; 13.918 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[0]  ; clock_generator:clk50|clock_signal ; 13.774 ; 13.774 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[1]  ; clock_generator:clk50|clock_signal ; 13.784 ; 13.784 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[2]  ; clock_generator:clk50|clock_signal ; 13.781 ; 13.781 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[3]  ; clock_generator:clk50|clock_signal ; 13.891 ; 13.891 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[4]  ; clock_generator:clk50|clock_signal ; 13.910 ; 13.910 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[5]  ; clock_generator:clk50|clock_signal ; 13.908 ; 13.908 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[6]  ; clock_generator:clk50|clock_signal ; 13.918 ; 13.918 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Hex5[*]   ; SW17                               ; 6.207 ; 6.207 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 6.360 ; 6.360 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 6.274 ; 6.274 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 6.207 ; 6.207 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 6.334 ; 6.334 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 6.285 ; 6.285 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 6.292 ; 6.292 ; Fall       ; SW17                               ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 6.560 ; 6.560 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 6.690 ; 6.690 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 6.662 ; 6.662 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 6.676 ; 6.676 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 6.572 ; 6.572 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 6.573 ; 6.573 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 6.563 ; 6.563 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 6.560 ; 6.560 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 7.030 ; 7.030 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 7.294 ; 7.294 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 7.317 ; 7.317 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 7.154 ; 7.154 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 7.030 ; 7.030 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 7.199 ; 7.199 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 7.038 ; 7.038 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 7.083 ; 7.083 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 7.148 ; 7.148 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 7.332 ; 7.332 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 7.148 ; 7.148 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 7.202 ; 7.202 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 7.201 ; 7.201 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 7.282 ; 7.282 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 7.332 ; 7.332 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 7.298 ; 7.298 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 8.051 ; 8.051 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 8.189 ; 8.189 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 8.199 ; 8.199 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 8.201 ; 8.201 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 8.226 ; 8.226 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 8.224 ; 8.224 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 8.067 ; 8.067 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 8.051 ; 8.051 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex4[*]   ; clock_generator:clk50|clock_signal ; 8.046 ; 8.046 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[0]  ; clock_generator:clk50|clock_signal ; 8.046 ; 8.046 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[1]  ; clock_generator:clk50|clock_signal ; 8.059 ; 8.059 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[2]  ; clock_generator:clk50|clock_signal ; 8.054 ; 8.054 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[3]  ; clock_generator:clk50|clock_signal ; 8.170 ; 8.170 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[4]  ; clock_generator:clk50|clock_signal ; 8.181 ; 8.181 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[5]  ; clock_generator:clk50|clock_signal ; 8.183 ; 8.183 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[6]  ; clock_generator:clk50|clock_signal ; 8.190 ; 8.190 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                               ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                    ; -12.095   ; -2.499 ; -1.769   ; 1.519   ; -2.000              ;
;  SW17                               ; -12.095   ; 0.215  ; -1.769   ; 1.519   ; -1.423              ;
;  clk_27M                            ; -2.446    ; -2.499 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:clk50|clock_signal ; -9.173    ; 2.318  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                     ; -2878.999 ; -2.499 ; -493.87  ; 0.0     ; -679.37             ;
;  SW17                               ; -2540.888 ; 0.000  ; -493.870 ; 0.000   ; -309.990            ;
;  clk_27M                            ; -69.974   ; -2.499 ; N/A      ; N/A     ; -45.380             ;
;  clock_generator:clk50|clock_signal ; -268.137  ; 0.000  ; N/A      ; N/A     ; -324.000            ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.783 ; 0.783 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; 0.583 ; 0.583 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.279 ; 0.279 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.783 ; 0.783 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; 0.711 ; 0.711 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; 0.574 ; 0.574 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; 0.759 ; 0.759 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.483 ; 0.483 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.478 ; 0.478 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.243  ; 0.243  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; 0.087  ; 0.087  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.243  ; 0.243  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.009  ; 0.009  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; -0.036 ; -0.036 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; 0.072  ; 0.072  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; -0.031 ; -0.031 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.134  ; 0.134  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.133  ; 0.133  ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Hex5[*]   ; SW17                               ; 14.509 ; 14.509 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 14.496 ; 14.496 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 12.843 ; 12.843 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 14.176 ; 14.176 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 14.509 ; 14.509 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 14.344 ; 14.344 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 12.826 ; 12.826 ; Fall       ; SW17                               ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 23.151 ; 23.151 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 23.151 ; 23.151 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 23.123 ; 23.123 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 23.114 ; 23.114 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 22.903 ; 22.903 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 22.906 ; 22.906 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 22.860 ; 22.860 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 22.889 ; 22.889 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 25.080 ; 25.080 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 25.020 ; 25.020 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 25.080 ; 25.080 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 24.874 ; 24.874 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 24.594 ; 24.594 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 24.932 ; 24.932 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 24.602 ; 24.602 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 24.656 ; 24.656 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 25.737 ; 25.737 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 25.722 ; 25.722 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 25.383 ; 25.383 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 25.466 ; 25.466 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 25.433 ; 25.433 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 25.613 ; 25.613 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 25.737 ; 25.737 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 25.687 ; 25.687 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 26.434 ; 26.434 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 26.379 ; 26.379 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 26.390 ; 26.390 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 26.388 ; 26.388 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 26.434 ; 26.434 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 26.433 ; 26.433 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 26.115 ; 26.115 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 26.086 ; 26.086 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex4[*]   ; clock_generator:clk50|clock_signal ; 28.239 ; 28.239 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[0]  ; clock_generator:clk50|clock_signal ; 27.929 ; 27.929 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[1]  ; clock_generator:clk50|clock_signal ; 27.941 ; 27.941 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[2]  ; clock_generator:clk50|clock_signal ; 27.912 ; 27.912 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[3]  ; clock_generator:clk50|clock_signal ; 28.208 ; 28.208 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[4]  ; clock_generator:clk50|clock_signal ; 28.220 ; 28.220 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[5]  ; clock_generator:clk50|clock_signal ; 28.224 ; 28.224 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[6]  ; clock_generator:clk50|clock_signal ; 28.239 ; 28.239 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Hex5[*]   ; SW17                               ; 6.207 ; 6.207 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 6.360 ; 6.360 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 6.274 ; 6.274 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 6.207 ; 6.207 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 6.334 ; 6.334 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 6.285 ; 6.285 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 6.292 ; 6.292 ; Fall       ; SW17                               ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 6.560 ; 6.560 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 6.690 ; 6.690 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 6.662 ; 6.662 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 6.676 ; 6.676 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 6.572 ; 6.572 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 6.573 ; 6.573 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 6.563 ; 6.563 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 6.560 ; 6.560 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 7.030 ; 7.030 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 7.294 ; 7.294 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 7.317 ; 7.317 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 7.154 ; 7.154 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 7.030 ; 7.030 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 7.199 ; 7.199 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 7.038 ; 7.038 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 7.083 ; 7.083 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 7.148 ; 7.148 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 7.332 ; 7.332 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 7.148 ; 7.148 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 7.202 ; 7.202 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 7.201 ; 7.201 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 7.282 ; 7.282 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 7.332 ; 7.332 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 7.298 ; 7.298 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 8.051 ; 8.051 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 8.189 ; 8.189 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 8.199 ; 8.199 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 8.201 ; 8.201 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 8.226 ; 8.226 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 8.224 ; 8.224 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 8.067 ; 8.067 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 8.051 ; 8.051 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex4[*]   ; clock_generator:clk50|clock_signal ; 8.046 ; 8.046 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[0]  ; clock_generator:clk50|clock_signal ; 8.046 ; 8.046 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[1]  ; clock_generator:clk50|clock_signal ; 8.059 ; 8.059 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[2]  ; clock_generator:clk50|clock_signal ; 8.054 ; 8.054 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[3]  ; clock_generator:clk50|clock_signal ; 8.170 ; 8.170 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[4]  ; clock_generator:clk50|clock_signal ; 8.181 ; 8.181 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[5]  ; clock_generator:clk50|clock_signal ; 8.183 ; 8.183 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex4[6]  ; clock_generator:clk50|clock_signal ; 8.190 ; 8.190 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk_27M                            ; clk_27M                            ; 906      ; 0        ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; clk_27M                            ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 32       ; 0        ; 0        ; 0        ;
; SW17                               ; clock_generator:clk50|clock_signal ; 0        ; 537      ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; SW17                               ; 0        ; 0        ; 2304     ; 0        ;
; SW17                               ; SW17                               ; 0        ; 0        ; 0        ; 269371   ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk_27M                            ; clk_27M                            ; 906      ; 0        ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; clk_27M                            ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 32       ; 0        ; 0        ; 0        ;
; SW17                               ; clock_generator:clk50|clock_signal ; 0        ; 537      ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; SW17                               ; 0        ; 0        ; 2304     ; 0        ;
; SW17                               ; SW17                               ; 0        ; 0        ; 0        ; 269371   ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SW17       ; SW17     ; 0        ; 0        ; 0        ; 280      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SW17       ; SW17     ; 0        ; 0        ; 0        ; 280      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 308   ; 308  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 28 19:18:42 2017
Info: Command: quartus_sta Atividade08 -c Atividade08
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Atividade08.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:clk50|clock_signal clock_generator:clk50|clock_signal
    Info (332105): create_clock -period 1.000 -name SW17 SW17
    Info (332105): create_clock -period 1.000 -name clk_27M clk_27M
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.095
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.095     -2540.888 SW17 
    Info (332119):    -9.173      -268.137 clock_generator:clk50|clock_signal 
    Info (332119):    -2.446       -69.974 clk_27M 
Info (332146): Worst-case hold slack is -2.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.499        -2.499 clk_27M 
    Info (332119):     0.391         0.000 SW17 
    Info (332119):     2.645         0.000 clock_generator:clk50|clock_signal 
Info (332146): Worst-case recovery slack is -1.769
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.769      -493.870 SW17 
Info (332146): Worst-case removal slack is 2.518
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.518         0.000 SW17 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -324.000 clock_generator:clk50|clock_signal 
    Info (332119):    -1.423      -309.990 SW17 
    Info (332119):    -1.380       -45.380 clk_27M 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.722
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.722      -971.137 SW17 
    Info (332119):    -4.022      -137.853 clock_generator:clk50|clock_signal 
    Info (332119):    -0.621       -11.433 clk_27M 
Info (332146): Worst-case hold slack is -1.548
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.548        -1.548 clk_27M 
    Info (332119):     0.215         0.000 SW17 
    Info (332119):     2.318         0.000 clock_generator:clk50|clock_signal 
Info (332146): Worst-case recovery slack is -0.659
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.659      -183.001 SW17 
Info (332146): Worst-case removal slack is 1.519
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.519         0.000 SW17 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -324.000 clock_generator:clk50|clock_signal 
    Info (332119):    -1.423      -309.990 SW17 
    Info (332119):    -1.380       -45.380 clk_27M 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 410 megabytes
    Info: Processing ended: Mon Aug 28 19:18:43 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


