zed: |
  type port=uint16
  type rec={p:port}
  is(r,type(rec))

input: |
  {r:{p:80(port=(uint16))}(=rec)}(=0)
  {s:"hello"}

output: |
  {r:{p:80(port=(uint16))}(=rec)}(=0)
