<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 69984 has been inferred" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5" LoopName="L1" ParentFunc="norm1(float*, float*)" Length="69984" Direction="read" AccessID="inp_img374seq" OrigID="for.inc.load.102" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:53:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 729 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7" LoopName="L2" ParentFunc="norm1(float*, float*)" Length="729" Direction="write" AccessID="out_img375seq" OrigID="L4.store.28" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:70:27" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 729 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7" LoopName="L5" ParentFunc="norm1(float*, float*)" Length="729" Direction="write" AccessID="scevgepseq" OrigID="L7.store.33" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83:35" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 67068 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89:5" LoopName="L8" ParentFunc="norm1(float*, float*)" Length="67068" Direction="write" AccessID="scevgep376seq" OrigID="L11.store.225" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 729 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6" LoopName="L12" ParentFunc="norm1(float*, float*)" Length="729" Direction="write" AccessID="scevgep377seq" OrigID="L14.store.33" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116:41" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 729 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6" LoopName="L15" ParentFunc="norm1(float*, float*)" Length="729" Direction="write" AccessID="scevgep378seq" OrigID="L17.store.28" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:130:41" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:123:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:123:6" LoopName="L16" ParentFunc="norm1(float*, float*)" OrigID="scevgep378seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110:6" LoopName="L13" ParentFunc="norm1(float*, float*)" OrigID="scevgep377seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95:6" LoopName="L10" ParentFunc="norm1(float*, float*)" OrigID="scevgep376seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:77:7" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:77:7" LoopName="L6" ParentFunc="norm1(float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:62:7" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:62:7" LoopName="L3" ParentFunc="norm1(float*, float*)" OrigID="out_img375seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51:21" LoopName="VITIS_LOOP_51_2" ParentFunc="norm1(float*, float*)" OrigID="inp_img374seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 69984 and bit width 32 in loop 'L1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5" LoopName="L1" Length="69984" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 729 and bit width 32 in loop 'L2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7" LoopName="L2" Length="729" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 729 and bit width 32 in loop 'L5' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7" LoopName="L5" Length="729" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 67068 and bit width 32 in loop 'L8' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89:5" LoopName="L8" Length="67068" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 729 and bit width 32 in loop 'L12' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6" LoopName="L12" Length="729" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 729 and bit width 32 in loop 'L15' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6" LoopName="L15" Length="729" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

