INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PatC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vsync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_3/new/PartC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartC_tb
