// Copyright 2026 The IREE Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

#include "loom/target/arch/amdgpu/hal/binding_materialization.h"

#include <inttypes.h>
#include <string.h>

#include "loom/codegen/low/builder.h"
#include "loom/codegen/low/function.h"
#include "loom/ir/module.h"
#include "loom/ops/low/ops.h"
#include "loom/rewrite/rewriter.h"
#include "loom/target/arch/amdgpu/buffer_resource.h"
#include "loom/target/arch/amdgpu/hal/binding_descriptor.h"
#include "loom/target/arch/amdgpu/hal/kernel_abi.h"
#include "loom/target/arch/amdgpu/refs/target_refs.h"
#include "loom/target/arch/amdgpu/target_info.h"

#define LOOM_AMDGPU_HAL_BUFFER_DESCRIPTOR_CACHE_SWIZZLE_ENABLE_BIT \
  UINT32_C(0x4000)
#define LOOM_AMDGPU_HAL_BUFFER_DESCRIPTOR_CACHE_SWIZZLE_WORD_SHIFT 16u
#define LOOM_AMDGPU_HAL_PRELOAD_DWORD_OFFSET 0u

static iree_status_t loom_amdgpu_hal_binding_make_sgpr_type(
    loom_module_t* module, const loom_low_descriptor_set_t* descriptor_set,
    uint32_t unit_count, loom_type_t* out_type) {
  *out_type = loom_type_none();
  loom_type_t type = loom_type_none();
  IREE_RETURN_IF_ERROR(loom_low_build_register_type(
      descriptor_set, LOOM_AMDGPU_REG_CLASS_ID_SGPR, unit_count, &type));
  return loom_module_intern_type(module, type, out_type);
}

static uint32_t loom_amdgpu_hal_binding_descriptor_range_word(int64_t extent) {
  if (extent > UINT32_MAX) {
    return UINT32_MAX;
  }
  return (uint32_t)extent;
}

static const loom_low_descriptor_t* loom_amdgpu_hal_binding_low_op_descriptor(
    const loom_low_descriptor_set_t* descriptor_set, const loom_op_t* op) {
  return &descriptor_set->descriptors[loom_low_op_descriptor(op)];
}

static iree_status_t loom_amdgpu_hal_binding_insert_kernarg_live_in(
    loom_rewriter_t* rewriter, loom_op_t* function_op, loom_type_t sgpr_x2_type,
    loom_value_id_t* out_value, loom_op_t** out_live_in_op) {
  *out_value = LOOM_VALUE_ID_INVALID;
  *out_live_in_op = NULL;
  loom_string_id_t source_id = LOOM_STRING_ID_INVALID;
  IREE_RETURN_IF_ERROR(loom_module_intern_string(
      rewriter->module,
      IREE_SV(LOOM_AMDGPU_HAL_KERNEL_ABI_KERNARG_SEGMENT_PTR_SOURCE),
      &source_id));
  loom_block_t* entry_block =
      loom_region_entry_block(loom_low_function_body(function_op));
  if (entry_block->first_op != NULL) {
    loom_builder_set_before(&rewriter->builder, entry_block->first_op);
  } else {
    loom_builder_set_block(&rewriter->builder, entry_block);
  }
  loom_op_t* live_in_op = NULL;
  IREE_RETURN_IF_ERROR(loom_low_live_in_build(
      &rewriter->builder, 0, source_id, loom_make_named_attr_slice(NULL, 0),
      sgpr_x2_type, function_op->location, &live_in_op));
  *out_value = loom_low_live_in_result(live_in_op);
  loom_string_id_t name_id = LOOM_STRING_ID_INVALID;
  IREE_RETURN_IF_ERROR(loom_module_intern_string(rewriter->module,
                                                 IREE_SV("kernarg"), &name_id));
  IREE_RETURN_IF_ERROR(
      loom_module_set_value_name(rewriter->module, *out_value, name_id));
  *out_live_in_op = live_in_op;
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_get_kernarg_live_in(
    loom_rewriter_t* rewriter, loom_op_t* function_op, loom_type_t sgpr_x2_type,
    loom_value_id_t* out_value, bool* out_inserted) {
  *out_value = LOOM_VALUE_ID_INVALID;
  *out_inserted = false;
  loom_block_t* entry_block =
      loom_region_entry_block(loom_low_function_body(function_op));
  loom_op_t* op = NULL;
  loom_block_for_each_op(entry_block, op) {
    if (!loom_low_live_in_isa(op)) {
      continue;
    }
    const loom_value_id_t live_in_value = loom_low_live_in_result(op);
    if (loom_amdgpu_hal_kernel_abi_live_in_source_kind(rewriter->module,
                                                       live_in_value) ==
        LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_SEGMENT_PTR) {
      *out_value = live_in_value;
      return iree_ok_status();
    }
  }
  loom_op_t* live_in_op = NULL;
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_insert_kernarg_live_in(
      rewriter, function_op, sgpr_x2_type, out_value, &live_in_op));
  *out_inserted = true;
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_insert_preload_live_ins(
    loom_rewriter_t* rewriter, loom_op_t* function_op, loom_type_t sgpr_x2_type,
    iree_host_size_t preload_pair_count, loom_value_id_t* out_values,
    bool* out_inserted) {
  static const loom_amdgpu_hal_kernel_abi_source_kind_t kSourceKinds[] = {
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_0,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_2,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_4,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_6,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_8,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_10,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_12,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_14,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_16,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_18,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_20,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_22,
      LOOM_AMDGPU_HAL_KERNEL_ABI_SOURCE_KERNARG_PRELOAD_24,
  };
  static const iree_string_view_t kValueNames[] = {
      IREE_SVL("kernarg_preload0"),  IREE_SVL("kernarg_preload2"),
      IREE_SVL("kernarg_preload4"),  IREE_SVL("kernarg_preload6"),
      IREE_SVL("kernarg_preload8"),  IREE_SVL("kernarg_preload10"),
      IREE_SVL("kernarg_preload12"), IREE_SVL("kernarg_preload14"),
      IREE_SVL("kernarg_preload16"), IREE_SVL("kernarg_preload18"),
      IREE_SVL("kernarg_preload20"), IREE_SVL("kernarg_preload22"),
      IREE_SVL("kernarg_preload24"),
  };
  static_assert(IREE_ARRAYSIZE(kSourceKinds) ==
                    LOOM_AMDGPU_HAL_KERNEL_ABI_KERNARG_PRELOAD_PAIR_COUNT_MAX,
                "kernarg preload source count");
  static_assert(IREE_ARRAYSIZE(kValueNames) == IREE_ARRAYSIZE(kSourceKinds),
                "kernarg preload value names");
  IREE_ASSERT_LE(preload_pair_count, IREE_ARRAYSIZE(kSourceKinds));
  for (iree_host_size_t i = 0; i < IREE_ARRAYSIZE(kSourceKinds); ++i) {
    out_values[i] = LOOM_VALUE_ID_INVALID;
  }
  *out_inserted = false;
  loom_block_t* entry_block =
      loom_region_entry_block(loom_low_function_body(function_op));
  loom_op_t* first_non_live_in = NULL;
  loom_op_t* op = NULL;
  loom_block_for_each_op(entry_block, op) {
    if (loom_low_live_in_isa(op)) {
      const loom_value_id_t value = loom_low_live_in_result(op);
      const loom_amdgpu_hal_kernel_abi_source_kind_t source_kind =
          loom_amdgpu_hal_kernel_abi_live_in_source_kind(rewriter->module,
                                                         value);
      for (iree_host_size_t i = 0; i < preload_pair_count; ++i) {
        if (source_kind == kSourceKinds[i]) {
          out_values[i] = value;
          break;
        }
      }
      continue;
    }
    first_non_live_in = op;
    break;
  }
  if (first_non_live_in != NULL) {
    loom_builder_set_before(&rewriter->builder, first_non_live_in);
  } else {
    loom_builder_set_block(&rewriter->builder, entry_block);
  }
  for (iree_host_size_t i = 0; i < preload_pair_count; ++i) {
    if (out_values[i] != LOOM_VALUE_ID_INVALID) {
      continue;
    }
    loom_string_id_t source_id = LOOM_STRING_ID_INVALID;
    IREE_RETURN_IF_ERROR(loom_module_intern_string(
        rewriter->module,
        loom_amdgpu_hal_kernel_abi_source_name(kSourceKinds[i]), &source_id));
    loom_op_t* live_in_op = NULL;
    IREE_RETURN_IF_ERROR(loom_low_live_in_build(
        &rewriter->builder, 0, source_id, loom_make_named_attr_slice(NULL, 0),
        sgpr_x2_type, function_op->location, &live_in_op));
    out_values[i] = loom_low_live_in_result(live_in_op);
    *out_inserted = true;
    loom_string_id_t name_id = LOOM_STRING_ID_INVALID;
    IREE_RETURN_IF_ERROR(
        loom_module_intern_string(rewriter->module, kValueNames[i], &name_id));
    IREE_RETURN_IF_ERROR(
        loom_module_set_value_name(rewriter->module, out_values[i], name_id));
  }
  return iree_ok_status();
}

static loom_op_t* loom_amdgpu_hal_binding_first_non_live_in(
    loom_op_t* function_op) {
  loom_block_t* entry_block =
      loom_region_entry_block(loom_low_function_body(function_op));
  loom_op_t* op = NULL;
  loom_block_for_each_op(entry_block, op) {
    if (!loom_low_live_in_isa(op)) {
      return op;
    }
  }
  return NULL;
}

static void loom_amdgpu_hal_binding_set_entry_insertion_point(
    loom_rewriter_t* rewriter, loom_op_t* function_op) {
  loom_op_t* first_non_live_in =
      loom_amdgpu_hal_binding_first_non_live_in(function_op);
  if (first_non_live_in != NULL) {
    loom_builder_set_before(&rewriter->builder, first_non_live_in);
    return;
  }
  loom_builder_set_block(
      &rewriter->builder,
      loom_region_entry_block(loom_low_function_body(function_op)));
}

static iree_status_t loom_amdgpu_hal_binding_i64_attr(
    loom_module_t* module, iree_string_view_t name, int64_t value,
    loom_named_attr_t* out_attr) {
  loom_string_id_t name_id = LOOM_STRING_ID_INVALID;
  IREE_RETURN_IF_ERROR(loom_module_intern_string(module, name, &name_id));
  *out_attr = (loom_named_attr_t){
      .name_id = name_id,
      .value = loom_attr_i64(value),
  };
  return iree_ok_status();
}

static const loom_low_descriptor_t* loom_amdgpu_hal_binding_descriptor_ref(
    const loom_low_descriptor_set_t* descriptor_set,
    loom_amdgpu_descriptor_ref_t descriptor_ref) {
  const loom_low_descriptor_t* descriptor =
      loom_amdgpu_descriptor_ref_descriptor(descriptor_set, descriptor_ref);
  IREE_ASSERT(descriptor != NULL,
              "generated AMDGPU HAL materialization descriptor refs exist");
  return descriptor;
}

static iree_status_t loom_amdgpu_hal_binding_build_s_mov_b32(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    int64_t value, loom_type_t sgpr_type, loom_location_id_t location,
    loom_value_id_t* out_value, loom_op_t** out_op) {
  *out_value = LOOM_VALUE_ID_INVALID;
  if (out_op != NULL) {
    *out_op = NULL;
  }
  loom_named_attr_t attr = {0};
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_i64_attr(
      rewriter->module, IREE_SV("imm32"), value, &attr));
  loom_op_t* const_op = NULL;
  const loom_low_descriptor_t* descriptor =
      loom_amdgpu_hal_binding_descriptor_ref(
          descriptor_set, LOOM_AMDGPU_DESCRIPTOR_REF_S_MOV_B32);
  IREE_RETURN_IF_ERROR(loom_low_build_resolved_descriptor_const(
      &rewriter->builder, descriptor_set, descriptor,
      loom_make_named_attr_slice(&attr, 1), sgpr_type, location, &const_op));
  *out_value = loom_low_const_result(const_op);
  if (out_op != NULL) {
    *out_op = const_op;
  }
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_build_low_slice(
    loom_rewriter_t* rewriter, loom_value_id_t source, uint32_t offset,
    loom_type_t result_type, loom_location_id_t location,
    loom_value_id_t* out_value) {
  *out_value = LOOM_VALUE_ID_INVALID;
  loom_op_t* slice_op = NULL;
  IREE_RETURN_IF_ERROR(loom_low_slice_build(&rewriter->builder, source, offset,
                                            result_type, location, &slice_op));
  *out_value = loom_low_slice_result(slice_op);
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_build_s_binary_b32(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    loom_amdgpu_descriptor_ref_t descriptor_ref, loom_value_id_t lhs,
    loom_value_id_t rhs, loom_type_t result_type, loom_location_id_t location,
    loom_value_id_t* out_value) {
  *out_value = LOOM_VALUE_ID_INVALID;
  const loom_value_id_t operands[] = {lhs, rhs};
  const loom_type_t result_types[] = {result_type};
  loom_op_t* binary_op = NULL;
  const loom_low_descriptor_t* descriptor =
      loom_amdgpu_hal_binding_descriptor_ref(descriptor_set, descriptor_ref);
  IREE_RETURN_IF_ERROR(loom_low_build_resolved_descriptor_op(
      &rewriter->builder, descriptor_set, descriptor, operands,
      IREE_ARRAYSIZE(operands), loom_make_named_attr_slice(NULL, 0),
      result_types, IREE_ARRAYSIZE(result_types), /*tied_results=*/NULL,
      /*tied_result_count=*/0, location, &binary_op));
  *out_value = loom_value_slice_get(loom_low_op_results(binary_op), 0);
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_build_s_binary_b32_rhs_inline(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    loom_amdgpu_descriptor_ref_t descriptor_ref, loom_value_id_t lhs,
    uint32_t rhs, loom_type_t result_type, loom_location_id_t location,
    loom_value_id_t* out_value) {
  *out_value = LOOM_VALUE_ID_INVALID;
  loom_named_attr_t attr = {0};
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_i64_attr(
      rewriter->module, IREE_SV("imm32"), rhs, &attr));
  const loom_value_id_t operands[] = {lhs};
  const loom_type_t result_types[] = {result_type};
  loom_op_t* binary_op = NULL;
  const loom_low_descriptor_t* descriptor =
      loom_amdgpu_hal_binding_descriptor_ref(descriptor_set, descriptor_ref);
  IREE_RETURN_IF_ERROR(loom_low_build_resolved_descriptor_op(
      &rewriter->builder, descriptor_set, descriptor, operands,
      IREE_ARRAYSIZE(operands), loom_make_named_attr_slice(&attr, 1),
      result_types, IREE_ARRAYSIZE(result_types), /*tied_results=*/NULL,
      /*tied_result_count=*/0, location, &binary_op));
  *out_value = loom_value_slice_get(loom_low_op_results(binary_op), 0);
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_build_s_load_offset_only(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    loom_amdgpu_descriptor_ref_t descriptor_ref, loom_value_id_t kernarg_ptr,
    uint32_t kernarg_offset, loom_type_t result_type,
    loom_location_id_t location, loom_value_id_t* out_value) {
  *out_value = LOOM_VALUE_ID_INVALID;
  loom_named_attr_t attr = {0};
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_i64_attr(
      rewriter->module, IREE_SV("offset"), kernarg_offset, &attr));
  const loom_value_id_t operands[] = {kernarg_ptr};
  const loom_type_t result_types[] = {result_type};
  loom_op_t* load_op = NULL;
  const loom_low_descriptor_t* descriptor =
      loom_amdgpu_hal_binding_descriptor_ref(descriptor_set, descriptor_ref);
  IREE_RETURN_IF_ERROR(loom_low_build_resolved_descriptor_op(
      &rewriter->builder, descriptor_set, descriptor, operands,
      IREE_ARRAYSIZE(operands), loom_make_named_attr_slice(&attr, 1),
      result_types, IREE_ARRAYSIZE(result_types), /*tied_results=*/NULL,
      /*tied_result_count=*/0, location, &load_op));
  *out_value = loom_low_op_results(load_op).values[0];
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_build_s_load_dwordx2(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    loom_value_id_t kernarg_ptr, uint32_t kernarg_offset,
    loom_type_t sgpr_x2_type, loom_location_id_t location,
    loom_value_id_t* out_value) {
  return loom_amdgpu_hal_binding_build_s_load_offset_only(
      rewriter, descriptor_set,
      LOOM_AMDGPU_DESCRIPTOR_REF_S_LOAD_DWORDX2_OFFSET_ONLY, kernarg_ptr,
      kernarg_offset, sgpr_x2_type, location, out_value);
}

static iree_status_t loom_amdgpu_hal_binding_build_s_load_dwordx4(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    loom_value_id_t kernarg_ptr, uint32_t kernarg_offset,
    loom_type_t sgpr_x4_type, loom_location_id_t location,
    loom_value_id_t* out_value) {
  return loom_amdgpu_hal_binding_build_s_load_offset_only(
      rewriter, descriptor_set,
      LOOM_AMDGPU_DESCRIPTOR_REF_S_LOAD_DWORDX4_OFFSET_ONLY, kernarg_ptr,
      kernarg_offset, sgpr_x4_type, location, out_value);
}

static iree_status_t loom_amdgpu_hal_binding_build_s_load_dwordx8(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    loom_value_id_t kernarg_ptr, uint32_t kernarg_offset,
    loom_type_t sgpr_x8_type, loom_location_id_t location,
    loom_value_id_t* out_value) {
  return loom_amdgpu_hal_binding_build_s_load_offset_only(
      rewriter, descriptor_set,
      LOOM_AMDGPU_DESCRIPTOR_REF_S_LOAD_DWORDX8_OFFSET_ONLY, kernarg_ptr,
      kernarg_offset, sgpr_x8_type, location, out_value);
}

static iree_status_t loom_amdgpu_hal_binding_build_scalar_load(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    loom_value_id_t kernarg_ptr, uint32_t kernarg_offset, loom_type_t sgpr_type,
    loom_location_id_t location, loom_value_id_t* out_value) {
  return loom_amdgpu_hal_binding_build_s_load_offset_only(
      rewriter, descriptor_set,
      LOOM_AMDGPU_DESCRIPTOR_REF_S_LOAD_DWORD_OFFSET_ONLY, kernarg_ptr,
      kernarg_offset, sgpr_type, location, out_value);
}

typedef struct loom_amdgpu_hal_binding_descriptor_pointer_words_t {
  loom_value_id_t low;
  loom_value_id_t high;
} loom_amdgpu_hal_binding_descriptor_pointer_words_t;

static iree_status_t loom_amdgpu_hal_binding_build_descriptor_pointer_words(
    loom_rewriter_t* rewriter,
    const loom_amdgpu_descriptor_set_buffer_resource_info_t*
        buffer_resource_info,
    const loom_amdgpu_buffer_resource_record_encoding_info_t*
        record_encoding_info,
    uint32_t cache_swizzle_stride,
    const loom_low_descriptor_set_t* descriptor_set,
    loom_value_id_t loaded_pointer, loom_type_t sgpr_type,
    loom_location_id_t location,
    loom_amdgpu_hal_binding_descriptor_pointer_words_t* out_words) {
  *out_words = (loom_amdgpu_hal_binding_descriptor_pointer_words_t){
      .low = LOOM_VALUE_ID_INVALID,
      .high = LOOM_VALUE_ID_INVALID,
  };
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_low_slice(
      rewriter, loaded_pointer, 0, sgpr_type, location, &out_words->low));
  loom_value_id_t pointer_high = LOOM_VALUE_ID_INVALID;
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_low_slice(
      rewriter, loaded_pointer, 1, sgpr_type, location, &pointer_high));

  loom_value_id_t descriptor_pointer_high = pointer_high;
  if (record_encoding_info->pointer_high_mask != 0) {
    loom_value_id_t pointer_high_mask = LOOM_VALUE_ID_INVALID;
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_mov_b32(
        rewriter, descriptor_set, record_encoding_info->pointer_high_mask,
        sgpr_type, location, &pointer_high_mask, NULL));
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_binary_b32(
        rewriter, descriptor_set, LOOM_AMDGPU_DESCRIPTOR_REF_S_AND_B32,
        pointer_high, pointer_high_mask, sgpr_type, location,
        &descriptor_pointer_high));
  }

  if (cache_swizzle_stride != 0) {
    const loom_amdgpu_buffer_resource_cache_swizzle_t cache_swizzle_kind =
        buffer_resource_info->cache_swizzle;
    if (cache_swizzle_kind !=
        LOOM_AMDGPU_BUFFER_RESOURCE_CACHE_SWIZZLE_STRIDE14_ENABLE_BIT) {
      IREE_ASSERT_UNREACHABLE(
          "verified AMDGPU HAL buffer descriptor cache swizzle");
      IREE_BUILTIN_UNREACHABLE();
    }

    const uint32_t cache_swizzle_word =
        ((cache_swizzle_stride |
          LOOM_AMDGPU_HAL_BUFFER_DESCRIPTOR_CACHE_SWIZZLE_ENABLE_BIT)
         << LOOM_AMDGPU_HAL_BUFFER_DESCRIPTOR_CACHE_SWIZZLE_WORD_SHIFT);
    loom_value_id_t cache_swizzle = LOOM_VALUE_ID_INVALID;
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_mov_b32(
        rewriter, descriptor_set, cache_swizzle_word, sgpr_type, location,
        &cache_swizzle, NULL));
    loom_value_id_t swizzled_pointer_high = LOOM_VALUE_ID_INVALID;
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_binary_b32(
        rewriter, descriptor_set, LOOM_AMDGPU_DESCRIPTOR_REF_S_OR_B32,
        descriptor_pointer_high, cache_swizzle, sgpr_type, location,
        &swizzled_pointer_high));
    descriptor_pointer_high = swizzled_pointer_high;
  }

  out_words->high = descriptor_pointer_high;
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_materialize_one(
    loom_rewriter_t* rewriter, loom_op_t* op,
    const loom_amdgpu_hal_kernarg_resource_t* resource,
    loom_value_id_t kernarg_ptr,
    const loom_low_descriptor_set_t* descriptor_set, loom_type_t sgpr_x2_type,
    const loom_op_t* load_insertion_before) {
  const loom_value_id_t value_checkpoint =
      loom_rewriter_value_checkpoint(rewriter);
  loom_builder_set_before(&rewriter->builder,
                          load_insertion_before ? load_insertion_before : op);

  loom_value_id_t pointer = LOOM_VALUE_ID_INVALID;
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_load_dwordx2(
      rewriter, descriptor_set, kernarg_ptr, resource->kernarg_offset,
      sgpr_x2_type, op->location, &pointer));

  loom_value_id_t replacement = pointer;
  IREE_RETURN_IF_ERROR(loom_rewriter_preserve_result_names_on_new_values(
      rewriter, op, &replacement, 1, value_checkpoint));
  return loom_rewriter_replace_all_uses_and_erase(rewriter, op, &replacement,
                                                  1);
}

static bool loom_amdgpu_hal_binding_resource_is_used(
    const loom_module_t* module,
    const loom_amdgpu_hal_kernarg_resource_t* resource) {
  if (resource->resource_op == NULL) {
    return false;
  }
  const loom_value_id_t result =
      loom_low_resource_result(resource->resource_op);
  const loom_value_t* value = loom_module_value(module, result);
  return value->use_count != 0 ||
         loom_module_value_has_type_uses(module, result);
}

static bool loom_amdgpu_hal_binding_can_group_resource_load(
    const loom_module_t* module,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    iree_host_size_t start_index, iree_host_size_t group_count,
    loom_type_t sgpr_x2_type) {
  if (group_count == 0 || start_index + group_count > layout->resource_count) {
    return false;
  }
  const loom_amdgpu_hal_kernarg_resource_t* first_resource =
      &layout->resources[start_index];
  const loom_op_t* previous_op = NULL;
  uint32_t previous_end_offset = first_resource->kernarg_offset;
  for (iree_host_size_t i = 0; i < group_count; ++i) {
    const loom_amdgpu_hal_kernarg_resource_t* resource =
        &layout->resources[start_index + i];
    if (!loom_amdgpu_hal_binding_resource_is_used(module, resource)) {
      return false;
    }
    if (!loom_type_equal(resource->abi_type, sgpr_x2_type)) {
      return false;
    }
    const loom_op_t* resource_op = resource->resource_op;
    if (resource_op == NULL || resource_op->parent_block == NULL) {
      return false;
    }
    if (iree_any_bit_set(resource_op->flags, LOOM_OP_FLAG_DEAD)) {
      return false;
    }
    if (previous_op != NULL &&
        (resource_op->parent_block != previous_op->parent_block ||
         previous_op->block_ordinal >= resource_op->block_ordinal)) {
      return false;
    }
    if (resource->kernarg_size !=
        LOOM_AMDGPU_HAL_KERNEL_ABI_GLOBAL_BUFFER_KERNARG_SIZE) {
      return false;
    }
    if (i != 0 && resource->kernarg_offset != previous_end_offset) {
      return false;
    }
    previous_op = resource_op;
    previous_end_offset = resource->kernarg_offset + resource->kernarg_size;
  }
  return true;
}

typedef struct loom_amdgpu_hal_preload_target_t {
  iree_string_view_t export_name;
  uint32_t resource_count;
  uint32_t preload_pair_count;
  const uint8_t* physical_resource_order;
} loom_amdgpu_hal_preload_target_t;

// QKV starts with RMS normalization and then enters the Q/K/V matrix loop.
// Keep those five pointers, plus the first two post-reduction bias pointers,
// in the CP preload window. The remaining resources retain their public
// parameter indices but occupy the non-preloaded tail of the kernarg segment.
static const uint8_t kQkvPhysicalResourceOrder[] = {
    1u, 12u, 2u, 4u, 6u, 3u, 5u, 7u, 8u, 9u, 10u, 11u, 0u,
};

static const loom_amdgpu_hal_preload_target_t*
loom_amdgpu_hal_binding_preload_target(
    const loom_module_t* module, const loom_op_t* function_op,
    const loom_low_descriptor_set_t* descriptor_set) {
  static const loom_amdgpu_hal_preload_target_t kTargets[] = {
      {IREE_SVL("deepseek_down_residual_decode"), 4u, 4u, NULL},
      {IREE_SVL("deepseek_linear_1536_residual_decode"), 5u, 5u, NULL},
      {IREE_SVL("deepseek_gate_up_swiglu_decode_rms_wave64"), 5u, 5u, NULL},
      {IREE_SVL("deepseek_causal_gqa_decode_fused"), 5u, 5u, NULL},
      {IREE_SVL("deepseek_qkv_decode_mfma_fused"), 13u, 7u,
       kQkvPhysicalResourceOrder},
  };
  if (!loom_low_kernel_def_isa(function_op)) {
    return NULL;
  }
  const iree_string_view_t descriptor_set_key = loom_low_descriptor_set_string(
      descriptor_set, descriptor_set->key_string_offset);
  if (!iree_string_view_equal(descriptor_set_key,
                              IREE_SV("amdgpu.cdna4.core"))) {
    return NULL;
  }
  const loom_attribute_t export_attr =
      loom_op_attrs(function_op)[loom_low_kernel_def_export_symbol_ATTR_INDEX];
  if (export_attr.kind != LOOM_ATTR_STRING) {
    return NULL;
  }
  const loom_string_id_t export_id = loom_attr_as_string_id(export_attr);
  if (export_id == LOOM_STRING_ID_INVALID ||
      export_id >= module->strings.count) {
    return NULL;
  }
  const iree_string_view_t export_name = module->strings.entries[export_id];
  for (iree_host_size_t i = 0; i < IREE_ARRAYSIZE(kTargets); ++i) {
    if (iree_string_view_equal(export_name, kTargets[i].export_name)) {
      return &kTargets[i];
    }
  }
  return NULL;
}

static iree_status_t loom_amdgpu_hal_binding_apply_preload_resource_order(
    const loom_amdgpu_hal_preload_target_t* target,
    iree_arena_allocator_t* scratch_arena,
    loom_amdgpu_hal_kernel_abi_layout_t* layout) {
  if (target == NULL || target->physical_resource_order == NULL) {
    return iree_ok_status();
  }
  if (layout->resource_count != target->resource_count ||
      layout->parameter_count != layout->resource_count ||
      layout->direct_arg_count != 0u ||
      layout->kernarg_segment_size != layout->resource_count * 8u) {
    return iree_ok_status();
  }
  IREE_ASSERT_EQ(target->resource_count,
                 IREE_ARRAYSIZE(kQkvPhysicalResourceOrder));
  loom_amdgpu_hal_kernarg_resource_t* resources = NULL;
  IREE_RETURN_IF_ERROR(iree_arena_allocate_array(
      scratch_arena, layout->resource_count, sizeof(*resources),
      (void**)&resources));
  memcpy(resources, layout->resources,
         layout->resource_count * sizeof(*resources));
  bool seen[IREE_ARRAYSIZE(kQkvPhysicalResourceOrder)] = {false};
  for (iree_host_size_t slot = 0; slot < target->resource_count; ++slot) {
    const uint32_t binding_index = target->physical_resource_order[slot];
    if (binding_index >= layout->resource_count || seen[binding_index]) {
      return iree_make_status(IREE_STATUS_FAILED_PRECONDITION,
                              "AMDGPU HAL kernarg preload resource order is "
                              "not a permutation");
    }
    seen[binding_index] = true;
    resources[binding_index].kernarg_offset =
        (uint32_t)slot *
        LOOM_AMDGPU_HAL_KERNEL_ABI_GLOBAL_BUFFER_KERNARG_SIZE;
  }
  layout->resources = resources;
  return iree_ok_status();
}

static bool loom_amdgpu_hal_binding_preload_layout_matches(
    const loom_module_t* module,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    const loom_amdgpu_hal_preload_target_t* target,
    loom_type_t sgpr_x2_type) {
  if (target == NULL || target->preload_pair_count == 0 ||
      target->preload_pair_count >
          LOOM_AMDGPU_HAL_KERNEL_ABI_KERNARG_PRELOAD_PAIR_COUNT_MAX ||
      target->preload_pair_count > target->resource_count ||
      layout->resource_count != target->resource_count ||
      layout->parameter_count != layout->resource_count ||
      layout->direct_arg_count != 0u ||
      layout->kernarg_segment_size != layout->resource_count * 8u ||
      !layout->uses_kernarg_segment_ptr) {
    return false;
  }
  for (iree_host_size_t slot = 0; slot < layout->resource_count; ++slot) {
    const uint32_t binding_index = target->physical_resource_order != NULL
                                       ? target->physical_resource_order[slot]
                                       : (uint32_t)slot;
    if (binding_index >= layout->resource_count) {
      return false;
    }
    const loom_amdgpu_hal_kernarg_resource_t* resource =
        &layout->resources[binding_index];
    if (resource->binding_index != binding_index ||
        resource->parameter_index != binding_index ||
        resource->kernarg_offset !=
            slot * LOOM_AMDGPU_HAL_KERNEL_ABI_GLOBAL_BUFFER_KERNARG_SIZE ||
        resource->kernarg_size !=
            LOOM_AMDGPU_HAL_KERNEL_ABI_GLOBAL_BUFFER_KERNARG_SIZE ||
        !loom_type_equal(resource->abi_type, sgpr_x2_type) ||
        !loom_amdgpu_hal_binding_resource_is_used(module, resource)) {
      return false;
    }
  }
  return true;
}

static uint32_t loom_amdgpu_hal_binding_preload_dword_count(
    const loom_module_t* module, const loom_op_t* function_op,
    const loom_low_descriptor_set_t* descriptor_set,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    loom_type_t sgpr_x2_type) {
  const loom_amdgpu_hal_preload_target_t* target =
      loom_amdgpu_hal_binding_preload_target(module, function_op,
                                             descriptor_set);
  return loom_amdgpu_hal_binding_preload_layout_matches(
             module, layout, target, sgpr_x2_type)
             ? target->preload_pair_count * 2u
             : 0u;
}

static iree_status_t loom_amdgpu_hal_binding_validate_preload_layout(
    const loom_module_t* module, const loom_op_t* function_op,
    const loom_low_descriptor_set_t* descriptor_set,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    loom_type_t sgpr_x2_type) {
  if (layout->kernarg_preload_dword_count == 0) {
    return iree_ok_status();
  }
  const loom_amdgpu_hal_preload_target_t* target =
      loom_amdgpu_hal_binding_preload_target(module, function_op,
                                             descriptor_set);
  if (layout->kernarg_preload_dword_offset !=
          LOOM_AMDGPU_HAL_PRELOAD_DWORD_OFFSET ||
      target == NULL ||
      layout->kernarg_preload_dword_count != target->preload_pair_count * 2u ||
      !loom_amdgpu_hal_binding_preload_layout_matches(
          module, layout, target, sgpr_x2_type)) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "AMDGPU HAL kernarg preload does not match a selected contiguous "
        "resource layout");
  }
  return iree_ok_status();
}

static const loom_op_t*
loom_amdgpu_hal_binding_partial_preload_insertion_before(
    loom_op_t* function_op,
    const loom_amdgpu_hal_preload_target_t* preload_target,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout) {
  if (preload_target == NULL || layout->kernarg_preload_dword_count == 0 ||
      preload_target->preload_pair_count >= preload_target->resource_count) {
    return NULL;
  }

  // Residual kernarg loads must follow entry storage declarations. A reserve is
  // intentionally an ordered structural effect, so issuing SMEM before it
  // forces an immediate drain instead of overlapping the load with useful work.
  loom_block_t* entry_block =
      loom_region_entry_block(loom_low_function_body(function_op));
  bool saw_storage_reserve = false;
  loom_op_t* op = NULL;
  loom_block_for_each_op(entry_block, op) {
    if (!saw_storage_reserve &&
        (loom_low_live_in_isa(op) || loom_low_resource_isa(op))) {
      continue;
    }
    if (loom_low_storage_reserve_isa(op)) {
      saw_storage_reserve = true;
      continue;
    }
    return saw_storage_reserve ? op : NULL;
  }
  return NULL;
}

static iree_status_t loom_amdgpu_hal_binding_materialize_resource_value(
    loom_rewriter_t* rewriter, loom_op_t* resource_op,
    loom_value_id_t replacement, loom_value_id_t value_checkpoint) {
  IREE_RETURN_IF_ERROR(loom_rewriter_preserve_result_names_on_new_values(
      rewriter, resource_op, &replacement, 1, value_checkpoint));
  return loom_rewriter_replace_all_uses_and_erase(rewriter, resource_op,
                                                  &replacement, 1);
}

static iree_status_t loom_amdgpu_hal_binding_materialize_resource_group(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    iree_host_size_t start_index, iree_host_size_t group_count,
    loom_value_id_t kernarg_ptr, loom_type_t sgpr_x2_type,
    loom_type_t group_type, const loom_op_t* load_insertion_before) {
  const loom_amdgpu_hal_kernarg_resource_t* first_resource =
      &layout->resources[start_index];
  loom_op_t* first_op = (loom_op_t*)first_resource->resource_op;
  const loom_value_id_t value_checkpoint =
      loom_rewriter_value_checkpoint(rewriter);
  loom_builder_set_before(&rewriter->builder,
                          load_insertion_before ? load_insertion_before
                                                : first_op);

  loom_value_id_t loaded_group = LOOM_VALUE_ID_INVALID;
  if (group_count == 4) {
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_load_dwordx8(
        rewriter, descriptor_set, kernarg_ptr, first_resource->kernarg_offset,
        group_type, first_op->location, &loaded_group));
  } else {
    IREE_ASSERT(group_count == 2);
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_load_dwordx4(
        rewriter, descriptor_set, kernarg_ptr, first_resource->kernarg_offset,
        group_type, first_op->location, &loaded_group));
  }

  IREE_ASSERT(group_count <= 4);
  loom_op_t* resource_ops[4] = {0};
  loom_value_id_t pointers[4] = {
      LOOM_VALUE_ID_INVALID,
      LOOM_VALUE_ID_INVALID,
      LOOM_VALUE_ID_INVALID,
      LOOM_VALUE_ID_INVALID,
  };
  for (iree_host_size_t i = 0; i < group_count; ++i) {
    const loom_amdgpu_hal_kernarg_resource_t* resource =
        &layout->resources[start_index + i];
    resource_ops[i] = (loom_op_t*)resource->resource_op;
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_low_slice(
        rewriter, loaded_group, /*offset=*/(uint32_t)(2 * i), sgpr_x2_type,
        resource_ops[i]->location, &pointers[i]));
  }
  for (iree_host_size_t i = 0; i < group_count; ++i) {
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_resource_value(
        rewriter, resource_ops[i], pointers[i], value_checkpoint));
  }
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_move_value_name(
    loom_module_t* module, loom_value_id_t source, loom_value_id_t target) {
  return loom_module_move_value_name(module, source, target);
}

static bool loom_amdgpu_hal_binding_direct_arg_is_used(
    const loom_module_t* module,
    const loom_amdgpu_hal_kernarg_direct_arg_t* direct_arg) {
  const loom_value_t* arg_value = loom_module_value(module, direct_arg->arg_id);
  return arg_value->use_count != 0 ||
         loom_module_value_has_type_uses(module, direct_arg->arg_id);
}

static bool loom_amdgpu_hal_binding_layout_uses_kernarg_segment_ptr(
    const loom_module_t* module,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout) {
  for (iree_host_size_t i = 0; i < layout->resource_count; ++i) {
    const loom_amdgpu_hal_kernarg_resource_t* resource = &layout->resources[i];
    if (resource->resource_op != NULL &&
        !iree_any_bit_set(resource->resource_op->flags, LOOM_OP_FLAG_DEAD) &&
        loom_amdgpu_hal_binding_resource_is_used(module, resource)) {
      return true;
    }
  }
  for (iree_host_size_t i = 0; i < layout->direct_arg_count; ++i) {
    if (loom_amdgpu_hal_binding_direct_arg_is_used(module,
                                                   &layout->direct_args[i])) {
      return true;
    }
  }
  return false;
}

static bool loom_amdgpu_hal_binding_direct_arg_unit_count(
    const loom_amdgpu_hal_kernarg_direct_arg_t* direct_arg,
    loom_type_t sgpr_type, loom_type_t sgpr_x2_type, uint32_t* out_unit_count) {
  *out_unit_count = 0;
  if (direct_arg->kernarg_size == sizeof(uint32_t) &&
      loom_type_equal(direct_arg->abi_type, sgpr_type)) {
    *out_unit_count = 1;
    return true;
  }
  if (direct_arg->kernarg_size == 2u * sizeof(uint32_t) &&
      loom_type_equal(direct_arg->abi_type, sgpr_x2_type)) {
    *out_unit_count = 2;
    return true;
  }
  return false;
}

static bool loom_amdgpu_hal_binding_can_group_direct_arg_load(
    const loom_module_t* module,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    iree_host_size_t start_index, iree_host_size_t group_count,
    loom_type_t sgpr_type, loom_type_t sgpr_x2_type, uint32_t* out_unit_count) {
  *out_unit_count = 0;
  if (group_count == 0 ||
      start_index + group_count > layout->direct_arg_count) {
    return false;
  }
  const loom_amdgpu_hal_kernarg_direct_arg_t* first_arg =
      &layout->direct_args[start_index];
  uint32_t expected_unit_count = 0;
  if (!loom_amdgpu_hal_binding_direct_arg_unit_count(
          first_arg, sgpr_type, sgpr_x2_type, &expected_unit_count)) {
    return false;
  }
  uint32_t previous_end_offset = first_arg->kernarg_offset;
  for (iree_host_size_t i = 0; i < group_count; ++i) {
    const loom_amdgpu_hal_kernarg_direct_arg_t* direct_arg =
        &layout->direct_args[start_index + i];
    if (!loom_amdgpu_hal_binding_direct_arg_is_used(module, direct_arg)) {
      return false;
    }
    uint32_t unit_count = 0;
    if (!loom_amdgpu_hal_binding_direct_arg_unit_count(
            direct_arg, sgpr_type, sgpr_x2_type, &unit_count) ||
        unit_count != expected_unit_count) {
      return false;
    }
    if (i != 0 && direct_arg->kernarg_offset != previous_end_offset) {
      return false;
    }
    previous_end_offset = direct_arg->kernarg_offset + direct_arg->kernarg_size;
  }
  *out_unit_count = expected_unit_count;
  return true;
}

static iree_status_t loom_amdgpu_hal_binding_materialize_direct_arg_value(
    loom_rewriter_t* rewriter,
    const loom_amdgpu_hal_kernarg_direct_arg_t* direct_arg,
    loom_value_id_t loaded) {
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_move_value_name(
      rewriter->module, direct_arg->arg_id, loaded));
  return loom_value_replace_all_uses_with(rewriter->module, direct_arg->arg_id,
                                          loaded);
}

static iree_status_t loom_amdgpu_hal_binding_materialize_direct_arg_group(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    iree_host_size_t start_index, iree_host_size_t group_count,
    uint32_t unit_count, loom_value_id_t kernarg_ptr, loom_type_t sgpr_type,
    loom_type_t sgpr_x2_type, loom_type_t group_type,
    loom_location_id_t location) {
  const loom_amdgpu_hal_kernarg_direct_arg_t* first_arg =
      &layout->direct_args[start_index];
  const uint32_t total_unit_count = unit_count * (uint32_t)group_count;
  loom_value_id_t loaded_group = LOOM_VALUE_ID_INVALID;
  if (total_unit_count == 2) {
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_load_dwordx2(
        rewriter, descriptor_set, kernarg_ptr, first_arg->kernarg_offset,
        group_type, location, &loaded_group));
  } else if (total_unit_count == 4) {
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_load_dwordx4(
        rewriter, descriptor_set, kernarg_ptr, first_arg->kernarg_offset,
        group_type, location, &loaded_group));
  } else {
    IREE_ASSERT(total_unit_count == 8);
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_load_dwordx8(
        rewriter, descriptor_set, kernarg_ptr, first_arg->kernarg_offset,
        group_type, location, &loaded_group));
  }
  IREE_ASSERT(group_count <= 4);
  loom_value_id_t values[4] = {
      LOOM_VALUE_ID_INVALID,
      LOOM_VALUE_ID_INVALID,
      LOOM_VALUE_ID_INVALID,
      LOOM_VALUE_ID_INVALID,
  };
  loom_type_t slice_type = unit_count == 1 ? sgpr_type : sgpr_x2_type;
  uint32_t slice_offset = 0;
  for (iree_host_size_t i = 0; i < group_count; ++i) {
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_low_slice(
        rewriter, loaded_group, slice_offset, slice_type, location,
        &values[i]));
    slice_offset += unit_count;
  }
  for (iree_host_size_t i = 0; i < group_count; ++i) {
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_direct_arg_value(
        rewriter, &layout->direct_args[start_index + i], values[i]));
  }
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_materialize_direct_arg_load(
    loom_rewriter_t* rewriter, const loom_low_descriptor_set_t* descriptor_set,
    const loom_amdgpu_hal_kernarg_direct_arg_t* direct_arg,
    loom_value_id_t kernarg_ptr, loom_type_t sgpr_type,
    loom_type_t sgpr_x2_type, loom_location_id_t location) {
  loom_value_id_t loaded = LOOM_VALUE_ID_INVALID;
  if (direct_arg->kernarg_size == sizeof(uint32_t) &&
      loom_type_equal(direct_arg->abi_type, sgpr_type)) {
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_scalar_load(
        rewriter, descriptor_set, kernarg_ptr, direct_arg->kernarg_offset,
        sgpr_type, location, &loaded));
  } else if (direct_arg->kernarg_size == 2u * sizeof(uint32_t) &&
             loom_type_equal(direct_arg->abi_type, sgpr_x2_type)) {
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_load_dwordx2(
        rewriter, descriptor_set, kernarg_ptr, direct_arg->kernarg_offset,
        sgpr_x2_type, location, &loaded));
  } else {
    IREE_ASSERT_UNREACHABLE("verified AMDGPU HAL ABI direct argument layout");
    IREE_BUILTIN_UNREACHABLE();
  }
  return loom_amdgpu_hal_binding_materialize_direct_arg_value(
      rewriter, direct_arg, loaded);
}

static iree_status_t loom_amdgpu_hal_binding_materialize_direct_args(
    loom_rewriter_t* rewriter, loom_op_t* function_op,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    loom_value_id_t kernarg_ptr,
    const loom_low_descriptor_set_t* descriptor_set, loom_type_t sgpr_type,
    loom_type_t sgpr_x2_type, loom_type_t sgpr_x4_type,
    loom_type_t sgpr_x8_type, iree_host_size_t* out_materialized_count) {
  *out_materialized_count = 0;
  if (layout->direct_arg_count == 0) {
    return iree_ok_status();
  }

  loom_block_t* entry_block =
      loom_region_entry_block(loom_low_function_body(function_op));
  for (iree_host_size_t i = 0; i < layout->direct_arg_count; ++i) {
    const loom_amdgpu_hal_kernarg_direct_arg_t* direct_arg =
        &layout->direct_args[i];
    if (!loom_amdgpu_hal_binding_direct_arg_is_used(rewriter->module,
                                                    direct_arg)) {
      continue;
    }
    if (kernarg_ptr == LOOM_VALUE_ID_INVALID) {
      IREE_ASSERT_UNREACHABLE(
          "verified AMDGPU HAL ABI direct argument kernarg dependency");
      IREE_BUILTIN_UNREACHABLE();
    }

    uint32_t arg_unit_count = 0;
    if (loom_amdgpu_hal_binding_can_group_direct_arg_load(
            rewriter->module, layout, i, /*group_count=*/4, sgpr_type,
            sgpr_x2_type, &arg_unit_count)) {
      const uint32_t load_unit_count = arg_unit_count * 4;
      loom_type_t group_type =
          load_unit_count == 4 ? sgpr_x4_type : sgpr_x8_type;
      IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_direct_arg_group(
          rewriter, descriptor_set, layout, i, /*group_count=*/4,
          arg_unit_count, kernarg_ptr, sgpr_type, sgpr_x2_type, group_type,
          function_op->location));
      *out_materialized_count += 4;
      i += 3;
      continue;
    }

    if (loom_amdgpu_hal_binding_can_group_direct_arg_load(
            rewriter->module, layout, i, /*group_count=*/2, sgpr_type,
            sgpr_x2_type, &arg_unit_count)) {
      const uint32_t load_unit_count = arg_unit_count * 2;
      loom_type_t group_type =
          load_unit_count == 2 ? sgpr_x2_type : sgpr_x4_type;
      IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_direct_arg_group(
          rewriter, descriptor_set, layout, i, /*group_count=*/2,
          arg_unit_count, kernarg_ptr, sgpr_type, sgpr_x2_type, group_type,
          function_op->location));
      *out_materialized_count += 2;
      ++i;
      continue;
    }

    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_direct_arg_load(
        rewriter, descriptor_set, direct_arg, kernarg_ptr, sgpr_type,
        sgpr_x2_type, function_op->location));
    ++*out_materialized_count;
  }

  for (iree_host_size_t i = layout->direct_arg_count; i > 0; --i) {
    const loom_amdgpu_hal_kernarg_direct_arg_t* direct_arg =
        &layout->direct_args[i - 1];
    if (direct_arg->argument_index >= entry_block->arg_count) {
      IREE_ASSERT_UNREACHABLE(
          "AMDGPU HAL direct argument entry-block index is stable");
      IREE_BUILTIN_UNREACHABLE();
    }
    if (loom_block_arg_id(entry_block, direct_arg->argument_index) !=
        direct_arg->arg_id) {
      IREE_ASSERT_UNREACHABLE(
          "AMDGPU HAL direct argument entry-block order is stable");
      IREE_BUILTIN_UNREACHABLE();
    }
    IREE_RETURN_IF_ERROR(loom_block_remove_arg(rewriter->module, entry_block,
                                               direct_arg->argument_index));
    rewriter->flags |= LOOM_REWRITER_FLAG_CHANGED;
  }
  return iree_ok_status();
}

static iree_status_t loom_amdgpu_hal_binding_materialize_resources(
    loom_rewriter_t* rewriter,
    const loom_amdgpu_hal_kernel_abi_layout_t* layout,
    loom_value_id_t kernarg_ptr, const loom_value_id_t* kernarg_preloads,
    const loom_low_descriptor_set_t* descriptor_set, loom_type_t sgpr_x2_type,
    loom_type_t sgpr_x4_type, loom_type_t sgpr_x8_type,
    const loom_op_t* load_insertion_before,
    iree_host_size_t* out_materialized_count) {
  *out_materialized_count = 0;
  for (iree_host_size_t i = 0; i < layout->resource_count; ++i) {
    const loom_amdgpu_hal_kernarg_resource_t* resource = &layout->resources[i];
    loom_op_t* resource_op = (loom_op_t*)resource->resource_op;
    if (resource_op == NULL) {
      continue;
    }
    if (iree_any_bit_set(resource_op->flags, LOOM_OP_FLAG_DEAD)) {
      continue;
    }
    if (!loom_amdgpu_hal_binding_resource_is_used(rewriter->module, resource)) {
      IREE_RETURN_IF_ERROR(loom_rewriter_erase(rewriter, resource_op));
      continue;
    }
    if (kernarg_ptr == LOOM_VALUE_ID_INVALID) {
      IREE_ASSERT_UNREACHABLE(
          "verified AMDGPU HAL ABI resource kernarg dependency");
      IREE_BUILTIN_UNREACHABLE();
    }

    if (kernarg_preloads != NULL) {
      const uint32_t preload_begin =
          layout->kernarg_preload_dword_offset * sizeof(uint32_t);
      const uint32_t preload_end =
          preload_begin +
          layout->kernarg_preload_dword_count * sizeof(uint32_t);
      const uint32_t resource_end =
          resource->kernarg_offset + resource->kernarg_size;
      if (resource->kernarg_offset >= preload_begin &&
          resource_end <= preload_end) {
        const uint32_t relative_offset =
            resource->kernarg_offset - preload_begin;
        IREE_ASSERT_EQ(relative_offset % resource->kernarg_size, 0u);
        const iree_host_size_t preload_index =
            relative_offset / resource->kernarg_size;
        IREE_ASSERT_NE(kernarg_preloads[preload_index],
                       LOOM_VALUE_ID_INVALID);
        const loom_value_id_t value_checkpoint =
            loom_rewriter_value_checkpoint(rewriter);
        IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_resource_value(
            rewriter, resource_op, kernarg_preloads[preload_index],
            value_checkpoint));
        ++*out_materialized_count;
        continue;
      }
    }
    if (loom_amdgpu_hal_binding_can_group_resource_load(
            rewriter->module, layout, i, /*group_count=*/4, sgpr_x2_type)) {
      IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_resource_group(
          rewriter, descriptor_set, layout, i, /*group_count=*/4, kernarg_ptr,
          sgpr_x2_type, sgpr_x8_type, load_insertion_before));
      *out_materialized_count += 4;
      i += 3;
      continue;
    }

    if (loom_amdgpu_hal_binding_can_group_resource_load(
            rewriter->module, layout, i, /*group_count=*/2, sgpr_x2_type)) {
      IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_resource_group(
          rewriter, descriptor_set, layout, i, /*group_count=*/2, kernarg_ptr,
          sgpr_x2_type, sgpr_x4_type, load_insertion_before));
      *out_materialized_count += 2;
      ++i;
      continue;
    }

    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_materialize_one(
        rewriter, resource_op, resource, kernarg_ptr, descriptor_set,
        sgpr_x2_type, load_insertion_before));
    ++*out_materialized_count;
  }
  return iree_ok_status();
}

static iree_status_t
loom_amdgpu_hal_binding_materialize_buffer_descriptor_pseudo(
    loom_rewriter_t* rewriter, loom_op_t* op,
    const loom_low_descriptor_set_t* descriptor_set,
    const loom_amdgpu_descriptor_set_buffer_resource_info_t*
        buffer_resource_info,
    const loom_amdgpu_buffer_resource_record_encoding_info_t*
        record_encoding_info,
    const loom_low_descriptor_t* descriptor, loom_type_t sgpr_type,
    loom_type_t sgpr_x2_type) {
  const loom_value_id_t value_checkpoint =
      loom_rewriter_value_checkpoint(rewriter);
  loom_builder_set_before(&rewriter->builder, op);

  loom_value_slice_t operands = loom_low_op_operands(op);
  loom_value_slice_t results = loom_low_op_results(op);
  loom_named_attr_slice_t attrs = loom_low_op_attrs(op);
  const int64_t cache_swizzle_stride_attr =
      attrs.entries[LOOM_AMDGPU_HAL_BUFFER_DESCRIPTOR_ATTR_CACHE_SWIZZLE_STRIDE]
          .value.i64;
  const uint32_t cache_swizzle_stride = (uint32_t)cache_swizzle_stride_attr;

  loom_amdgpu_hal_binding_descriptor_pointer_words_t pointer_words = {0};
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_descriptor_pointer_words(
      rewriter, buffer_resource_info, record_encoding_info,
      cache_swizzle_stride, descriptor_set, operands.values[0], sgpr_type,
      op->location, &pointer_words));

  const uint8_t num_records_word1_bit_count =
      record_encoding_info->num_records_word1_bit_count;
  loom_value_id_t pointer = LOOM_VALUE_ID_INVALID;
  if (num_records_word1_bit_count == 0) {
    const loom_value_id_t pointer_sources[] = {
        pointer_words.low,
        pointer_words.high,
    };
    loom_op_t* pointer_concat_op = NULL;
    IREE_RETURN_IF_ERROR(loom_low_concat_build(
        &rewriter->builder, pointer_sources, IREE_ARRAYSIZE(pointer_sources),
        sgpr_x2_type, op->location, &pointer_concat_op));
    pointer = loom_low_concat_result(pointer_concat_op);
  }

  loom_value_id_t num_records_word2 = LOOM_VALUE_ID_INVALID;
  const bool has_dynamic_extent =
      descriptor ==
      loom_amdgpu_descriptor_ref_descriptor(
          descriptor_set,
          LOOM_AMDGPU_DESCRIPTOR_REF_HAL_BUFFER_DESCRIPTOR_EXTENT);
  uint32_t static_range_word = 0;
  if (has_dynamic_extent) {
    num_records_word2 = operands.values[1];
  } else {
    const int64_t extent =
        attrs.entries[LOOM_AMDGPU_HAL_BUFFER_DESCRIPTOR_ATTR_EXTENT].value.i64;
    static_range_word = loom_amdgpu_hal_binding_descriptor_range_word(extent);
    const uint32_t encoded_word2 =
        static_range_word >> num_records_word1_bit_count;
    IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_mov_b32(
        rewriter, descriptor_set, encoded_word2, sgpr_type, op->location,
        &num_records_word2, NULL));
  }
  if (num_records_word1_bit_count != 0) {
    const uint32_t word1_shift = 32u - num_records_word1_bit_count;
    loom_value_id_t shifted_num_records = LOOM_VALUE_ID_INVALID;
    if (has_dynamic_extent) {
      IREE_RETURN_IF_ERROR(
          loom_amdgpu_hal_binding_build_s_binary_b32_rhs_inline(
              rewriter, descriptor_set,
              LOOM_AMDGPU_DESCRIPTOR_REF_S_LSHL_B32_RHS_INLINE,
              num_records_word2, word1_shift, sgpr_type, op->location,
              &shifted_num_records));
    } else {
      const uint32_t shifted_range = static_range_word << word1_shift;
      if (shifted_range != 0) {
        IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_mov_b32(
            rewriter, descriptor_set, shifted_range, sgpr_type, op->location,
            &shifted_num_records, NULL));
      }
    }
    if (shifted_num_records != LOOM_VALUE_ID_INVALID) {
      IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_binary_b32(
          rewriter, descriptor_set, LOOM_AMDGPU_DESCRIPTOR_REF_S_OR_B32,
          pointer_words.high, shifted_num_records, sgpr_type, op->location,
          &pointer_words.high));
    }
    if (has_dynamic_extent) {
      loom_value_id_t shifted_num_records_word2 = LOOM_VALUE_ID_INVALID;
      IREE_RETURN_IF_ERROR(
          loom_amdgpu_hal_binding_build_s_binary_b32_rhs_inline(
              rewriter, descriptor_set,
              LOOM_AMDGPU_DESCRIPTOR_REF_S_LSHR_B32_RHS_INLINE,
              num_records_word2, num_records_word1_bit_count, sgpr_type,
              op->location, &shifted_num_records_word2));
      num_records_word2 = shifted_num_records_word2;
    }
  }

  loom_value_id_t word3 = LOOM_VALUE_ID_INVALID;
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_build_s_mov_b32(
      rewriter, descriptor_set,
      record_encoding_info->raw_bounds_checked_word3_control, sgpr_type,
      op->location, &word3, NULL));

  if (pointer == LOOM_VALUE_ID_INVALID) {
    const loom_value_id_t pointer_sources[] = {
        pointer_words.low,
        pointer_words.high,
    };
    loom_op_t* pointer_concat_op = NULL;
    IREE_RETURN_IF_ERROR(loom_low_concat_build(
        &rewriter->builder, pointer_sources, IREE_ARRAYSIZE(pointer_sources),
        sgpr_x2_type, op->location, &pointer_concat_op));
    pointer = loom_low_concat_result(pointer_concat_op);
  }

  const loom_value_id_t sources[] = {pointer, num_records_word2, word3};
  loom_op_t* concat_op = NULL;
  IREE_RETURN_IF_ERROR(loom_low_concat_build(
      &rewriter->builder, sources, IREE_ARRAYSIZE(sources),
      loom_module_value_type(rewriter->module, results.values[0]), op->location,
      &concat_op));

  loom_value_id_t replacement = loom_low_concat_result(concat_op);
  IREE_RETURN_IF_ERROR(loom_rewriter_preserve_result_names_on_new_values(
      rewriter, op, &replacement, 1, value_checkpoint));
  return loom_rewriter_replace_all_uses_and_erase(rewriter, op, &replacement,
                                                  1);
}

static iree_status_t
loom_amdgpu_hal_binding_materialize_buffer_descriptors_with_types(
    loom_rewriter_t* rewriter, loom_op_t* function_op,
    const loom_low_descriptor_set_t* descriptor_set, loom_type_t sgpr_type,
    loom_type_t sgpr_x2_type, iree_host_size_t* out_materialized_count) {
  *out_materialized_count = 0;
  loom_region_t* body = loom_low_function_body(function_op);
  if (body == NULL || body->block_count == 0) {
    return iree_ok_status();
  }
  iree_status_t status = iree_ok_status();
  const loom_low_descriptor_t* static_descriptor =
      loom_amdgpu_descriptor_ref_descriptor(
          descriptor_set, LOOM_AMDGPU_DESCRIPTOR_REF_HAL_BUFFER_DESCRIPTOR);
  const loom_low_descriptor_t* dynamic_extent_descriptor =
      loom_amdgpu_descriptor_ref_descriptor(
          descriptor_set,
          LOOM_AMDGPU_DESCRIPTOR_REF_HAL_BUFFER_DESCRIPTOR_EXTENT);
  const loom_amdgpu_descriptor_set_info_t* descriptor_set_info =
      loom_amdgpu_target_info_descriptor_set_at(
          descriptor_set->descriptor_set_ordinal);
  IREE_ASSERT(descriptor_set_info != NULL);
  const loom_amdgpu_descriptor_set_buffer_resource_info_t*
      buffer_resource_info = &descriptor_set_info->buffer_resource;
  const loom_amdgpu_buffer_resource_record_encoding_info_t*
      record_encoding_info = loom_amdgpu_buffer_resource_record_encoding_info(
          buffer_resource_info->record_encoding);
  for (uint16_t block_index = 0;
       iree_status_is_ok(status) && block_index < body->block_count;
       ++block_index) {
    loom_block_t* block = loom_region_block(body, block_index);
    loom_op_t* op = block->first_op;
    while (iree_status_is_ok(status) && op != NULL) {
      loom_op_t* next_op = op->next_op;
      if (loom_low_op_isa(op)) {
        const loom_low_descriptor_t* descriptor =
            loom_amdgpu_hal_binding_low_op_descriptor(descriptor_set, op);
        if (descriptor != static_descriptor &&
            descriptor != dynamic_extent_descriptor) {
          op = next_op;
          continue;
        }
        status = loom_amdgpu_hal_binding_materialize_buffer_descriptor_pseudo(
            rewriter, op, descriptor_set, buffer_resource_info,
            record_encoding_info, descriptor, sgpr_type, sgpr_x2_type);
        if (iree_status_is_ok(status)) {
          ++*out_materialized_count;
        }
      }
      op = next_op;
    }
  }
  return status;
}

iree_status_t loom_amdgpu_hal_binding_materialize_buffer_descriptors(
    loom_module_t* module, loom_op_t* function_op,
    const loom_low_descriptor_set_t* descriptor_set,
    iree_host_size_t* out_materialized_count,
    iree_arena_allocator_t* scratch_arena) {
  if (module == NULL || function_op == NULL || descriptor_set == NULL ||
      out_materialized_count == NULL || scratch_arena == NULL) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU HAL descriptor materialization requires a module, function, "
        "descriptor set, output count, and scratch arena");
  }
  *out_materialized_count = 0;
  if (!loom_low_function_def_isa(function_op)) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU HAL descriptor materialization requires low.func.def or "
        "low.kernel.def");
  }

  loom_type_t sgpr_type = loom_type_none();
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_make_sgpr_type(
      module, descriptor_set, 1, &sgpr_type));
  loom_type_t sgpr_x2_type = loom_type_none();
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_make_sgpr_type(
      module, descriptor_set, 2, &sgpr_x2_type));
  loom_rewriter_t rewriter = {0};
  IREE_RETURN_IF_ERROR(
      loom_rewriter_initialize(&rewriter, module, scratch_arena));
  iree_status_t status =
      loom_amdgpu_hal_binding_materialize_buffer_descriptors_with_types(
          &rewriter, function_op, descriptor_set, sgpr_type, sgpr_x2_type,
          out_materialized_count);
  loom_rewriter_deinitialize(&rewriter);
  return status;
}

iree_status_t loom_amdgpu_hal_binding_materialize(
    loom_module_t* module, loom_op_t* function_op,
    const loom_low_descriptor_set_t* descriptor_set,
    loom_amdgpu_hal_binding_materialization_result_t* out_result,
    iree_arena_allocator_t* scratch_arena) {
  if (module == NULL || function_op == NULL || descriptor_set == NULL ||
      out_result == NULL || scratch_arena == NULL) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU HAL binding materialization requires a module, function, "
        "descriptor set, output result, and scratch arena");
  }
  *out_result = (loom_amdgpu_hal_binding_materialization_result_t){0};
  if (!loom_low_function_def_isa(function_op)) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU HAL binding materialization requires low.func.def or "
        "low.kernel.def");
  }
  loom_region_t* body = loom_low_function_body(function_op);
  if (body == NULL || body->block_count == 0) {
    return iree_ok_status();
  }

  loom_amdgpu_hal_kernel_abi_layout_t layout = {0};
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_kernel_abi_layout_from_low(
      module, function_op, &layout, scratch_arena));
  layout.uses_kernarg_segment_ptr =
      loom_amdgpu_hal_binding_layout_uses_kernarg_segment_ptr(module, &layout);

  const loom_amdgpu_hal_preload_target_t* preload_target =
      loom_amdgpu_hal_binding_preload_target(module, function_op,
                                             descriptor_set);
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_apply_preload_resource_order(
      preload_target, scratch_arena, &layout));

  loom_type_t sgpr_type = loom_type_none();
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_make_sgpr_type(
      module, descriptor_set, 1, &sgpr_type));
  loom_type_t sgpr_x2_type = loom_type_none();
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_make_sgpr_type(
      module, descriptor_set, 2, &sgpr_x2_type));
  loom_type_t sgpr_x4_type = loom_type_none();
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_make_sgpr_type(
      module, descriptor_set, 4, &sgpr_x4_type));
  loom_type_t sgpr_x8_type = loom_type_none();
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_make_sgpr_type(
      module, descriptor_set, 8, &sgpr_x8_type));
  if (layout.kernarg_preload_dword_count == 0) {
    layout.kernarg_preload_dword_count =
        loom_amdgpu_hal_binding_preload_dword_count(
            module, function_op, descriptor_set, &layout, sgpr_x2_type);
    layout.kernarg_preload_dword_offset = LOOM_AMDGPU_HAL_PRELOAD_DWORD_OFFSET;
  }
  IREE_RETURN_IF_ERROR(loom_amdgpu_hal_binding_validate_preload_layout(
      module, function_op, descriptor_set, &layout, sgpr_x2_type));
  out_result->abi_layout = layout;
  loom_rewriter_t rewriter = {0};
  IREE_RETURN_IF_ERROR(
      loom_rewriter_initialize(&rewriter, module, scratch_arena));
  iree_status_t status = iree_ok_status();
  if (loom_low_kernel_def_isa(function_op) &&
      (layout.resource_count != 0 || layout.direct_arg_count != 0 ||
       layout.uses_kernarg_segment_ptr)) {
    loom_attribute_t abi_layout_attr = {0};
    status = loom_amdgpu_hal_kernel_abi_make_layout_attr(
        module, &layout, scratch_arena, &abi_layout_attr);
    if (iree_status_is_ok(status)) {
      status = loom_rewriter_set_attr(&rewriter, function_op,
                                      loom_low_kernel_def_abi_layout_ATTR_INDEX,
                                      abi_layout_attr);
    }
  }
  loom_value_id_t kernarg_ptr = LOOM_VALUE_ID_INVALID;
  loom_value_id_t kernarg_preloads
      [LOOM_AMDGPU_HAL_KERNEL_ABI_KERNARG_PRELOAD_PAIR_COUNT_MAX];
  bool inserted_live_in = false;
  bool inserted_preload_live_in = false;

  if (iree_status_is_ok(status) && layout.uses_kernarg_segment_ptr) {
    status = loom_amdgpu_hal_binding_get_kernarg_live_in(
        &rewriter, function_op, sgpr_x2_type, &kernarg_ptr, &inserted_live_in);
    if (iree_status_is_ok(status)) {
      loom_amdgpu_hal_binding_set_entry_insertion_point(&rewriter, function_op);
    }
  }
  if (iree_status_is_ok(status) && layout.kernarg_preload_dword_count != 0) {
    status = loom_amdgpu_hal_binding_insert_preload_live_ins(
        &rewriter, function_op, sgpr_x2_type,
        layout.kernarg_preload_dword_count / 2u, kernarg_preloads,
        &inserted_preload_live_in);
    if (iree_status_is_ok(status)) {
      loom_amdgpu_hal_binding_set_entry_insertion_point(&rewriter, function_op);
    }
  }
  const loom_op_t* partial_preload_insertion_before =
      loom_amdgpu_hal_binding_partial_preload_insertion_before(
          function_op, preload_target, &layout);
  if (iree_status_is_ok(status)) {
    status = loom_amdgpu_hal_binding_materialize_direct_args(
        &rewriter, function_op, &layout, kernarg_ptr, descriptor_set, sgpr_type,
        sgpr_x2_type, sgpr_x4_type, sgpr_x8_type,
        &out_result->materialized_direct_arg_count);
  }
  if (iree_status_is_ok(status)) {
    status = loom_amdgpu_hal_binding_materialize_resources(
        &rewriter, &layout, kernarg_ptr,
        layout.kernarg_preload_dword_count != 0 ? kernarg_preloads : NULL,
        descriptor_set, sgpr_x2_type, sgpr_x4_type, sgpr_x8_type,
        partial_preload_insertion_before,
        &out_result->materialized_binding_count);
  }
  if (iree_status_is_ok(status)) {
    status = loom_amdgpu_hal_binding_materialize_buffer_descriptors_with_types(
        &rewriter, function_op, descriptor_set, sgpr_type, sgpr_x2_type,
        &out_result->materialized_descriptor_count);
  }

  out_result->changed =
      rewriter.created_op_count != 0 || rewriter.erased_op_count != 0 ||
      iree_any_bit_set(rewriter.flags, LOOM_REWRITER_FLAG_CHANGED);
  out_result->inserted_kernarg_segment_ptr_live_in = inserted_live_in;
  out_result->inserted_kernarg_preload_live_in = inserted_preload_live_in;
  loom_rewriter_deinitialize(&rewriter);
  return status;
}
