=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 147 8 2 1 135
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 155 8 2 1 143
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 718 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 717 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.05/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.05/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.26/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 836 12 2 1 817
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 638 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 636 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.34/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.05/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 729 12 2 1 711
=====================  add8n.aag =====================
[LOG] Relation determinization time: 6.42 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3476 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3475 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.4/6 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.29/0 sec, 1.05/1 sec, 0.54/1 sec, 0.36/0 sec, 0.37/1 sec, 0.37/0 sec, 0.36/0 sec, 0.5/1 sec, 0.86/1 sec, 1.6/1 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.36/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 4.95/5 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.28/0.28 sec, 0.94/0.94 sec, 0.3/0.3 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.38/0.38 sec, 0.74/0.74 sec, 1.37/1.37 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 6.42 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.12 sec (Real time) / 6.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.28 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3638 16 2 1 3613
=====================  add8y.aag =====================
[LOG] Relation determinization time: 5.71 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 3348 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3346 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.71/6 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.18/0 sec, 0.85/1 sec, 0.4/0 sec, 0.37/1 sec, 0.33/0 sec, 0.25/0 sec, 0.35/1 sec, 0.48/0 sec, 0.86/1 sec, 1.54/2 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.24/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 4.38/6 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.75/0.75 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.23/0.23 sec, 0.33/0.33 sec, 0.74/0.74 sec, 1.4/1.4 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 5.71 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.43 sec (Real time) / 6.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3473 16 2 1 3449
=====================  add10n.aag =====================
[LOG] Relation determinization time: 157.17 sec CPU time.
[LOG] Relation determinization time: 160 sec real time.
[LOG] Final circuit size: 14996 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 14996 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 157.08/157 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.09/0 sec, 0.24/0 sec, 0.9/1 sec, 2.97/3 sec, 20.7/21 sec, 10.36/10 sec, 8.12/9 sec, 12.36/12 sec, 9.8/10 sec, 11.05/11 sec, 6.51/6 sec, 9.54/10 sec, 11.33/11 sec, 18.22/18 sec, 34.85/35 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 29.52/28 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.49/0.49 sec, 1.3/1.3 sec, 5.39/5.39 sec, 2.46/2.46 sec, 3.25/3.25 sec, 2.46/2.46 sec, 2.49/2.49 sec, 2.16/2.16 sec, 1.8/1.8 sec, 1.98/1.98 sec, 2.61/2.61 sec, 2.97/2.97 sec )
[LOG] Total clause minimization time: 126.85/128 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.23/0.23 sec, 0.76/0.76 sec, 2.45/2.45 sec, 19.33/19.33 sec, 4.92/4.92 sec, 5.61/5.61 sec, 9.06/9.06 sec, 7.29/7.29 sec, 8.52/8.52 sec, 4.29/4.29 sec, 7.68/7.68 sec, 9.32/9.32 sec, 15.53/15.53 sec, 31.77/31.77 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 157.17 sec CPU time.
[LOG] Overall execution time: 160 sec real time.
Synthesis time: 160.14 sec (Real time) / 159.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.88 sec (Real time) / 2.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.56 sec (Real time) / 5.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15203 20 2 1 15171
=====================  add10y.aag =====================
[LOG] Relation determinization time: 144.66 sec CPU time.
[LOG] Relation determinization time: 148 sec real time.
[LOG] Final circuit size: 15137 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15135 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 144.54/145 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.27/0 sec, 1.02/1 sec, 4.54/5 sec, 20.65/21 sec, 6.32/6 sec, 9.78/10 sec, 8.27/8 sec, 10.4/10 sec, 7.93/8 sec, 5.58/6 sec, 6.63/7 sec, 10.53/10 sec, 17.9/18 sec, 34.62/35 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 27.8/30 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.38/0.38 sec, 1.4/1.4 sec, 3.23/3.23 sec, 2.95/2.95 sec, 2.7/2.7 sec, 3.7/3.7 sec, 1.42/1.42 sec, 2.29/2.29 sec, 1.6/1.6 sec, 2.51/2.51 sec, 2.51/2.51 sec, 3.01/3.01 sec )
[LOG] Total clause minimization time: 115.99/115 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.25/0.25 sec, 0.9/0.9 sec, 4.12/4.12 sec, 19.17/19.17 sec, 3.03/3.03 sec, 6.8/6.8 sec, 5.53/5.53 sec, 6.66/6.66 sec, 6.47/6.47 sec, 3.23/3.23 sec, 4.98/4.98 sec, 7.95/7.95 sec, 15.36/15.36 sec, 31.44/31.44 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 144.66 sec CPU time.
[LOG] Overall execution time: 148 sec real time.
Synthesis time: 147.64 sec (Real time) / 146.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.44 sec (Real time) / 2.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.11 sec (Real time) / 6.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15296 20 2 1 15266
=====================  add12n.aag =====================
[LOG] Relation determinization time: 6461.3 sec CPU time.
[LOG] Relation determinization time: 6471 sec real time.
[LOG] Final circuit size: 66832 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66831 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 6460.57/6461 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.11/1 sec, 0.28/0 sec, 0.88/1 sec, 4.7/4 sec, 22.77/23 sec, 102.98/103 sec, 540.23/540 sec, 361.42/362 sec, 327.19/327 sec, 541.4/541 sec, 604.28/605 sec, 448.51/448 sec, 585.69/586 sec, 272.75/273 sec, 278.87/279 sec, 265.89/266 sec, 443.24/443 sec, 677.02/677 sec, 982.3/982 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 852.54/865 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.49/0.49 sec, 1.49/1.49 sec, 7.72/7.72 sec, 45.34/45.34 sec, 95.95/95.95 sec, 77.11/77.11 sec, 97.27/97.27 sec, 52.12/52.12 sec, 35.92/35.92 sec, 59.31/59.31 sec, 48.31/48.31 sec, 43.97/43.97 sec, 70.17/70.17 sec, 55.88/55.88 sec, 75.21/75.21 sec, 86.11/86.11 sec )
[LOG] Total clause minimization time: 5596.03/5580 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.25/0.25 sec, 0.76/0.76 sec, 4.2/4.2 sec, 21.21/21.21 sec, 95/95 sec, 494.34/494.34 sec, 265.2/265.2 sec, 249.78/249.78 sec, 443.84/443.84 sec, 551.86/551.86 sec, 412.31/412.31 sec, 526.07/526.07 sec, 224.1/224.1 sec, 234.54/234.54 sec, 195.29/195.29 sec, 386.54/386.54 sec, 600.2/600.2 sec, 890.42/890.42 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 6461.3 sec CPU time.
[LOG] Overall execution time: 6471 sec real time.
Synthesis time: 6470.31 sec (Real time) / 6459.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.34 sec (Real time) / 12.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 166.94 sec (Real time) / 166.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 67082 24 2 1 67045
=====================  add12y.aag =====================
[LOG] Relation determinization time: 6133.97 sec CPU time.
[LOG] Relation determinization time: 6143 sec real time.
[LOG] Final circuit size: 66489 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66487 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 6133.25/6134 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/1 sec, 0.1/0 sec, 0.32/0 sec, 1.19/1 sec, 4.71/5 sec, 20.98/21 sec, 124.17/124 sec, 757.63/758 sec, 372.01/372 sec, 585.46/585 sec, 358.62/359 sec, 472.59/472 sec, 458.47/459 sec, 233.58/233 sec, 275.55/276 sec, 276.25/276 sec, 245.68/246 sec, 340.49/340 sec, 664.54/665 sec, 940.87/941 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 1116.48/1125 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.49/0.49 sec, 1.89/1.89 sec, 11.65/11.65 sec, 50.81/50.81 sec, 141.33/141.33 sec, 221.04/221.04 sec, 78.04/78.04 sec, 76.07/76.07 sec, 78.58/78.58 sec, 62.5/62.5 sec, 56.22/56.22 sec, 72.56/72.56 sec, 48.49/48.49 sec, 43.49/43.49 sec, 68.8/68.8 sec, 104.36/104.36 sec )
[LOG] Total clause minimization time: 5003.67/4998 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.26/0.26 sec, 1.07/1.07 sec, 4.17/4.17 sec, 18.96/18.96 sec, 112.22/112.22 sec, 706.06/706.06 sec, 230.41/230.41 sec, 364.09/364.09 sec, 280.22/280.22 sec, 396.19/396.19 sec, 379.56/379.56 sec, 170.74/170.74 sec, 218.96/218.96 sec, 203.33/203.33 sec, 196.78/196.78 sec, 296.34/296.34 sec, 594.04/594.04 sec, 830.16/830.16 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 6133.97 sec CPU time.
[LOG] Overall execution time: 6143 sec real time.
Synthesis time: 6142.89 sec (Real time) / 6131.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.80 sec (Real time) / 12.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 174.81 sec (Real time) / 174.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 66682 24 2 1 66646
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9999.57 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9999.57 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9999.89 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9999.86 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.80 sec (Real time) / 1.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.78 sec (Real time) / 6.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.40 sec (Real time) / 4.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1170.35 sec (Real time) / 1163.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1867.07 sec (Real time) / 1857.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9969.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.21 sec (Real time) / 2.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9969.61 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1058.86 sec (Real time) / 1052.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.21 sec (Real time) / 9971.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.67 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.64/1 sec (0.46/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/1 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.12/0 sec (0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.39/0 sec (0.39/0.39 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.67 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.48 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.45/0 sec (0.28/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.09/0 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.22/0.22 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.48 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.41/0 sec (0.25/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.24/0.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.33 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/1 sec (0.16/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.06/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.13/1 sec (0.13/0.13 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 35.44 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.45/36 sec (13.85/14 sec, 11.34/11 sec, 2.85/3 sec, 0.87/1 sec, 0.55/1 sec, 0.46/0 sec, 0.44/1 sec, 0.49/0 sec, 0.48/1 sec, 0.5/1 sec, 0.49/0 sec, 0.49/1 sec, 0.49/0 sec, 0.48/1 sec, 0.5/0 sec, 0.15/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 15.09/14 sec (1.09/1.09 sec, 10.97/10.97 sec, 2.38/2.38 sec, 0.39/0.39 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.58/14 sec (12.58/12.58 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 35.44 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 35.66 sec (Real time) / 35.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 20.51 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.35/20 sec (8.29/8 sec, 2.02/2 sec, 2.57/3 sec, 0.87/1 sec, 0.56/0 sec, 0.55/1 sec, 0.46/1 sec, 0.47/0 sec, 0.47/1 sec, 0.47/0 sec, 0.47/1 sec, 0.47/0 sec, 0.51/1 sec, 0.51/1 sec, 0.49/0 sec, 0.17/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 5.38/4 sec (0.89/0.89 sec, 1.65/1.65 sec, 2.11/2.11 sec, 0.39/0.39 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.24/8 sec (7.24/7.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 20.52 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.73 sec (Real time) / 20.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 39.89 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 38.76/39 sec (7.28/7 sec, 22.54/23 sec, 2.34/2 sec, 1.11/1 sec, 0.57/1 sec, 0.39/0 sec, 0.46/1 sec, 0.45/0 sec, 0.5/0 sec, 0.51/1 sec, 0.5/0 sec, 0.5/1 sec, 0.49/0 sec, 0.46/1 sec, 0.5/0 sec, 0.14/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 25.57/26 sec (0.54/0.54 sec, 22.15/22.15 sec, 1.88/1.88 sec, 0.68/0.68 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.57/7 sec (6.57/6.57 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 39.9 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.10 sec (Real time) / 39.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 33.98 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.85/34 sec (4.73/5 sec, 19.46/19 sec, 1.97/2 sec, 0.99/1 sec, 0.55/1 sec, 0.51/1 sec, 0.46/0 sec, 0.46/1 sec, 0.5/0 sec, 0.51/1 sec, 0.51/0 sec, 0.51/1 sec, 0.51/1 sec, 0.5/0 sec, 0.51/1 sec, 0.16/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 22.12/22 sec (0.68/0.68 sec, 19.09/19.09 sec, 1.49/1.49 sec, 0.53/0.53 sec, 0.18/0.18 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.9/4 sec (3.9/3.9 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 33.98 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.20 sec (Real time) / 33.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 600.87 sec CPU time.
[LOG] Relation determinization time: 601 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 589.25/589 sec (37.36/38 sec, 430.72/430 sec, 78.95/79 sec, 19.8/19 sec, 3.09/3 sec, 2.17/2 sec, 1.75/2 sec, 1.61/2 sec, 1.58/1 sec, 1.55/2 sec, 1.55/2 sec, 1.54/1 sec, 1.46/1 sec, 1.46/1 sec, 1.47/2 sec, 1.42/2 sec, 1.59/2 sec, 0.17/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 531.92/533 sec (4/4 sec, 429.03/429.03 sec, 77.38/77.38 sec, 18.28/18.28 sec, 1.6/1.6 sec, 0.7/0.7 sec, 0.22/0.22 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 32.48/32 sec (32.48/32.48 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 600.9 sec CPU time.
[LOG] Overall execution time: 601 sec real time.
Synthesis time: 601.13 sec (Real time) / 599.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 514.99 sec CPU time.
[LOG] Relation determinization time: 515 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 502.47/501 sec (24.25/24 sec, 319.36/319 sec, 97.29/97 sec, 35.83/36 sec, 5.28/5 sec, 2.15/2 sec, 1.93/1 sec, 1.7/2 sec, 1.66/1 sec, 1.62/2 sec, 1.63/2 sec, 1.62/2 sec, 1.58/2 sec, 1.54/1 sec, 1.54/2 sec, 1.54/2 sec, 1.76/1 sec, 0.18/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 456.52/459 sec (3.76/3.76 sec, 317.79/317.79 sec, 95.62/95.62 sec, 34.16/34.16 sec, 3.64/3.64 sec, 0.54/0.54 sec, 0.28/0.28 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 19.67/18 sec (19.67/19.67 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 515.03 sec CPU time.
[LOG] Overall execution time: 515 sec real time.
Synthesis time: 515.25 sec (Real time) / 513.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.42 sec (Real time) / 9994.70 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 8543.60 sec (Real time) / 8537.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 6
Synthesis time: 9950.20 sec (Real time) / 9944.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 3905.50 sec (Real time) / 3895.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9995.80 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9997.04 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 393 new AND gates.
[LOG] Size before ABC: 865 AND gates.
[LOG] Size after ABC: 392 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 366 (3, 6, 13, 35, 47, 45, 26, 12, 2, 5, 12, 34, 46, 44, 25, 11 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.11/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2967 --> 1730 (32 --> 2, 75 --> 12, 168 --> 42, 442 --> 186, 552 --> 253, 484 --> 229, 250 --> 111, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 186 --> 186, 253 --> 253, 229 --> 229, 111 --> 111, 30 --> 30 )
[LOG] Average clause size reduction: 8.10656 --> 4.72678 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6286 --> 5.31429, 11.7447 --> 5.38298, 10.7556 --> 5.08889, 9.61538 --> 4.26923, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.47059 --> 5.47059, 5.5 --> 5.5, 5.20455 --> 5.20455, 4.44 --> 4.44, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 536 8 0 1 521
=====================  mult5.aag =====================
[LOG] Relation determinization time: 2.18 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1824 new AND gates.
[LOG] Size before ABC: 4445 AND gates.
[LOG] Size after ABC: 1824 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.18/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.08/0 sec, 0.16/0 sec, 0.22/0 sec, 0.16/1 sec, 0.1/0 sec, 0.04/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.1/0 sec, 0.21/0 sec, 0.26/1 sec, 0.26/0 sec, 0.19/0 sec, 0.14/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 1342 (3, 6, 13, 34, 128, 160, 149, 98, 56, 29, 2, 5, 12, 33, 127, 159, 148, 97, 55, 28 )
[LOG] Total clause computation time: 0.44/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.64/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.18/0.18 sec, 0.18/0.18 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 14075 --> 8890 (40 --> 2, 95 --> 12, 216 --> 44, 561 --> 178, 2032 --> 925, 2385 --> 1167, 2072 --> 1055, 1261 --> 628, 660 --> 328, 308 --> 106, 2 --> 2, 12 --> 12, 44 --> 44, 178 --> 178, 925 --> 925, 1167 --> 1167, 1055 --> 1055, 628 --> 628, 328 --> 328, 106 --> 106 )
[LOG] Average clause size reduction: 10.4881 --> 6.62444 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.38462, 16.5 --> 5.23529, 15.875 --> 7.22656, 14.9062 --> 7.29375, 13.906 --> 7.08054, 12.8673 --> 6.40816, 11.7857 --> 5.85714, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.66667 --> 3.66667, 5.39394 --> 5.39394, 7.28346 --> 7.28346, 7.33962 --> 7.33962, 7.12838 --> 7.12838, 6.47423 --> 6.47423, 5.96364 --> 5.96364, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 2.18 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.73 sec (Real time) / 2.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.27 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2061 10 0 1 2041
=====================  mult6.aag =====================
[LOG] Relation determinization time: 42.63 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 8076 new AND gates.
[LOG] Size before ABC: 23407 AND gates.
[LOG] Size after ABC: 8075 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 42.49/42 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.11/0 sec, 0.67/1 sec, 2.07/2 sec, 3.8/3 sec, 3.61/4 sec, 2.63/3 sec, 0.98/1 sec, 0.31/0 sec, 0.63/1 sec, 0.64/0 sec, 0.61/1 sec, 0.78/1 sec, 1.31/1 sec, 3.51/3 sec, 5.02/6 sec, 5.62/5 sec, 4.27/4 sec, 3.29/4 sec, 1.81/2 sec, 0.78/0 sec )
[LOG] Nr of iterations: 5471 (3, 6, 11, 38, 127, 456, 623, 620, 407, 279, 128, 44, 2, 5, 10, 37, 126, 455, 622, 619, 406, 278, 126, 43 )
[LOG] Total clause computation time: 7.64/9 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.26/0.26 sec, 0.58/0.58 sec, 0.68/0.68 sec, 0.4/0.4 sec, 0.27/0.27 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.25/0.25 sec, 0.28/0.28 sec, 0.33/0.33 sec, 0.38/0.38 sec, 0.63/0.63 sec, 0.71/0.71 sec, 0.81/0.81 sec, 0.7/0.7 sec, 0.61/0.61 sec, 0.34/0.34 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 33.92/31 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.59/0.59 sec, 1.79/1.79 sec, 3.16/3.16 sec, 2.86/2.86 sec, 2.12/2.12 sec, 0.63/0.63 sec, 0.13/0.13 sec, 0.43/0.43 sec, 0.37/0.37 sec, 0.3/0.3 sec, 0.42/0.42 sec, 0.9/0.9 sec, 2.86/2.86 sec, 4.24/4.24 sec, 4.75/4.75 sec, 3.54/3.54 sec, 2.63/2.63 sec, 1.43/1.43 sec, 0.64/0.64 sec )
[LOG] Total clause size reduction: 70454 --> 46825 (48 --> 2, 115 --> 12, 220 --> 36, 777 --> 200, 2520 --> 916, 8645 --> 4111, 11196 --> 5789, 10523 --> 5668, 6496 --> 3448, 4170 --> 2155, 1778 --> 875, 559 --> 206, 2 --> 2, 12 --> 12, 36 --> 36, 200 --> 200, 916 --> 916, 4111 --> 4111, 5789 --> 5789, 5668 --> 5668, 3448 --> 3448, 2155 --> 2155, 864 --> 864, 206 --> 206 )
[LOG] Average clause size reduction: 12.8777 --> 8.55876 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4474 --> 5.26316, 19.8425 --> 7.2126, 18.9583 --> 9.01535, 17.9711 --> 9.29213, 16.9726 --> 9.14194, 15.9607 --> 8.47174, 14.9462 --> 7.72401, 13.8906 --> 6.83594, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.40541 --> 5.40541, 7.26984 --> 7.26984, 9.03516 --> 9.03516, 9.30707 --> 9.30707, 9.1567 --> 9.1567, 8.49261 --> 8.49261, 7.7518 --> 7.7518, 6.85714 --> 6.85714, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 42.63 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.30 sec (Real time) / 43.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.10 sec (Real time) / 4.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.04 sec (Real time) / 4.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8421 12 0 1 8398
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1148.33 sec CPU time.
[LOG] Relation determinization time: 1157 sec real time.
[LOG] Final circuit size: 31027 new AND gates.
[LOG] Size before ABC: 107209 AND gates.
[LOG] Size after ABC: 31026 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1147.46/1146 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.14/1 sec, 0.78/0 sec, 7.01/7 sec, 36.06/36 sec, 91.17/92 sec, 116.71/116 sec, 78.15/78 sec, 41.92/41 sec, 16.28/16 sec, 2.32/2 sec, 7.99/8 sec, 10.7/11 sec, 12.07/12 sec, 10.21/10 sec, 16.34/17 sec, 31.61/31 sec, 93.91/94 sec, 131.38/132 sec, 141.02/141 sec, 130.69/130 sec, 83.36/84 sec, 48.75/49 sec, 27.59/27 sec, 11.24/11 sec )
[LOG] Nr of iterations: 20639 (3, 6, 11, 38, 122, 444, 1648, 2271, 2186, 1718, 1013, 527, 244, 96, 2, 5, 10, 37, 121, 443, 1647, 2270, 2185, 1717, 1011, 526, 243, 95 )
[LOG] Total clause computation time: 138.85/140 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.79/0.79 sec, 5.39/5.39 sec, 10.3/10.3 sec, 10.22/10.22 sec, 5.79/5.79 sec, 3.43/3.43 sec, 1.36/1.36 sec, 0.38/0.38 sec, 1.61/1.61 sec, 5.67/5.67 sec, 5.72/5.72 sec, 4.69/4.69 sec, 5.47/5.47 sec, 6.47/6.47 sec, 11/11 sec, 13.03/13.03 sec, 13.08/13.08 sec, 12.84/12.84 sec, 9.47/9.47 sec, 6.3/6.3 sec, 4.57/4.57 sec, 1.1/1.1 sec )
[LOG] Total clause minimization time: 1002.08/998 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.68/0.68 sec, 6.18/6.18 sec, 30.58/30.58 sec, 80.6/80.6 sec, 106.14/106.14 sec, 71.92/71.92 sec, 38.03/38.03 sec, 14.4/14.4 sec, 1.44/1.44 sec, 6.26/6.26 sec, 4.9/4.9 sec, 6.23/6.23 sec, 5.38/5.38 sec, 10.75/10.75 sec, 24.99/24.99 sec, 82.47/82.47 sec, 117.73/117.73 sec, 127.28/127.28 sec, 117.4/117.4 sec, 73.62/73.62 sec, 42.23/42.23 sec, 22.8/22.8 sec, 9.95/9.95 sec )
[LOG] Total clause size reduction: 314376 --> 214430 (56 --> 2, 135 --> 12, 260 --> 36, 925 --> 198, 2904 --> 882, 10189 --> 4022, 36234 --> 17898, 47670 --> 25258, 43700 --> 24002, 32623 --> 18065, 18216 --> 9720, 8942 --> 4608, 3888 --> 1976, 1425 --> 542, 2 --> 2, 12 --> 12, 36 --> 36, 198 --> 198, 882 --> 882, 4022 --> 4022, 17898 --> 17898, 25258 --> 25258, 24002 --> 24002, 18065 --> 18065, 9708 --> 9708, 4608 --> 4608, 1976 --> 1976, 542 --> 542 )
[LOG] Average clause size reduction: 15.2321 --> 10.3896 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3421 --> 5.21053, 23.8033 --> 7.22951, 22.9482 --> 9.05856, 21.9867 --> 10.8604, 20.9908 --> 11.122, 19.9909 --> 10.9799, 18.9889 --> 10.5151, 17.9822 --> 9.59526, 16.9677 --> 8.74383, 15.9344 --> 8.09836, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.35135 --> 5.35135, 7.28926 --> 7.28926, 9.07901 --> 9.07901, 10.867 --> 10.867, 11.1269 --> 11.1269, 10.9849 --> 10.9849, 10.5213 --> 10.5213, 9.60237 --> 9.60237, 8.76046 --> 8.76046, 8.13169 --> 8.13169, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 1148.33 sec CPU time.
[LOG] Overall execution time: 1157 sec real time.
Synthesis time: 1156.92 sec (Real time) / 1155.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 30.42 sec (Real time) / 30.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 110.98 sec (Real time) / 110.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31509 14 0 1 31482
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9997.44 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9998.22 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9997.82 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/1 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.46 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.41/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.46 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.25 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.69 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.59/1 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.69 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/1 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.96 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.83/1 sec (0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/1 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.96 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.17 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.5 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.44/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.5 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.32 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.16/2 sec (0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.32 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.57 sec (Real time) / 1.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.69 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.61/1 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.69 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 107 (7, 11, 6, 2, 20, 12, 6, 10, 5, 1, 19, 8 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1608 --> 205 (192 --> 10, 310 --> 18, 150 --> 9, 29 --> 0, 532 --> 46, 297 --> 24, 10 --> 10, 18 --> 18, 9 --> 9, 0 --> 0, 46 --> 46, 15 --> 15 )
[LOG] Average clause size reduction: 15.028 --> 1.91589 (27.4286 --> 1.42857, 28.1818 --> 1.63636, 25 --> 1.5, 14.5 --> 0, 26.6 --> 2.3, 24.75 --> 2, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.8 --> 1.8, 0 --> 0, 2.42105 --> 2.42105, 1.875 --> 1.875 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 233 5 21 1 202
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.57 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 136 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.5/0 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec, 0.01/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 140 (13, 14, 8, 8, 10, 20, 5, 9, 12, 7, 6, 5, 19, 4 )
[LOG] Total clause computation time: 0.13/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.3/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 2560 --> 323 (444 --> 32, 468 --> 32, 245 --> 11, 238 --> 17, 297 --> 37, 608 --> 51, 124 --> 7, 19 --> 19, 28 --> 28, 11 --> 11, 11 --> 11, 9 --> 9, 51 --> 51, 7 --> 7 )
[LOG] Average clause size reduction: 18.2857 --> 2.30714 (34.1538 --> 2.46154, 33.4286 --> 2.28571, 30.625 --> 1.375, 29.75 --> 2.125, 29.7 --> 3.7, 30.4 --> 2.55, 24.8 --> 1.4, 2.11111 --> 2.11111, 2.33333 --> 2.33333, 1.57143 --> 1.57143, 1.83333 --> 1.83333, 1.8 --> 1.8, 2.68421 --> 2.68421, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.57 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 290 6 24 1 253
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.14 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 119 new AND gates.
[LOG] Size before ABC: 210 AND gates.
[LOG] Size after ABC: 118 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.02/2 sec (0.09/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/1 sec, 0.05/0 sec, 0.04/0 sec, 0.23/0 sec, 0.15/0 sec, 0.02/0 sec, 0.13/0 sec, 0.12/0 sec, 0.13/0 sec, 0.13/1 sec, 0.14/0 sec, 0.17/0 sec, 0.16/0 sec, 0.14/0 sec, 0.13/0 sec )
[LOG] Nr of iterations: 200 (12, 12, 12, 12, 8, 15, 17, 21, 7, 11, 11, 8, 7, 6, 10, 5, 20, 6 )
[LOG] Total clause computation time: 0.54/0 sec (0.05/0.05 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.4/2 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 4364 --> 558 (473 --> 29, 462 --> 30, 451 --> 25, 440 --> 30, 273 --> 15, 532 --> 60, 592 --> 87, 720 --> 62, 210 --> 10, 29 --> 29, 30 --> 30, 13 --> 13, 13 --> 13, 12 --> 12, 29 --> 28, 13 --> 13, 62 --> 62, 10 --> 10 )
[LOG] Average clause size reduction: 21.82 --> 2.79 (39.4167 --> 2.41667, 38.5 --> 2.5, 37.5833 --> 2.08333, 36.6667 --> 2.5, 34.125 --> 1.875, 35.4667 --> 4, 34.8235 --> 5.11765, 34.2857 --> 2.95238, 30 --> 1.42857, 2.63636 --> 2.63636, 2.72727 --> 2.72727, 1.625 --> 1.625, 1.85714 --> 1.85714, 2 --> 2, 2.9 --> 2.8, 2.6 --> 2.6, 3.1 --> 3.1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 2.14 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.34 sec (Real time) / 2.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 363 7 27 1 321
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 5.76 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 200 new AND gates.
[LOG] Size before ABC: 381 AND gates.
[LOG] Size after ABC: 200 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.45/5 sec (0.18/0 sec, 0.27/0 sec, 0.11/0 sec, 0.08/0 sec, 0.13/0 sec, 0.11/0 sec, 0.21/1 sec, 0.26/0 sec, 0.35/0 sec, 0.08/0 sec, 0.36/1 sec, 0.28/0 sec, 0.26/0 sec, 0.25/1 sec, 0.39/0 sec, 0.38/0 sec, 0.48/1 sec, 0.52/0 sec, 0.42/1 sec, 0.33/0 sec )
[LOG] Nr of iterations: 311 (12, 17, 9, 8, 7, 9, 30, 31, 46, 9, 11, 12, 8, 7, 6, 6, 14, 17, 45, 7 )
[LOG] Total clause computation time: 1.27/1 sec (0.1/0.1 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 3.99/4 sec (0.07/0.07 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.23/0.23 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.33/0.33 sec, 0.28/0.28 sec, 0.45/0.45 sec, 0.47/0.47 sec, 0.3/0.3 sec, 0.28/0.28 sec )
[LOG] Total clause size reduction: 7538 --> 1028 (528 --> 37, 752 --> 60, 368 --> 12, 315 --> 11, 264 --> 11, 344 --> 21, 1218 --> 160, 1230 --> 172, 1800 --> 148, 312 --> 15, 37 --> 37, 40 --> 40, 12 --> 12, 11 --> 11, 11 --> 11, 11 --> 11, 50 --> 43, 75 --> 56, 148 --> 148, 12 --> 12 )
[LOG] Average clause size reduction: 24.2379 --> 3.30547 (44 --> 3.08333, 44.2353 --> 3.52941, 40.8889 --> 1.33333, 39.375 --> 1.375, 37.7143 --> 1.57143, 38.2222 --> 2.33333, 40.6 --> 5.33333, 39.6774 --> 5.54839, 39.1304 --> 3.21739, 34.6667 --> 1.66667, 3.36364 --> 3.36364, 3.33333 --> 3.33333, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 3.57143 --> 3.07143, 4.41176 --> 3.29412, 3.28889 --> 3.28889, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 5.76 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.99 sec (Real time) / 5.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.04 sec (Real time) / 1.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 490 8 30 1 442
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 19.06 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 390 new AND gates.
[LOG] Size before ABC: 707 AND gates.
[LOG] Size after ABC: 390 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.48/19 sec (0.03/0 sec, 0.09/0 sec, 0.41/1 sec, 0.22/0 sec, 0.17/0 sec, 0.27/0 sec, 0.3/1 sec, 0.4/0 sec, 0.7/1 sec, 1.85/1 sec, 2.01/2 sec, 1.44/2 sec, 0.72/1 sec, 0.68/0 sec, 0.98/1 sec, 1.05/1 sec, 0.82/1 sec, 0.91/1 sec, 0.88/1 sec, 0.86/1 sec, 0.64/1 sec, 0.97/0 sec, 0.85/1 sec, 1.23/2 sec )
[LOG] Nr of iterations: 463 (9, 19, 35, 7, 10, 6, 13, 12, 23, 72, 28, 25, 7, 8, 33, 6, 9, 5, 10, 11, 22, 44, 27, 22 )
[LOG] Total clause computation time: 2.86/2 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.15/0.15 sec, 0.49/0.49 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.36/0.36 sec, 0.18/0.18 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 15.25/15 sec (0.02/0.02 sec, 0.07/0.07 sec, 0.38/0.38 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.1/0.1 sec, 0.53/0.53 sec, 1.34/1.34 sec, 1.86/1.86 sec, 1.29/1.29 sec, 0.62/0.62 sec, 0.48/0.48 sec, 0.92/0.92 sec, 0.9/0.9 sec, 0.72/0.72 sec, 0.8/0.8 sec, 0.75/0.75 sec, 0.48/0.48 sec, 0.45/0.45 sec, 0.81/0.81 sec, 0.75/0.75 sec, 1.14/1.14 sec )
[LOG] Total clause size reduction: 12436 --> 1798 (432 --> 16, 954 --> 74, 1768 --> 90, 306 --> 12, 450 --> 17, 245 --> 9, 576 --> 26, 517 --> 44, 1012 --> 115, 3195 --> 488, 1188 --> 89, 1032 --> 111, 13 --> 13, 24 --> 24, 86 --> 85, 12 --> 11, 17 --> 17, 9 --> 9, 19 --> 18, 44 --> 44, 115 --> 107, 236 --> 193, 89 --> 89, 97 --> 97 )
[LOG] Average clause size reduction: 26.8596 --> 3.88337 (48 --> 1.77778, 50.2105 --> 3.89474, 50.5143 --> 2.57143, 43.7143 --> 1.71429, 45 --> 1.7, 40.8333 --> 1.5, 44.3077 --> 2, 43.0833 --> 3.66667, 44 --> 5, 44.375 --> 6.77778, 42.4286 --> 3.17857, 41.28 --> 4.44, 1.85714 --> 1.85714, 3 --> 3, 2.60606 --> 2.57576, 2 --> 1.83333, 1.88889 --> 1.88889, 1.8 --> 1.8, 1.9 --> 1.8, 4 --> 4, 5.22727 --> 4.86364, 5.36364 --> 4.38636, 3.2963 --> 3.2963, 4.40909 --> 4.40909 )
[LOG] Overall execution time: 19.06 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.37 sec (Real time) / 19.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.74 sec (Real time) / 1.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 728 9 33 1 674
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 38.4 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 643 new AND gates.
[LOG] Size before ABC: 1244 AND gates.
[LOG] Size after ABC: 643 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 37.53/37 sec (0.05/0 sec, 0.07/0 sec, 0.58/0 sec, 0.54/1 sec, 0.36/0 sec, 0.3/1 sec, 0.3/0 sec, 0.47/0 sec, 0.98/1 sec, 1.13/1 sec, 3.7/4 sec, 2.98/3 sec, 3.27/3 sec, 1.3/2 sec, 1.51/1 sec, 1.13/1 sec, 1.82/2 sec, 1.83/2 sec, 1.68/2 sec, 1.87/2 sec, 1.39/1 sec, 1.67/2 sec, 1.52/1 sec, 2.02/2 sec, 3.1/3 sec, 1.96/2 sec )
[LOG] Nr of iterations: 673 (8, 12, 37, 9, 9, 8, 8, 12, 14, 30, 84, 117, 19, 6, 9, 36, 7, 8, 7, 7, 6, 13, 29, 72, 90, 16 )
[LOG] Total clause computation time: 6.31/4 sec (0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.51/0.51 sec, 0.27/0.27 sec, 0.58/0.58 sec, 0.45/0.45 sec, 0.58/0.58 sec, 0.23/0.23 sec, 0.38/0.38 sec, 0.11/0.11 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.6/0.6 sec, 0.55/0.55 sec, 0.29/0.29 sec, 0.35/0.35 sec, 0.45/0.45 sec )
[LOG] Total clause minimization time: 30.61/33 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.51/0.51 sec, 0.48/0.48 sec, 0.33/0.33 sec, 0.26/0.26 sec, 0.25/0.25 sec, 0.42/0.42 sec, 0.44/0.44 sec, 0.83/0.83 sec, 3.09/3.09 sec, 2.49/2.49 sec, 2.63/2.63 sec, 1.05/1.05 sec, 1.12/1.12 sec, 1/1 sec, 1.6/1.6 sec, 1.69/1.69 sec, 1.52/1.52 sec, 1.7/1.7 sec, 1.2/1.2 sec, 1.05/1.05 sec, 0.95/0.95 sec, 1.71/1.71 sec, 2.73/2.73 sec, 1.49/1.49 sec )
[LOG] Total clause size reduction: 18926 --> 3048 (406 --> 20, 627 --> 38, 2016 --> 103, 440 --> 20, 432 --> 15, 371 --> 12, 364 --> 13, 561 --> 35, 650 --> 59, 1421 --> 173, 3984 --> 465, 5452 --> 770, 828 --> 81, 11 --> 11, 27 --> 27, 103 --> 103, 13 --> 13, 15 --> 15, 12 --> 12, 13 --> 13, 11 --> 11, 59 --> 59, 173 --> 166, 355 --> 292, 515 --> 455, 67 --> 67 )
[LOG] Average clause size reduction: 28.1218 --> 4.52897 (50.75 --> 2.5, 52.25 --> 3.16667, 54.4865 --> 2.78378, 48.8889 --> 2.22222, 48 --> 1.66667, 46.375 --> 1.5, 45.5 --> 1.625, 46.75 --> 2.91667, 46.4286 --> 4.21429, 47.3667 --> 5.76667, 47.4286 --> 5.53571, 46.5983 --> 6.5812, 43.5789 --> 4.26316, 1.83333 --> 1.83333, 3 --> 3, 2.86111 --> 2.86111, 1.85714 --> 1.85714, 1.875 --> 1.875, 1.71429 --> 1.71429, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 4.53846 --> 4.53846, 5.96552 --> 5.72414, 4.93056 --> 4.05556, 5.72222 --> 5.05556, 4.1875 --> 4.1875 )
[LOG] Overall execution time: 38.4 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.72 sec (Real time) / 38.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.69 sec (Real time) / 3.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1024 10 35 1 966
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 71.7 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 921 new AND gates.
[LOG] Size before ABC: 1826 AND gates.
[LOG] Size after ABC: 921 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 70.51/70 sec (0.05/0 sec, 0.17/0 sec, 0.85/1 sec, 0.51/0 sec, 0.56/1 sec, 0.49/0 sec, 0.51/1 sec, 0.48/0 sec, 1.05/1 sec, 0.54/1 sec, 1.68/2 sec, 4.51/4 sec, 4.64/5 sec, 6.49/6 sec, 2.28/2 sec, 2.65/3 sec, 3.27/3 sec, 3.12/4 sec, 3.92/3 sec, 3.61/4 sec, 3.6/4 sec, 3.6/3 sec, 2.56/3 sec, 3.17/3 sec, 3.02/3 sec, 3.82/4 sec, 3.57/3 sec, 5.79/6 sec )
[LOG] Nr of iterations: 899 (9, 30, 39, 14, 11, 8, 7, 9, 15, 6, 35, 173, 108, 29, 8, 17, 38, 10, 7, 6, 6, 5, 14, 5, 24, 134, 106, 26 )
[LOG] Total clause computation time: 11.91/9 sec (0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.51/0.51 sec, 0.01/0.01 sec, 0.45/0.45 sec, 1.31/1.31 sec, 1.1/1.1 sec, 1.18/1.18 sec, 0.27/0.27 sec, 0.64/0.64 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.36/0.36 sec, 0.2/0.2 sec, 0.32/0.32 sec, 0.27/0.27 sec, 0.51/0.51 sec, 0.41/0.41 sec, 1.35/1.35 sec, 0.65/0.65 sec, 0.8/0.8 sec, 1.03/1.03 sec )
[LOG] Total clause minimization time: 57.71/60 sec (0.03/0.03 sec, 0.12/0.12 sec, 0.71/0.71 sec, 0.48/0.48 sec, 0.51/0.51 sec, 0.44/0.44 sec, 0.48/0.48 sec, 0.45/0.45 sec, 0.5/0.5 sec, 0.49/0.49 sec, 1.19/1.19 sec, 3.16/3.16 sec, 3.5/3.5 sec, 5.26/5.26 sec, 1.99/1.99 sec, 1.99/1.99 sec, 3.07/3.07 sec, 2.86/2.86 sec, 3.53/3.53 sec, 3.38/3.38 sec, 3.25/3.25 sec, 3.31/3.31 sec, 2.02/2.02 sec, 2.74/2.74 sec, 1.64/1.64 sec, 3.14/3.14 sec, 2.74/2.74 sec, 4.73/4.73 sec )
[LOG] Total clause size reduction: 27341 --> 4459 (496 --> 15, 1769 --> 127, 2280 --> 104, 767 --> 39, 580 --> 34, 399 --> 16, 336 --> 11, 440 --> 21, 756 --> 74, 265 --> 9, 1768 --> 235, 8772 --> 1135, 5350 --> 690, 1372 --> 123, 15 --> 15, 57 --> 57, 104 --> 102, 19 --> 19, 13 --> 13, 11 --> 11, 11 --> 11, 8 --> 8, 74 --> 74, 9 --> 9, 144 --> 144, 741 --> 655, 676 --> 599, 109 --> 109 )
[LOG] Average clause size reduction: 30.4127 --> 4.95996 (55.1111 --> 1.66667, 58.9667 --> 4.23333, 58.4615 --> 2.66667, 54.7857 --> 2.78571, 52.7273 --> 3.09091, 49.875 --> 2, 48 --> 1.57143, 48.8889 --> 2.33333, 50.4 --> 4.93333, 44.1667 --> 1.5, 50.5143 --> 6.71429, 50.7052 --> 6.56069, 49.537 --> 6.38889, 47.3103 --> 4.24138, 1.875 --> 1.875, 3.35294 --> 3.35294, 2.73684 --> 2.68421, 1.9 --> 1.9, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 1.6 --> 1.6, 5.28571 --> 5.28571, 1.8 --> 1.8, 6 --> 6, 5.52985 --> 4.88806, 6.37736 --> 5.65094, 4.19231 --> 4.19231 )
[LOG] Overall execution time: 71.7 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 72.07 sec (Real time) / 71.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.98 sec (Real time) / 5.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1344 11 37 1 1282
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 204.34 sec CPU time.
[LOG] Relation determinization time: 205 sec real time.
[LOG] Final circuit size: 748 new AND gates.
[LOG] Size before ABC: 1421 AND gates.
[LOG] Size after ABC: 748 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 200.87/200 sec (0.13/0 sec, 0.34/1 sec, 4.62/4 sec, 2.17/2 sec, 2.06/3 sec, 1.92/1 sec, 1.55/2 sec, 2.34/2 sec, 5.26/6 sec, 2.26/2 sec, 6.65/7 sec, 2.32/2 sec, 8.66/9 sec, 15.91/15 sec, 12.29/12 sec, 6.72/7 sec, 7.7/7 sec, 7.66/8 sec, 8.51/8 sec, 10.13/11 sec, 11.18/11 sec, 7.63/7 sec, 10.75/11 sec, 8.4/9 sec, 8.1/8 sec, 7.21/7 sec, 12.44/12 sec, 10.17/10 sec, 7.79/8 sec, 8/8 sec )
[LOG] Nr of iterations: 805 (8, 23, 44, 9, 12, 6, 7, 6, 20, 6, 37, 6, 117, 95, 59, 5, 14, 37, 8, 8, 5, 5, 5, 19, 5, 26, 5, 84, 74, 50 )
[LOG] Total clause computation time: 23.98/19 sec (0.02/0.02 sec, 0.07/0.07 sec, 0.17/0.17 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 2.33/2.33 sec, 0.01/0.01 sec, 1.4/1.4 sec, 0.06/0.06 sec, 1.85/1.85 sec, 1.9/1.9 sec, 0.96/0.96 sec, 1.34/1.34 sec, 1.75/1.75 sec, 0.39/0.39 sec, 0.62/0.62 sec, 0.76/0.76 sec, 0.78/0.78 sec, 0.83/0.83 sec, 0.68/0.68 sec, 1.46/1.46 sec, 0.49/0.49 sec, 2.72/2.72 sec, 0.92/0.92 sec, 0.86/0.86 sec, 0.92/0.92 sec, 0.53/0.53 sec )
[LOG] Total clause minimization time: 174.89/178 sec (0.04/0.04 sec, 0.19/0.19 sec, 4.37/4.37 sec, 2.06/2.06 sec, 1.94/1.94 sec, 1.8/1.8 sec, 1.46/1.46 sec, 2.24/2.24 sec, 2.86/2.86 sec, 2.18/2.18 sec, 5.17/5.17 sec, 2.18/2.18 sec, 6.73/6.73 sec, 13.93/13.93 sec, 11.25/11.25 sec, 5.33/5.33 sec, 5.89/5.89 sec, 7.22/7.22 sec, 7.84/7.84 sec, 9.31/9.31 sec, 10.35/10.35 sec, 6.74/6.74 sec, 10.01/10.01 sec, 6.88/6.88 sec, 7.55/7.55 sec, 4.43/4.43 sec, 11.46/11.46 sec, 9.25/9.25 sec, 6.81/6.81 sec, 7.42/7.42 sec )
[LOG] Total clause size reduction: 26708 --> 3793 (469 --> 21, 1452 --> 91, 2795 --> 128, 512 --> 13, 693 --> 38, 310 --> 8, 366 --> 15, 300 --> 8, 1121 --> 123, 290 --> 7, 2052 --> 278, 280 --> 9, 6380 --> 693, 5076 --> 660, 3074 --> 280, 9 --> 9, 45 --> 45, 98 --> 98, 13 --> 13, 13 --> 13, 8 --> 8, 7 --> 7, 8 --> 8, 123 --> 123, 7 --> 7, 178 --> 170, 9 --> 9, 403 --> 368, 398 --> 324, 219 --> 219 )
[LOG] Average clause size reduction: 33.1776 --> 4.7118 (58.625 --> 2.625, 63.1304 --> 3.95652, 63.5227 --> 2.90909, 56.8889 --> 1.44444, 57.75 --> 3.16667, 51.6667 --> 1.33333, 52.2857 --> 2.14286, 50 --> 1.33333, 56.05 --> 6.15, 48.3333 --> 1.16667, 55.4595 --> 7.51351, 46.6667 --> 1.5, 54.5299 --> 5.92308, 53.4316 --> 6.94737, 52.1017 --> 4.74576, 1.8 --> 1.8, 3.21429 --> 3.21429, 2.64865 --> 2.64865, 1.625 --> 1.625, 1.625 --> 1.625, 1.6 --> 1.6, 1.4 --> 1.4, 1.6 --> 1.6, 6.47368 --> 6.47368, 1.4 --> 1.4, 6.84615 --> 6.53846, 1.8 --> 1.8, 4.79762 --> 4.38095, 5.37838 --> 4.37838, 4.38 --> 4.38 )
[LOG] Overall execution time: 204.34 sec CPU time.
[LOG] Overall execution time: 205 sec real time.
Synthesis time: 204.67 sec (Real time) / 203.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.09 sec (Real time) / 5.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1221 12 40 1 1154
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 130.83 sec CPU time.
[LOG] Relation determinization time: 131 sec real time.
[LOG] Final circuit size: 1318 new AND gates.
[LOG] Size before ABC: 2656 AND gates.
[LOG] Size after ABC: 1318 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 129.03/129 sec (0.11/0 sec, 0.31/0 sec, 0.85/1 sec, 0.83/1 sec, 0.98/1 sec, 0.6/0 sec, 1.01/1 sec, 0.63/1 sec, 1.73/2 sec, 0.8/1 sec, 2.45/2 sec, 0.95/1 sec, 0.7/1 sec, 10.88/11 sec, 10.2/10 sec, 10.9/11 sec, 7.29/7 sec, 4.02/4 sec, 4.29/4 sec, 5.83/6 sec, 6.15/6 sec, 3.8/4 sec, 4.88/5 sec, 4.94/5 sec, 5.69/6 sec, 4.21/4 sec, 4.03/4 sec, 3.72/4 sec, 4.42/4 sec, 3.72/4 sec, 4.32/4 sec, 3.63/4 sec, 4.9/5 sec, 5.26/5 sec )
[LOG] Nr of iterations: 1171 (7, 37, 36, 16, 9, 7, 8, 7, 20, 8, 47, 14, 8, 203, 94, 72, 32, 6, 32, 33, 9, 8, 6, 7, 6, 19, 7, 45, 10, 7, 194, 65, 61, 31 )
[LOG] Total clause computation time: 18.33/17 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 1.05/1.05 sec, 0.03/0.03 sec, 0.55/0.55 sec, 0.08/0.08 sec, 0.05/0.05 sec, 3.31/3.31 sec, 1.14/1.14 sec, 1.53/1.53 sec, 0.2/0.2 sec, 0.3/0.3 sec, 1.18/1.18 sec, 0.24/0.24 sec, 0.29/0.29 sec, 0.44/0.44 sec, 0.51/0.51 sec, 0.31/0.31 sec, 0.52/0.52 sec, 1.85/1.85 sec, 0.39/0.39 sec, 0.96/0.96 sec, 0.29/0.29 sec, 0.36/0.36 sec, 1.07/1.07 sec, 0.57/0.57 sec, 0.73/0.73 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 109.38/112 sec (0.06/0.06 sec, 0.23/0.23 sec, 0.73/0.73 sec, 0.77/0.77 sec, 0.93/0.93 sec, 0.52/0.52 sec, 0.93/0.93 sec, 0.57/0.57 sec, 0.63/0.63 sec, 0.73/0.73 sec, 1.86/1.86 sec, 0.82/0.82 sec, 0.6/0.6 sec, 7.53/7.53 sec, 9.01/9.01 sec, 9.31/9.31 sec, 7.01/7.01 sec, 3.7/3.7 sec, 3.08/3.08 sec, 5.56/5.56 sec, 5.83/5.83 sec, 3.34/3.34 sec, 4.33/4.33 sec, 4.6/4.6 sec, 5.13/5.13 sec, 2.32/2.32 sec, 3.6/3.6 sec, 2.73/2.73 sec, 4.09/4.09 sec, 3.33/3.33 sec, 3.22/3.22 sec, 3.04/3.04 sec, 4.14/4.14 sec, 5.1/5.1 sec )
[LOG] Total clause size reduction: 40856 --> 6519 (438 --> 10, 2592 --> 197, 2485 --> 111, 1050 --> 65, 552 --> 15, 408 --> 11, 469 --> 13, 396 --> 11, 1235 --> 130, 448 --> 12, 2898 --> 431, 806 --> 31, 427 --> 13, 12120 --> 1702, 5487 --> 675, 4118 --> 324, 1767 --> 112, 10 --> 10, 163 --> 163, 101 --> 99, 18 --> 15, 15 --> 14, 11 --> 10, 13 --> 12, 11 --> 10, 130 --> 130, 12 --> 12, 416 --> 387, 19 --> 19, 13 --> 10, 1566 --> 1149, 304 --> 264, 246 --> 240, 112 --> 112 )
[LOG] Average clause size reduction: 34.8898 --> 5.56704 (62.5714 --> 1.42857, 70.0541 --> 5.32432, 69.0278 --> 3.08333, 65.625 --> 4.0625, 61.3333 --> 1.66667, 58.2857 --> 1.57143, 58.625 --> 1.625, 56.5714 --> 1.57143, 61.75 --> 6.5, 56 --> 1.5, 61.6596 --> 9.17021, 57.5714 --> 2.21429, 53.375 --> 1.625, 59.7044 --> 8.38424, 58.3723 --> 7.18085, 57.1944 --> 4.5, 55.2188 --> 3.5, 1.66667 --> 1.66667, 5.09375 --> 5.09375, 3.06061 --> 3, 2 --> 1.66667, 1.875 --> 1.75, 1.83333 --> 1.66667, 1.85714 --> 1.71429, 1.83333 --> 1.66667, 6.84211 --> 6.84211, 1.71429 --> 1.71429, 9.24444 --> 8.6, 1.9 --> 1.9, 1.85714 --> 1.42857, 8.07216 --> 5.92268, 4.67692 --> 4.06154, 4.03279 --> 3.93443, 3.6129 --> 3.6129 )
[LOG] Overall execution time: 130.83 sec CPU time.
[LOG] Overall execution time: 131 sec real time.
Synthesis time: 131.27 sec (Real time) / 131.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.00 sec (Real time) / 12.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1854 13 43 1 1781
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 176.75 sec CPU time.
[LOG] Relation determinization time: 177 sec real time.
[LOG] Final circuit size: 1379 new AND gates.
[LOG] Size before ABC: 2642 AND gates.
[LOG] Size after ABC: 1379 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 174.43/175 sec (0.11/0 sec, 0.34/1 sec, 1.1/1 sec, 0.84/1 sec, 0.7/0 sec, 0.61/1 sec, 0.66/1 sec, 0.81/0 sec, 1.86/2 sec, 1.01/1 sec, 4.63/5 sec, 1.25/1 sec, 1.05/1 sec, 0.77/1 sec, 16.19/16 sec, 10.81/11 sec, 12.32/12 sec, 15/15 sec, 4.3/5 sec, 4.28/4 sec, 6.19/6 sec, 5.34/5 sec, 5.71/6 sec, 7.04/7 sec, 6.2/6 sec, 6.09/7 sec, 4.39/4 sec, 7.6/8 sec, 5.26/5 sec, 6.34/6 sec, 6.54/7 sec, 6.8/7 sec, 6.34/6 sec, 5.58/5 sec, 4.08/5 sec, 6.29/6 sec )
[LOG] Nr of iterations: 1339 (7, 30, 40, 15, 18, 14, 13, 9, 18, 9, 42, 15, 9, 12, 240, 139, 68, 53, 6, 17, 39, 14, 12, 13, 12, 8, 17, 7, 39, 8, 7, 8, 159, 116, 59, 47 )
[LOG] Total clause computation time: 25.68/28 sec (0.02/0.02 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 1.09/1.09 sec, 0.04/0.04 sec, 1.11/1.11 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.07/0.07 sec, 3.34/3.34 sec, 4.88/4.88 sec, 0.74/0.74 sec, 1.09/1.09 sec, 0.56/0.56 sec, 0.91/0.91 sec, 0.31/0.31 sec, 0.36/0.36 sec, 0.54/0.54 sec, 0.51/0.51 sec, 0.65/0.65 sec, 0.47/0.47 sec, 1.45/1.45 sec, 0.37/0.37 sec, 1.89/1.89 sec, 0.44/0.44 sec, 0.76/0.76 sec, 0.39/0.39 sec, 0.5/0.5 sec, 1.18/1.18 sec, 0.33/0.33 sec, 1.04/1.04 sec )
[LOG] Total clause minimization time: 147.15/146 sec (0.06/0.06 sec, 0.24/0.24 sec, 0.88/0.88 sec, 0.66/0.66 sec, 0.63/0.63 sec, 0.52/0.52 sec, 0.57/0.57 sec, 0.73/0.73 sec, 0.73/0.73 sec, 0.92/0.92 sec, 3.48/3.48 sec, 1.1/1.1 sec, 0.96/0.96 sec, 0.65/0.65 sec, 12.79/12.79 sec, 5.87/5.87 sec, 11.52/11.52 sec, 13.83/13.83 sec, 3.71/3.71 sec, 3.33/3.33 sec, 5.84/5.84 sec, 4.94/4.94 sec, 5.13/5.13 sec, 6.49/6.49 sec, 5.52/5.52 sec, 5.59/5.59 sec, 2.9/2.9 sec, 7.19/7.19 sec, 3.33/3.33 sec, 5.87/5.87 sec, 5.75/5.75 sec, 6.37/6.37 sec, 5.78/5.78 sec, 4.35/4.35 sec, 3.71/3.71 sec, 5.21/5.21 sec )
[LOG] Total clause size reduction: 50645 --> 7038 (462 --> 10, 2204 --> 161, 2925 --> 110, 1036 --> 27, 1241 --> 56, 936 --> 26, 852 --> 22, 560 --> 15, 1173 --> 139, 544 --> 16, 2747 --> 368, 924 --> 34, 520 --> 16, 704 --> 25, 15057 --> 1648, 8556 --> 1134, 4087 --> 341, 3120 --> 248, 10 --> 10, 64 --> 64, 110 --> 109, 27 --> 26, 23 --> 21, 26 --> 25, 22 --> 20, 15 --> 15, 139 --> 139, 13 --> 12, 338 --> 312, 15 --> 15, 13 --> 11, 15 --> 14, 875 --> 686, 828 --> 699, 263 --> 263, 201 --> 201 )
[LOG] Average clause size reduction: 37.823 --> 5.25616 (66 --> 1.42857, 73.4667 --> 5.36667, 73.125 --> 2.75, 69.0667 --> 1.8, 68.9444 --> 3.11111, 66.8571 --> 1.85714, 65.5385 --> 1.69231, 62.2222 --> 1.66667, 65.1667 --> 7.72222, 60.4444 --> 1.77778, 65.4048 --> 8.7619, 61.6 --> 2.26667, 57.7778 --> 1.77778, 58.6667 --> 2.08333, 62.7375 --> 6.86667, 61.554 --> 8.15827, 60.1029 --> 5.01471, 58.8679 --> 4.67925, 1.66667 --> 1.66667, 3.76471 --> 3.76471, 2.82051 --> 2.79487, 1.92857 --> 1.85714, 1.91667 --> 1.75, 2 --> 1.92308, 1.83333 --> 1.66667, 1.875 --> 1.875, 8.17647 --> 8.17647, 1.85714 --> 1.71429, 8.66667 --> 8, 1.875 --> 1.875, 1.85714 --> 1.57143, 1.875 --> 1.75, 5.50314 --> 4.31447, 7.13793 --> 6.02586, 4.45763 --> 4.45763, 4.2766 --> 4.2766 )
[LOG] Overall execution time: 176.75 sec CPU time.
[LOG] Overall execution time: 177 sec real time.
Synthesis time: 177.17 sec (Real time) / 176.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.19 sec (Real time) / 8.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1950 14 45 1 1873
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 200.47 sec CPU time.
[LOG] Relation determinization time: 201 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1855 AND gates.
[LOG] Size after ABC: 935 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 197.63/198 sec (3.01/3 sec, 5.38/5 sec, 0.19/1 sec, 1.62/1 sec, 3.28/3 sec, 1.63/2 sec, 1.78/2 sec, 1.99/2 sec, 1.14/1 sec, 1.85/2 sec, 1.98/2 sec, 1.46/1 sec, 1.38/2 sec, 2.38/2 sec, 1.69/2 sec, 1.97/2 sec, 3.54/3 sec, 15.86/16 sec, 10.76/11 sec, 9.53/9 sec, 5.82/6 sec, 5.19/5 sec, 5.02/6 sec, 5.6/5 sec, 9.09/9 sec, 7.69/8 sec, 6.05/6 sec, 6.54/7 sec, 6.56/6 sec, 7.52/8 sec, 7.05/7 sec, 5.8/5 sec, 7.4/8 sec, 8.1/8 sec, 6.51/6 sec, 7.6/8 sec, 9.23/9 sec, 8.44/9 sec )
[LOG] Nr of iterations: 857 (16, 10, 8, 22, 32, 9, 10, 12, 8, 14, 13, 23, 9, 27, 15, 20, 127, 51, 32, 10, 8, 6, 21, 31, 8, 9, 10, 7, 11, 9, 16, 8, 19, 12, 14, 119, 50, 31 )
[LOG] Total clause computation time: 38.93/34 sec (2.87/2.87 sec, 1.62/1.62 sec, 0.05/0.05 sec, 0.62/0.62 sec, 0.56/0.56 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.35/0.35 sec, 2.95/2.95 sec, 2.29/2.29 sec, 5.51/5.51 sec, 5.05/5.05 sec, 0.25/0.25 sec, 1.56/1.56 sec, 1.67/1.67 sec, 0.63/0.63 sec, 0.37/0.37 sec, 0.43/0.43 sec, 0.34/0.34 sec, 0.19/0.19 sec, 0.44/0.44 sec, 0.44/0.44 sec, 0.4/0.4 sec, 0.18/0.18 sec, 0.63/0.63 sec, 0.65/0.65 sec, 0.92/0.92 sec, 3.64/3.64 sec, 2.98/2.98 sec )
[LOG] Total clause minimization time: 156.8/161 sec (0.1/0.1 sec, 3.7/3.7 sec, 0.09/0.09 sec, 0.95/0.95 sec, 2.66/2.66 sec, 1.52/1.52 sec, 1.67/1.67 sec, 1.81/1.81 sec, 1.04/1.04 sec, 1.66/1.66 sec, 1.75/1.75 sec, 1.24/1.24 sec, 1.23/1.23 sec, 2.19/2.19 sec, 1.44/1.44 sec, 1.67/1.67 sec, 3.12/3.12 sec, 12.84/12.84 sec, 8.39/8.39 sec, 3.98/3.98 sec, 0.73/0.73 sec, 4.9/4.9 sec, 3.42/3.42 sec, 3.9/3.9 sec, 8.42/8.42 sec, 7.29/7.29 sec, 5.58/5.58 sec, 6.16/6.16 sec, 6.33/6.33 sec, 7.05/7.05 sec, 6.57/6.57 sec, 5.36/5.36 sec, 7.18/7.18 sec, 7.43/7.43 sec, 5.82/5.82 sec, 6.64/6.64 sec, 5.55/5.55 sec, 5.42/5.42 sec )
[LOG] Total clause size reduction: 32193 --> 4047 (1215 --> 51, 720 --> 19, 553 --> 23, 1638 --> 199, 2387 --> 279, 608 --> 13, 675 --> 15, 814 --> 21, 511 --> 11, 936 --> 44, 852 --> 50, 1540 --> 100, 552 --> 16, 1768 --> 135, 938 --> 57, 1254 --> 85, 8190 --> 691, 3200 --> 256, 1953 --> 127, 28 --> 28, 16 --> 16, 11 --> 11, 199 --> 199, 279 --> 279, 13 --> 13, 15 --> 15, 18 --> 18, 11 --> 11, 26 --> 26, 22 --> 22, 50 --> 48, 16 --> 16, 78 --> 69, 41 --> 41, 46 --> 40, 637 --> 637, 256 --> 239, 127 --> 127 )
[LOG] Average clause size reduction: 37.5648 --> 4.72229 (75.9375 --> 3.1875, 72 --> 1.9, 69.125 --> 2.875, 74.4545 --> 9.04545, 74.5938 --> 8.71875, 67.5556 --> 1.44444, 67.5 --> 1.5, 67.8333 --> 1.75, 63.875 --> 1.375, 66.8571 --> 3.14286, 65.5385 --> 3.84615, 66.9565 --> 4.34783, 61.3333 --> 1.77778, 65.4815 --> 5, 62.5333 --> 3.8, 62.7 --> 4.25, 64.4882 --> 5.44094, 62.7451 --> 5.01961, 61.0312 --> 3.96875, 2.8 --> 2.8, 2 --> 2, 1.83333 --> 1.83333, 9.47619 --> 9.47619, 9 --> 9, 1.625 --> 1.625, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.57143 --> 1.57143, 2.36364 --> 2.36364, 2.44444 --> 2.44444, 3.125 --> 3, 2 --> 2, 4.10526 --> 3.63158, 3.41667 --> 3.41667, 3.28571 --> 2.85714, 5.35294 --> 5.35294, 5.12 --> 4.78, 4.09677 --> 4.09677 )
[LOG] Overall execution time: 200.48 sec CPU time.
[LOG] Overall execution time: 201 sec real time.
Synthesis time: 200.86 sec (Real time) / 200.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.67 sec (Real time) / 7.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1547 15 47 1 1466
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 170.6 sec CPU time.
[LOG] Relation determinization time: 171 sec real time.
[LOG] Final circuit size: 1169 new AND gates.
[LOG] Size before ABC: 2332 AND gates.
[LOG] Size after ABC: 1169 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 168.23/169 sec (0.28/1 sec, 5.22/5 sec, 0.13/0 sec, 1.38/1 sec, 3.16/4 sec, 0.66/0 sec, 1.14/1 sec, 0.7/1 sec, 1.36/2 sec, 0.85/0 sec, 1/1 sec, 1.19/2 sec, 1.18/1 sec, 1.66/1 sec, 1.05/2 sec, 1.45/1 sec, 3.57/4 sec, 1.56/1 sec, 11.09/11 sec, 11.66/12 sec, 6.86/7 sec, 6.02/6 sec, 5.91/6 sec, 4.5/4 sec, 5.04/5 sec, 4.73/5 sec, 5.87/6 sec, 5.31/5 sec, 7.25/7 sec, 7.85/8 sec, 6.21/6 sec, 6.34/7 sec, 5.93/6 sec, 6.07/6 sec, 6.38/6 sec, 5.8/6 sec, 3.87/4 sec, 5.23/5 sec, 6.57/7 sec, 6.2/6 sec )
[LOG] Nr of iterations: 1171 (15, 11, 7, 19, 25, 9, 13, 17, 14, 15, 19, 16, 12, 19, 17, 14, 290, 28, 59, 36, 10, 8, 6, 18, 23, 8, 11, 15, 12, 12, 13, 12, 11, 15, 14, 12, 214, 26, 45, 31 )
[LOG] Total clause computation time: 28.27/29 sec (0.05/0.05 sec, 0.99/0.99 sec, 0.04/0.04 sec, 0.55/0.55 sec, 0.26/0.26 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.19/0.19 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.24/0.24 sec, 0.12/0.12 sec, 0.31/0.31 sec, 0.53/0.53 sec, 0.21/0.21 sec, 1.62/1.62 sec, 2.13/2.13 sec, 2.38/2.38 sec, 5.26/5.26 sec, 0.33/0.33 sec, 1.26/1.26 sec, 2.76/2.76 sec, 0.44/0.44 sec, 0.43/0.43 sec, 0.26/0.26 sec, 0.61/0.61 sec, 0.37/0.37 sec, 0.41/0.41 sec, 0.3/0.3 sec, 0.55/0.55 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.34/0.34 sec, 0.8/0.8 sec, 0.42/0.42 sec, 1.47/1.47 sec, 1.26/1.26 sec )
[LOG] Total clause minimization time: 138.21/136 sec (0.2/0.2 sec, 4.19/4.19 sec, 0.04/0.04 sec, 0.79/0.79 sec, 2.85/2.85 sec, 0.54/0.54 sec, 0.98/0.98 sec, 0.6/0.6 sec, 1.13/1.13 sec, 0.59/0.59 sec, 0.74/0.74 sec, 1/1 sec, 1.04/1.04 sec, 1.37/1.37 sec, 0.87/0.87 sec, 1.1/1.1 sec, 2.97/2.97 sec, 1.29/1.29 sec, 9.41/9.41 sec, 9.46/9.46 sec, 4.45/4.45 sec, 0.72/0.72 sec, 5.54/5.54 sec, 3.2/3.2 sec, 2.24/2.24 sec, 4.26/4.26 sec, 5.4/5.4 sec, 5.02/5.02 sec, 6.6/6.6 sec, 7.44/7.44 sec, 5.76/5.76 sec, 6/6 sec, 5.34/5.34 sec, 5.79/5.79 sec, 6.08/6.08 sec, 5.43/5.43 sec, 3.02/3.02 sec, 4.78/4.78 sec, 5.07/5.07 sec, 4.91/4.91 sec )
[LOG] Total clause size reduction: 47951 --> 5863 (1190 --> 47, 840 --> 22, 498 --> 10, 1476 --> 177, 1944 --> 238, 640 --> 14, 948 --> 22, 1248 --> 30, 1001 --> 24, 1064 --> 44, 1350 --> 78, 1110 --> 58, 803 --> 23, 1296 --> 61, 1136 --> 62, 910 --> 45, 19941 --> 1954, 1836 --> 78, 3886 --> 356, 2310 --> 188, 29 --> 28, 16 --> 16, 10 --> 10, 177 --> 177, 223 --> 223, 14 --> 14, 19 --> 19, 27 --> 27, 21 --> 21, 29 --> 29, 37 --> 35, 35 --> 32, 23 --> 23, 40 --> 39, 44 --> 42, 38 --> 37, 1271 --> 1119, 74 --> 74, 245 --> 215, 152 --> 152 )
[LOG] Average clause size reduction: 40.9488 --> 5.00683 (79.3333 --> 3.13333, 76.3636 --> 2, 71.1429 --> 1.42857, 77.6842 --> 9.31579, 77.76 --> 9.52, 71.1111 --> 1.55556, 72.9231 --> 1.69231, 73.4118 --> 1.76471, 71.5 --> 1.71429, 70.9333 --> 2.93333, 71.0526 --> 4.10526, 69.375 --> 3.625, 66.9167 --> 1.91667, 68.2105 --> 3.21053, 66.8235 --> 3.64706, 65 --> 3.21429, 68.7621 --> 6.73793, 65.5714 --> 2.78571, 65.8644 --> 6.0339, 64.1667 --> 5.22222, 2.9 --> 2.8, 2 --> 2, 1.66667 --> 1.66667, 9.83333 --> 9.83333, 9.69565 --> 9.69565, 1.75 --> 1.75, 1.72727 --> 1.72727, 1.8 --> 1.8, 1.75 --> 1.75, 2.41667 --> 2.41667, 2.84615 --> 2.69231, 2.91667 --> 2.66667, 2.09091 --> 2.09091, 2.66667 --> 2.6, 3.14286 --> 3, 3.16667 --> 3.08333, 5.93925 --> 5.22897, 2.84615 --> 2.84615, 5.44444 --> 4.77778, 4.90323 --> 4.90323 )
[LOG] Overall execution time: 170.6 sec CPU time.
[LOG] Overall execution time: 171 sec real time.
Synthesis time: 171.02 sec (Real time) / 170.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.80 sec (Real time) / 11.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1815 16 49 1 1730
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 370.07 sec CPU time.
[LOG] Relation determinization time: 370 sec real time.
[LOG] Final circuit size: 906 new AND gates.
[LOG] Size before ABC: 1793 AND gates.
[LOG] Size after ABC: 906 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 366.45/367 sec (0.36/0 sec, 0.42/1 sec, 0.22/0 sec, 3.91/4 sec, 4.89/5 sec, 2.02/2 sec, 1.52/1 sec, 1.26/2 sec, 1.44/1 sec, 1.85/2 sec, 1.75/2 sec, 1.94/2 sec, 2.21/2 sec, 2.44/2 sec, 2/2 sec, 2.99/3 sec, 8.8/9 sec, 4.03/4 sec, 6.43/7 sec, 27.19/27 sec, 27.05/27 sec, 16.19/16 sec, 14.49/15 sec, 10.28/10 sec, 6.51/6 sec, 7.91/8 sec, 11.78/12 sec, 9.59/10 sec, 14.05/14 sec, 14.02/14 sec, 15.13/15 sec, 12.83/13 sec, 12.3/12 sec, 13.58/14 sec, 13.1/13 sec, 13.84/14 sec, 13.42/13 sec, 9.52/10 sec, 16.4/16 sec, 10.01/10 sec, 14.07/14 sec, 12.71/13 sec )
[LOG] Nr of iterations: 1313 (20, 17, 10, 28, 33, 11, 11, 15, 13, 26, 22, 19, 13, 22, 14, 24, 380, 37, 39, 60, 31, 18, 13, 9, 27, 24, 10, 10, 10, 11, 20, 18, 13, 10, 15, 12, 11, 86, 36, 35, 50, 30 )
[LOG] Total clause computation time: 50.91/53 sec (0.11/0.11 sec, 0.13/0.13 sec, 0.05/0.05 sec, 1.25/1.25 sec, 0.81/0.81 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.33/0.33 sec, 0.18/0.18 sec, 0.32/0.32 sec, 0.28/0.28 sec, 0.3/0.3 sec, 2.29/2.29 sec, 0.39/0.39 sec, 0.28/0.28 sec, 4.09/4.09 sec, 3.03/3.03 sec, 5.29/5.29 sec, 5.26/5.26 sec, 0.97/0.97 sec, 1.53/1.53 sec, 3.81/3.81 sec, 0.73/0.73 sec, 0.61/0.61 sec, 0.99/0.99 sec, 1/1 sec, 0.94/0.94 sec, 0.41/0.41 sec, 0.5/0.5 sec, 0.74/0.74 sec, 0.81/0.81 sec, 0.79/0.79 sec, 0.7/0.7 sec, 1.1/1.1 sec, 0.64/0.64 sec, 0.67/0.67 sec, 5.16/5.16 sec, 3.68/3.68 sec )
[LOG] Total clause minimization time: 312.96/312 sec (0.19/0.19 sec, 0.23/0.23 sec, 0.11/0.11 sec, 2.6/2.6 sec, 4.02/4.02 sec, 1.86/1.86 sec, 1.33/1.33 sec, 1.14/1.14 sec, 1.34/1.34 sec, 1.51/1.51 sec, 1.52/1.52 sec, 1.54/1.54 sec, 1.96/1.96 sec, 2.05/2.05 sec, 1.65/1.65 sec, 2.61/2.61 sec, 6.43/6.43 sec, 3.55/3.55 sec, 6.07/6.07 sec, 23/23 sec, 23.94/23.94 sec, 10.86/10.86 sec, 9.19/9.19 sec, 9.25/9.25 sec, 4.92/4.92 sec, 4.04/4.04 sec, 11.01/11.01 sec, 8.93/8.93 sec, 13/13 sec, 12.97/12.97 sec, 14.14/14.14 sec, 12.37/12.37 sec, 11.74/11.74 sec, 12.78/12.78 sec, 12.24/12.24 sec, 12.99/12.99 sec, 12.67/12.67 sec, 8.37/8.37 sec, 15.71/15.71 sec, 9.29/9.29 sec, 8.87/8.87 sec, 8.97/8.97 sec )
[LOG] Total clause size reduction: 64072 --> 7441 (1691 --> 61, 1408 --> 40, 783 --> 15, 2322 --> 253, 2720 --> 388, 840 --> 16, 830 --> 18, 1148 --> 32, 972 --> 22, 2000 --> 92, 1659 --> 75, 1404 --> 78, 924 --> 27, 1596 --> 96, 975 --> 42, 1702 --> 103, 27667 --> 3566, 2592 --> 111, 2698 --> 147, 4130 --> 333, 2070 --> 133, 56 --> 56, 28 --> 28, 15 --> 15, 253 --> 253, 258 --> 257, 16 --> 16, 18 --> 18, 17 --> 17, 19 --> 19, 54 --> 51, 52 --> 50, 37 --> 36, 20 --> 20, 49 --> 47, 33 --> 32, 23 --> 23, 379 --> 267, 111 --> 111, 121 --> 120, 249 --> 224, 133 --> 133 )
[LOG] Average clause size reduction: 48.7982 --> 5.66717 (84.55 --> 3.05, 82.8235 --> 2.35294, 78.3 --> 1.5, 82.9286 --> 9.03571, 82.4242 --> 11.7576, 76.3636 --> 1.45455, 75.4545 --> 1.63636, 76.5333 --> 2.13333, 74.7692 --> 1.69231, 76.9231 --> 3.53846, 75.4091 --> 3.40909, 73.8947 --> 4.10526, 71.0769 --> 2.07692, 72.5455 --> 4.36364, 69.6429 --> 3, 70.9167 --> 4.29167, 72.8079 --> 9.38421, 70.0541 --> 3, 69.1795 --> 3.76923, 68.8333 --> 5.55, 66.7742 --> 4.29032, 3.11111 --> 3.11111, 2.15385 --> 2.15385, 1.66667 --> 1.66667, 9.37037 --> 9.37037, 10.75 --> 10.7083, 1.6 --> 1.6, 1.8 --> 1.8, 1.7 --> 1.7, 1.72727 --> 1.72727, 2.7 --> 2.55, 2.88889 --> 2.77778, 2.84615 --> 2.76923, 2 --> 2, 3.26667 --> 3.13333, 2.75 --> 2.66667, 2.09091 --> 2.09091, 4.40698 --> 3.10465, 3.08333 --> 3.08333, 3.45714 --> 3.42857, 4.98 --> 4.48, 4.43333 --> 4.43333 )
[LOG] Overall execution time: 370.08 sec CPU time.
[LOG] Overall execution time: 370 sec real time.
Synthesis time: 370.45 sec (Real time) / 369.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.91 sec (Real time) / 8.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1597 17 51 1 1508
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 451.14 sec CPU time.
[LOG] Relation determinization time: 451 sec real time.
[LOG] Final circuit size: 1304 new AND gates.
[LOG] Size before ABC: 2541 AND gates.
[LOG] Size after ABC: 1304 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 446.8/448 sec (0.5/1 sec, 0.55/1 sec, 0.25/0 sec, 5.64/5 sec, 5.36/6 sec, 1.85/2 sec, 2.28/2 sec, 1.53/2 sec, 1.81/1 sec, 2.54/3 sec, 2.95/3 sec, 2.97/3 sec, 2.91/3 sec, 2.57/2 sec, 2.55/3 sec, 2.77/3 sec, 6.88/7 sec, 4.52/4 sec, 6.26/6 sec, 4.14/5 sec, 26.18/26 sec, 38.47/38 sec, 18.75/19 sec, 17.77/18 sec, 12.62/12 sec, 10.35/11 sec, 10.01/10 sec, 17.9/18 sec, 14.24/14 sec, 19.79/20 sec, 15.87/16 sec, 12.56/12 sec, 16.41/17 sec, 15.43/15 sec, 19.81/20 sec, 13.54/13 sec, 13.57/14 sec, 15.03/15 sec, 8.39/8 sec, 14.08/14 sec, 13.05/13 sec, 15.47/16 sec, 8.46/8 sec, 18.22/19 sec )
[LOG] Nr of iterations: 1320 (19, 19, 8, 25, 41, 11, 10, 16, 11, 21, 12, 16, 12, 22, 14, 22, 228, 30, 37, 18, 108, 42, 13, 11, 7, 24, 40, 10, 9, 10, 9, 16, 11, 11, 8, 15, 11, 16, 130, 27, 36, 16, 107, 41 )
[LOG] Total clause computation time: 59.97/63 sec (0.18/0.18 sec, 0.13/0.13 sec, 0.06/0.06 sec, 1.5/1.5 sec, 0.78/0.78 sec, 0.08/0.08 sec, 0.7/0.7 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.36/0.36 sec, 0.35/0.35 sec, 0.47/0.47 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.94/0.94 sec, 0.4/0.4 sec, 0.24/0.24 sec, 0.35/0.35 sec, 1.55/1.55 sec, 6.37/6.37 sec, 6.99/6.99 sec, 8.25/8.25 sec, 0.65/0.65 sec, 2.61/2.61 sec, 4.72/4.72 sec, 1.19/1.19 sec, 0.61/0.61 sec, 0.95/0.95 sec, 0.88/0.88 sec, 1.42/1.42 sec, 0.67/0.67 sec, 0.79/0.79 sec, 0.7/0.7 sec, 0.95/0.95 sec, 0.61/0.61 sec, 0.85/0.85 sec, 1.63/1.63 sec, 0.9/0.9 sec, 0.78/0.78 sec, 0.63/0.63 sec, 0.59/0.59 sec, 7.1/7.1 sec )
[LOG] Total clause minimization time: 383.81/382 sec (0.26/0.26 sec, 0.34/0.34 sec, 0.12/0.12 sec, 4.07/4.07 sec, 4.53/4.53 sec, 1.7/1.7 sec, 1.51/1.51 sec, 1.35/1.35 sec, 1.65/1.65 sec, 2.1/2.1 sec, 2.51/2.51 sec, 2.41/2.41 sec, 2.61/2.61 sec, 2.25/2.25 sec, 2.26/2.26 sec, 2.5/2.5 sec, 5.85/5.85 sec, 4.03/4.03 sec, 5.93/5.93 sec, 3.7/3.7 sec, 24.54/24.54 sec, 32.01/32.01 sec, 11.72/11.72 sec, 9.45/9.45 sec, 11.91/11.91 sec, 7.68/7.68 sec, 5.24/5.24 sec, 16.66/16.66 sec, 13.56/13.56 sec, 18.78/18.78 sec, 14.94/14.94 sec, 11.09/11.09 sec, 15.69/15.69 sec, 14.57/14.57 sec, 19.05/19.05 sec, 12.53/12.53 sec, 12.89/12.89 sec, 14.12/14.12 sec, 6.7/6.7 sec, 13.12/13.12 sec, 12.23/12.23 sec, 14.78/14.78 sec, 7.8/7.8 sec, 11.07/11.07 sec )
[LOG] Total clause size reduction: 59706 --> 6486 (1674 --> 63, 1656 --> 52, 637 --> 12, 2160 --> 265, 3560 --> 467, 880 --> 16, 783 --> 15, 1290 --> 37, 850 --> 19, 1680 --> 80, 913 --> 25, 1230 --> 65, 891 --> 33, 1680 --> 104, 1027 --> 47, 1638 --> 88, 17479 --> 1581, 2204 --> 97, 2700 --> 126, 1258 --> 52, 7811 --> 521, 2952 --> 180, 38 --> 38, 22 --> 22, 12 --> 12, 265 --> 265, 467 --> 432, 16 --> 15, 15 --> 15, 18 --> 17, 15 --> 15, 46 --> 39, 25 --> 25, 35 --> 32, 13 --> 13, 53 --> 48, 33 --> 33, 47 --> 42, 672 --> 543, 89 --> 89, 126 --> 123, 45 --> 42, 521 --> 501, 180 --> 180 )
[LOG] Average clause size reduction: 45.2318 --> 4.91364 (88.1053 --> 3.31579, 87.1579 --> 2.73684, 79.625 --> 1.5, 86.4 --> 10.6, 86.8293 --> 11.3902, 80 --> 1.45455, 78.3 --> 1.5, 80.625 --> 2.3125, 77.2727 --> 1.72727, 80 --> 3.80952, 76.0833 --> 2.08333, 76.875 --> 4.0625, 74.25 --> 2.75, 76.3636 --> 4.72727, 73.3571 --> 3.35714, 74.4545 --> 4, 76.6623 --> 6.93421, 73.4667 --> 3.23333, 72.973 --> 3.40541, 69.8889 --> 2.88889, 72.3241 --> 4.82407, 70.2857 --> 4.28571, 2.92308 --> 2.92308, 2 --> 2, 1.71429 --> 1.71429, 11.0417 --> 11.0417, 11.675 --> 10.8, 1.6 --> 1.5, 1.66667 --> 1.66667, 1.8 --> 1.7, 1.66667 --> 1.66667, 2.875 --> 2.4375, 2.27273 --> 2.27273, 3.18182 --> 2.90909, 1.625 --> 1.625, 3.53333 --> 3.2, 3 --> 3, 2.9375 --> 2.625, 5.16923 --> 4.17692, 3.2963 --> 3.2963, 3.5 --> 3.41667, 2.8125 --> 2.625, 4.86916 --> 4.68224, 4.39024 --> 4.39024 )
[LOG] Overall execution time: 451.15 sec CPU time.
[LOG] Overall execution time: 451 sec real time.
Synthesis time: 451.57 sec (Real time) / 449.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.44 sec (Real time) / 14.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2036 18 53 1 1943
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 652.89 sec CPU time.
[LOG] Relation determinization time: 654 sec real time.
[LOG] Final circuit size: 1790 new AND gates.
[LOG] Size before ABC: 3524 AND gates.
[LOG] Size after ABC: 1790 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 648.09/647 sec (0.42/0 sec, 0.52/1 sec, 0.27/0 sec, 6.34/6 sec, 8.6/9 sec, 2.41/2 sec, 1.42/2 sec, 2.09/2 sec, 2.36/2 sec, 1.88/2 sec, 2.99/3 sec, 2.57/3 sec, 2.78/2 sec, 3.56/4 sec, 2.99/3 sec, 2.98/3 sec, 7.76/8 sec, 4.89/5 sec, 7.45/7 sec, 6.65/7 sec, 7.16/7 sec, 17.39/17 sec, 36.02/36 sec, 20.51/21 sec, 22.94/23 sec, 28.94/29 sec, 13/13 sec, 13.12/13 sec, 19.71/20 sec, 22.86/23 sec, 21.79/21 sec, 22.59/23 sec, 22.21/22 sec, 22.77/23 sec, 24.91/25 sec, 21.72/22 sec, 25.48/25 sec, 29.69/30 sec, 29.1/29 sec, 18.46/18 sec, 20.41/21 sec, 24.71/24 sec, 21.94/21 sec, 27.56/28 sec, 19.41/19 sec, 22.76/23 sec )
[LOG] Nr of iterations: 1672 (19, 16, 6, 45, 36, 15, 13, 12, 15, 23, 15, 23, 10, 18, 20, 16, 304, 36, 42, 13, 31, 235, 34, 14, 9, 5, 44, 34, 11, 10, 11, 13, 17, 12, 12, 9, 14, 16, 13, 73, 35, 40, 12, 25, 213, 33 )
[LOG] Total clause computation time: 89.4/90 sec (0.11/0.11 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.95/0.95 sec, 1.12/1.12 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.4/0.4 sec, 0.12/0.12 sec, 0.25/0.25 sec, 0.22/0.22 sec, 0.32/0.32 sec, 0.37/0.37 sec, 0.31/0.31 sec, 1.22/1.22 sec, 0.31/0.31 sec, 0.33/0.33 sec, 0.55/0.55 sec, 0.52/0.52 sec, 3.8/3.8 sec, 10.18/10.18 sec, 10.39/10.39 sec, 9.93/9.93 sec, 0.93/0.93 sec, 1.93/1.93 sec, 8.02/8.02 sec, 0.69/0.69 sec, 1.29/1.29 sec, 1.45/1.45 sec, 1.13/1.13 sec, 0.91/0.91 sec, 1.15/1.15 sec, 1.47/1.47 sec, 0.91/0.91 sec, 0.79/0.79 sec, 1.1/1.1 sec, 1.62/1.62 sec, 2.36/2.36 sec, 0.81/0.81 sec, 1.16/1.16 sec, 1.17/1.17 sec, 0.83/0.83 sec, 6.97/6.97 sec, 10.84/10.84 sec )
[LOG] Total clause minimization time: 555.18/553 sec (0.25/0.25 sec, 0.34/0.34 sec, 0.15/0.15 sec, 5.33/5.33 sec, 7.41/7.41 sec, 2.21/2.21 sec, 1.27/1.27 sec, 1.93/1.93 sec, 2.2/2.2 sec, 1.4/1.4 sec, 2.79/2.79 sec, 2.24/2.24 sec, 2.47/2.47 sec, 3.15/3.15 sec, 2.52/2.52 sec, 2.58/2.58 sec, 6.45/6.45 sec, 4.48/4.48 sec, 7.02/7.02 sec, 6.01/6.01 sec, 6.56/6.56 sec, 13.49/13.49 sec, 25.73/25.73 sec, 10.07/10.07 sec, 12.93/12.93 sec, 27.94/27.94 sec, 11/11 sec, 5.04/5.04 sec, 18.96/18.96 sec, 21.51/21.51 sec, 20.26/20.26 sec, 21.39/21.39 sec, 21.23/21.23 sec, 21.56/21.56 sec, 23.37/23.37 sec, 20.75/20.75 sec, 24.62/24.62 sec, 28.51/28.51 sec, 27.42/27.42 sec, 16.02/16.02 sec, 19.53/19.53 sec, 23.5/23.5 sec, 20.71/20.71 sec, 26.67/26.67 sec, 12.37/12.37 sec, 11.84/11.84 sec )
[LOG] Total clause size reduction: 83722 --> 10418 (1746 --> 66, 1440 --> 45, 475 --> 8, 4136 --> 462, 3255 --> 469, 1288 --> 30, 1092 --> 22, 990 --> 18, 1246 --> 26, 1936 --> 89, 1218 --> 46, 1892 --> 123, 765 --> 19, 1428 --> 73, 1577 --> 76, 1230 --> 58, 24543 --> 2715, 2800 --> 112, 3239 --> 150, 936 --> 41, 2310 --> 139, 17784 --> 1938, 2475 --> 169, 40 --> 40, 18 --> 18, 8 --> 8, 462 --> 462, 445 --> 400, 18 --> 18, 16 --> 16, 18 --> 18, 23 --> 23, 42 --> 42, 30 --> 30, 31 --> 30, 19 --> 19, 46 --> 43, 55 --> 52, 41 --> 39, 384 --> 321, 112 --> 112, 142 --> 139, 41 --> 39, 95 --> 92, 1666 --> 1394, 169 --> 169 )
[LOG] Average clause size reduction: 50.073 --> 6.23086 (91.8947 --> 3.47368, 90 --> 2.8125, 79.1667 --> 1.33333, 91.9111 --> 10.2667, 90.4167 --> 13.0278, 85.8667 --> 2, 84 --> 1.69231, 82.5 --> 1.5, 83.0667 --> 1.73333, 84.1739 --> 3.86957, 81.2 --> 3.06667, 82.2609 --> 5.34783, 76.5 --> 1.9, 79.3333 --> 4.05556, 78.85 --> 3.8, 76.875 --> 3.625, 80.7336 --> 8.93092, 77.7778 --> 3.11111, 77.119 --> 3.57143, 72 --> 3.15385, 74.5161 --> 4.48387, 75.6766 --> 8.24681, 72.7941 --> 4.97059, 2.85714 --> 2.85714, 2 --> 2, 1.6 --> 1.6, 10.5 --> 10.5, 13.0882 --> 11.7647, 1.63636 --> 1.63636, 1.6 --> 1.6, 1.63636 --> 1.63636, 1.76923 --> 1.76923, 2.47059 --> 2.47059, 2.5 --> 2.5, 2.58333 --> 2.5, 2.11111 --> 2.11111, 3.28571 --> 3.07143, 3.4375 --> 3.25, 3.15385 --> 3, 5.26027 --> 4.39726, 3.2 --> 3.2, 3.55 --> 3.475, 3.41667 --> 3.25, 3.8 --> 3.68, 7.8216 --> 6.5446, 5.12121 --> 5.12121 )
[LOG] Overall execution time: 652.91 sec CPU time.
[LOG] Overall execution time: 654 sec real time.
Synthesis time: 653.49 sec (Real time) / 650.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.21 sec (Real time) / 26.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2572 19 55 1 2475
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 419.57 sec CPU time.
[LOG] Relation determinization time: 420 sec real time.
[LOG] Final circuit size: 1336 new AND gates.
[LOG] Size before ABC: 2543 AND gates.
[LOG] Size after ABC: 1336 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 413.71/414 sec (0.35/1 sec, 0.41/0 sec, 0.36/0 sec, 4.4/5 sec, 8.66/8 sec, 2.16/2 sec, 1.88/2 sec, 2.12/2 sec, 1.42/1 sec, 2.51/3 sec, 2.06/2 sec, 2.31/2 sec, 2.1/2 sec, 2.21/2 sec, 2.18/3 sec, 2.44/2 sec, 3.22/3 sec, 2.51/3 sec, 3.32/3 sec, 3.8/4 sec, 3.69/4 sec, 4.72/4 sec, 15.12/16 sec, 13.66/13 sec, 13.52/14 sec, 10.45/10 sec, 15.8/16 sec, 8.78/9 sec, 10.62/10 sec, 14.19/15 sec, 10.66/10 sec, 11.09/11 sec, 15.3/16 sec, 15.96/16 sec, 13.93/14 sec, 11.41/11 sec, 15/15 sec, 12.57/13 sec, 13.48/13 sec, 12.8/13 sec, 12.75/13 sec, 18.9/19 sec, 15.01/15 sec, 16.24/16 sec, 17.79/18 sec, 13.57/13 sec, 14.42/15 sec, 11.86/12 sec )
[LOG] Nr of iterations: 1348 (22, 14, 8, 25, 36, 13, 10, 10, 9, 31, 13, 14, 10, 13, 15, 13, 126, 9, 34, 40, 16, 40, 147, 96, 16, 9, 7, 24, 34, 10, 9, 9, 8, 23, 10, 12, 8, 11, 13, 11, 48, 8, 31, 29, 14, 34, 111, 95 )
[LOG] Total clause computation time: 35.02/41 sec (0.05/0.05 sec, 0.1/0.1 sec, 0.13/0.13 sec, 1.98/1.98 sec, 0.8/0.8 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.5/0.5 sec, 0.28/0.28 sec, 0.24/0.24 sec, 0.19/0.19 sec, 0.35/0.35 sec, 0.27/0.27 sec, 0.46/0.46 sec, 0.29/0.29 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.36/0.36 sec, 0.13/0.13 sec, 1.88/1.88 sec, 1.81/1.81 sec, 0.97/0.97 sec, 0.91/0.91 sec, 0.9/0.9 sec, 2.75/2.75 sec, 4.01/4.01 sec, 0.55/0.55 sec, 0.67/0.67 sec, 0.67/0.67 sec, 0.81/0.81 sec, 0.61/0.61 sec, 0.6/0.6 sec, 0.8/0.8 sec, 0.77/0.77 sec, 0.6/0.6 sec, 0.46/0.46 sec, 0.81/0.81 sec, 2.32/2.32 sec, 0.64/0.64 sec, 0.5/0.5 sec, 0.7/0.7 sec, 0.61/0.61 sec, 0.43/0.43 sec, 1.19/1.19 sec, 0.89/0.89 sec )
[LOG] Total clause minimization time: 375/371 sec (0.24/0.24 sec, 0.23/0.23 sec, 0.15/0.15 sec, 2.36/2.36 sec, 7.78/7.78 sec, 1.94/1.94 sec, 1.72/1.72 sec, 1.88/1.88 sec, 1.25/1.25 sec, 2.25/2.25 sec, 1.47/1.47 sec, 1.94/1.94 sec, 1.77/1.77 sec, 1.93/1.93 sec, 1.73/1.73 sec, 2.1/2.1 sec, 2.65/2.65 sec, 2.12/2.12 sec, 3/3 sec, 3.53/3.53 sec, 3.23/3.23 sec, 4.48/4.48 sec, 13.13/13.13 sec, 11.73/11.73 sec, 12.5/12.5 sec, 9.47/9.47 sec, 14.84/14.84 sec, 5.96/5.96 sec, 6.54/6.54 sec, 13.58/13.58 sec, 9.92/9.92 sec, 10.36/10.36 sec, 14.42/14.42 sec, 15.29/15.29 sec, 13.27/13.27 sec, 10.55/10.55 sec, 14.16/14.16 sec, 11.9/11.9 sec, 12.95/12.95 sec, 11.93/11.93 sec, 10.36/10.36 sec, 18.2/18.2 sec, 14.44/14.44 sec, 15.48/15.48 sec, 17.12/17.12 sec, 13.08/13.08 sec, 13.17/13.17 sec, 10.9/10.9 sec )
[LOG] Total clause size reduction: 66567 --> 6546 (2142 --> 62, 1313 --> 25, 700 --> 12, 2376 --> 315, 3430 --> 483, 1164 --> 22, 864 --> 13, 855 --> 14, 752 --> 12, 2790 --> 143, 1104 --> 39, 1183 --> 39, 810 --> 18, 1068 --> 34, 1232 --> 45, 1044 --> 41, 10750 --> 932, 680 --> 17, 2772 --> 101, 3237 --> 125, 1230 --> 52, 3159 --> 115, 11680 --> 840, 7505 --> 504, 37 --> 37, 9 --> 9, 12 --> 12, 315 --> 315, 466 --> 407, 14 --> 14, 13 --> 13, 14 --> 14, 12 --> 12, 75 --> 69, 22 --> 21, 31 --> 31, 14 --> 14, 26 --> 26, 38 --> 36, 32 --> 32, 236 --> 181, 17 --> 17, 93 --> 93, 81 --> 81, 45 --> 42, 83 --> 83, 538 --> 480, 504 --> 504 )
[LOG] Average clause size reduction: 49.382 --> 4.85608 (97.3636 --> 2.81818, 93.7857 --> 1.78571, 87.5 --> 1.5, 95.04 --> 12.6, 95.2778 --> 13.4167, 89.5385 --> 1.69231, 86.4 --> 1.3, 85.5 --> 1.4, 83.5556 --> 1.33333, 90 --> 4.6129, 84.9231 --> 3, 84.5 --> 2.78571, 81 --> 1.8, 82.1538 --> 2.61538, 82.1333 --> 3, 80.3077 --> 3.15385, 85.3175 --> 7.39683, 75.5556 --> 1.88889, 81.5294 --> 2.97059, 80.925 --> 3.125, 76.875 --> 3.25, 78.975 --> 2.875, 79.4558 --> 5.71429, 78.1771 --> 5.25, 2.3125 --> 2.3125, 1 --> 1, 1.71429 --> 1.71429, 13.125 --> 13.125, 13.7059 --> 11.9706, 1.4 --> 1.4, 1.44444 --> 1.44444, 1.55556 --> 1.55556, 1.5 --> 1.5, 3.26087 --> 3, 2.2 --> 2.1, 2.58333 --> 2.58333, 1.75 --> 1.75, 2.36364 --> 2.36364, 2.92308 --> 2.76923, 2.90909 --> 2.90909, 4.91667 --> 3.77083, 2.125 --> 2.125, 3 --> 3, 2.7931 --> 2.7931, 3.21429 --> 3, 2.44118 --> 2.44118, 4.84685 --> 4.32432, 5.30526 --> 5.30526 )
[LOG] Overall execution time: 419.59 sec CPU time.
[LOG] Overall execution time: 420 sec real time.
Synthesis time: 420.02 sec (Real time) / 418.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.19 sec (Real time) / 17.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2171 20 58 1 2069
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 105 (9, 9, 7, 2, 19, 10, 8, 8, 6, 1, 17, 9 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1660 --> 204 (272 --> 15, 264 --> 14, 192 --> 11, 31 --> 0, 540 --> 48, 261 --> 16, 15 --> 15, 14 --> 14, 11 --> 11, 0 --> 0, 44 --> 44, 16 --> 16 )
[LOG] Average clause size reduction: 15.8095 --> 1.94286 (30.2222 --> 1.66667, 29.3333 --> 1.55556, 27.4286 --> 1.57143, 15.5 --> 0, 28.4211 --> 2.52632, 26.1 --> 1.6, 1.875 --> 1.875, 1.75 --> 1.75, 1.83333 --> 1.83333, 0 --> 0, 2.58824 --> 2.58824, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 234 5 23 1 201
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 128 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.05/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 143 (12, 13, 10, 8, 6, 27, 7, 7, 8, 6, 6, 5, 24, 4 )
[LOG] Total clause computation time: 0.08/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2855 --> 332 (429 --> 34, 456 --> 37, 333 --> 20, 252 --> 14, 175 --> 7, 884 --> 76, 198 --> 16, 13 --> 13, 14 --> 14, 9 --> 9, 10 --> 10, 7 --> 7, 68 --> 68, 7 --> 7 )
[LOG] Average clause size reduction: 19.965 --> 2.32168 (35.75 --> 2.83333, 35.0769 --> 2.84615, 33.3 --> 2, 31.5 --> 1.75, 29.1667 --> 1.16667, 32.7407 --> 2.81481, 28.2857 --> 2.28571, 1.85714 --> 1.85714, 1.75 --> 1.75, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.4 --> 1.4, 2.83333 --> 2.83333, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 298 6 26 1 259
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.05 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 113 new AND gates.
[LOG] Size before ABC: 189 AND gates.
[LOG] Size after ABC: 113 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.98/1 sec (0.05/1 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.05/0 sec, 0.1/0 sec, 0.08/0 sec, 0.02/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.05/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 195 (15, 14, 8, 12, 9, 18, 9, 25, 6, 5, 12, 6, 10, 5, 9, 7, 20, 5 )
[LOG] Total clause computation time: 0.29/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.66/0 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 4682 --> 552 (644 --> 64, 585 --> 35, 308 --> 13, 473 --> 23, 336 --> 22, 697 --> 93, 320 --> 20, 936 --> 84, 190 --> 9, 12 --> 10, 30 --> 30, 9 --> 9, 19 --> 19, 8 --> 8, 24 --> 22, 17 --> 17, 65 --> 65, 9 --> 9 )
[LOG] Average clause size reduction: 24.0103 --> 2.83077 (42.9333 --> 4.26667, 41.7857 --> 2.5, 38.5 --> 1.625, 39.4167 --> 1.91667, 37.3333 --> 2.44444, 38.7222 --> 5.16667, 35.5556 --> 2.22222, 37.44 --> 3.36, 31.6667 --> 1.5, 2.4 --> 2, 2.5 --> 2.5, 1.5 --> 1.5, 1.9 --> 1.9, 1.6 --> 1.6, 2.66667 --> 2.44444, 2.42857 --> 2.42857, 3.25 --> 3.25, 1.8 --> 1.8 )
[LOG] Overall execution time: 1.05 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.26 sec (Real time) / 1.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 367 7 30 1 321
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.74 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 230 new AND gates.
[LOG] Size before ABC: 391 AND gates.
[LOG] Size after ABC: 230 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.67/2 sec (0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.04/0 sec, 0.02/1 sec, 0.04/0 sec, 0.06/0 sec, 0.09/0 sec, 0.23/0 sec, 0.12/0 sec, 0.07/0 sec, 0.1/0 sec, 0.1/0 sec, 0.08/0 sec, 0.07/0 sec, 0.1/1 sec, 0.08/0 sec, 0.08/0 sec, 0.16/0 sec, 0.13/0 sec )
[LOG] Nr of iterations: 364 (8, 10, 31, 8, 6, 9, 7, 17, 82, 38, 7, 8, 29, 4, 5, 8, 6, 11, 33, 37 )
[LOG] Total clause computation time: 0.28/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.33/2 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.19/0.19 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 9629 --> 1195 (357 --> 12, 450 --> 28, 1470 --> 97, 336 --> 18, 235 --> 8, 368 --> 15, 270 --> 15, 704 --> 62, 3483 --> 446, 1554 --> 103, 12 --> 12, 24 --> 24, 91 --> 87, 6 --> 6, 8 --> 8, 15 --> 15, 15 --> 15, 29 --> 29, 99 --> 92, 103 --> 103 )
[LOG] Average clause size reduction: 26.4533 --> 3.28297 (44.625 --> 1.5, 45 --> 2.8, 47.4194 --> 3.12903, 42 --> 2.25, 39.1667 --> 1.33333, 40.8889 --> 1.66667, 38.5714 --> 2.14286, 41.4118 --> 3.64706, 42.4756 --> 5.43902, 40.8947 --> 2.71053, 1.71429 --> 1.71429, 3 --> 3, 3.13793 --> 3, 1.5 --> 1.5, 1.6 --> 1.6, 1.875 --> 1.875, 2.5 --> 2.5, 2.63636 --> 2.63636, 3 --> 2.78788, 2.78378 --> 2.78378 )
[LOG] Overall execution time: 1.74 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.97 sec (Real time) / 1.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 526 8 33 1 475
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 7.91 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1141 new AND gates.
[LOG] Size before ABC: 2496 AND gates.
[LOG] Size after ABC: 1140 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.79/8 sec (0.01/0 sec, 0.03/0 sec, 0.09/0 sec, 0.04/0 sec, 0.06/1 sec, 0.04/0 sec, 0.06/0 sec, 0.14/0 sec, 0.12/0 sec, 1.76/2 sec, 1.13/1 sec, 0.43/0 sec, 0.25/0 sec, 0.23/1 sec, 0.33/0 sec, 0.28/0 sec, 0.29/1 sec, 0.35/0 sec, 0.28/0 sec, 0.26/1 sec, 0.24/0 sec, 0.76/1 sec, 0.26/0 sec, 0.35/0 sec )
[LOG] Nr of iterations: 1049 (7, 17, 25, 8, 12, 10, 17, 9, 15, 404, 32, 16, 6, 12, 24, 7, 8, 7, 11, 8, 12, 336, 31, 15 )
[LOG] Total clause computation time: 1.43/3 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.28/0.28 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 6.22/5 sec (0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 1.46/1.46 sec, 1.03/1.03 sec, 0.28/0.28 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.32/0.32 sec, 0.24/0.24 sec, 0.25/0.25 sec, 0.32/0.32 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.64/0.64 sec, 0.24/0.24 sec, 0.22/0.22 sec )
[LOG] Total clause size reduction: 31338 --> 6853 (348 --> 10, 912 --> 59, 1344 --> 63, 385 --> 13, 594 --> 25, 477 --> 19, 832 --> 40, 408 --> 20, 700 --> 50, 19747 --> 3924, 1488 --> 84, 705 --> 50, 10 --> 10, 39 --> 39, 63 --> 60, 13 --> 12, 15 --> 15, 13 --> 13, 22 --> 21, 20 --> 20, 35 --> 35, 3034 --> 2137, 84 --> 84, 50 --> 50 )
[LOG] Average clause size reduction: 29.8742 --> 6.53289 (49.7143 --> 1.42857, 53.6471 --> 3.47059, 53.76 --> 2.52, 48.125 --> 1.625, 49.5 --> 2.08333, 47.7 --> 1.9, 48.9412 --> 2.35294, 45.3333 --> 2.22222, 46.6667 --> 3.33333, 48.8787 --> 9.71287, 46.5 --> 2.625, 44.0625 --> 3.125, 1.66667 --> 1.66667, 3.25 --> 3.25, 2.625 --> 2.5, 1.85714 --> 1.71429, 1.875 --> 1.875, 1.85714 --> 1.85714, 2 --> 1.90909, 2.5 --> 2.5, 2.91667 --> 2.91667, 9.02976 --> 6.36012, 2.70968 --> 2.70968, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 7.91 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.54 sec (Real time) / 8.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1480 9 37 1 1423
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 17.71 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1597 new AND gates.
[LOG] Size before ABC: 3547 AND gates.
[LOG] Size after ABC: 1597 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.48/18 sec (0.03/0 sec, 0.06/0 sec, 0.18/1 sec, 0.09/0 sec, 0.07/0 sec, 0.11/0 sec, 0.1/0 sec, 0.07/0 sec, 0.32/0 sec, 0.26/1 sec, 1.73/1 sec, 4.13/5 sec, 1.23/1 sec, 0.52/0 sec, 0.65/1 sec, 0.66/1 sec, 0.67/0 sec, 0.67/1 sec, 0.6/1 sec, 0.66/0 sec, 0.73/1 sec, 0.55/1 sec, 0.61/0 sec, 0.71/1 sec, 1.44/1 sec, 0.63/1 sec )
[LOG] Nr of iterations: 1651 (9, 29, 35, 7, 8, 11, 7, 10, 17, 13, 265, 525, 34, 7, 16, 33, 6, 7, 10, 6, 6, 8, 11, 48, 510, 13 )
[LOG] Total clause computation time: 3.09/6 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.63/0.63 sec, 0.24/0.24 sec, 0.11/0.11 sec, 0.25/0.25 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.21/0.21 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 14.05/12 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.1/0.1 sec, 1.51/1.51 sec, 3.47/3.47 sec, 0.96/0.96 sec, 0.4/0.4 sec, 0.39/0.39 sec, 0.57/0.57 sec, 0.61/0.61 sec, 0.61/0.61 sec, 0.53/0.53 sec, 0.52/0.52 sec, 0.65/0.65 sec, 0.38/0.38 sec, 0.39/0.39 sec, 0.59/0.59 sec, 1.22/1.22 sec, 0.45/0.45 sec )
[LOG] Total clause size reduction: 56525 --> 12097 (504 --> 19, 1736 --> 122, 2074 --> 96, 360 --> 11, 413 --> 13, 580 --> 18, 342 --> 11, 504 --> 26, 880 --> 107, 648 --> 49, 13992 --> 2662, 27248 --> 5247, 1683 --> 169, 12 --> 12, 57 --> 57, 92 --> 90, 11 --> 11, 13 --> 12, 18 --> 18, 11 --> 11, 11 --> 11, 28 --> 27, 40 --> 40, 188 --> 168, 5045 --> 3055, 35 --> 35 )
[LOG] Average clause size reduction: 34.2368 --> 7.32707 (56 --> 2.11111, 59.8621 --> 4.2069, 59.2571 --> 2.74286, 51.4286 --> 1.57143, 51.625 --> 1.625, 52.7273 --> 1.63636, 48.8571 --> 1.57143, 50.4 --> 2.6, 51.7647 --> 6.29412, 49.8462 --> 3.76923, 52.8 --> 10.0453, 51.901 --> 9.99429, 49.5 --> 4.97059, 1.71429 --> 1.71429, 3.5625 --> 3.5625, 2.78788 --> 2.72727, 1.83333 --> 1.83333, 1.85714 --> 1.71429, 1.8 --> 1.8, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 3.5 --> 3.375, 3.63636 --> 3.63636, 3.91667 --> 3.5, 9.89216 --> 5.9902, 2.69231 --> 2.69231 )
[LOG] Overall execution time: 17.71 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.17 sec (Real time) / 17.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.97 sec (Real time) / 5.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1982 10 40 1 1919
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 69.89 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 7029 new AND gates.
[LOG] Size before ABC: 17981 AND gates.
[LOG] Size after ABC: 7029 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 69.53/70 sec (0.02/0 sec, 0.06/0 sec, 0.2/1 sec, 0.08/0 sec, 0.09/0 sec, 0.06/0 sec, 0.08/0 sec, 0.09/0 sec, 0.25/0 sec, 0.13/0 sec, 0.31/1 sec, 9.34/9 sec, 14/14 sec, 2.98/3 sec, 2.06/2 sec, 2.12/2 sec, 2.89/3 sec, 2.96/3 sec, 2.22/2 sec, 2.31/3 sec, 2.32/2 sec, 2.35/2 sec, 1.87/2 sec, 2.34/3 sec, 1.64/1 sec, 8.23/8 sec, 6.23/7 sec, 2.3/2 sec )
[LOG] Nr of iterations: 4595 (7, 21, 56, 11, 11, 6, 6, 8, 15, 10, 17, 1573, 654, 29, 6, 10, 47, 8, 10, 5, 5, 7, 8, 9, 10, 1384, 638, 24 )
[LOG] Total clause computation time: 12.79/8 sec (0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.09/0.09 sec, 1.11/1.11 sec, 2.66/2.66 sec, 1.28/1.28 sec, 0.39/0.39 sec, 1.05/1.05 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.22/0.22 sec, 0.3/0.3 sec, 0.62/0.62 sec, 0.49/0.49 sec, 0.48/0.48 sec, 1.04/1.04 sec, 1.39/1.39 sec, 1.11/1.11 sec )
[LOG] Total clause minimization time: 55.9/61 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.21/0.21 sec, 8.21/8.21 sec, 11.26/11.26 sec, 1.58/1.58 sec, 1.64/1.64 sec, 1.04/1.04 sec, 2.75/2.75 sec, 2.84/2.84 sec, 2.12/2.12 sec, 2.19/2.19 sec, 2.07/2.07 sec, 2.01/2.01 sec, 1.21/1.21 sec, 1.82/1.82 sec, 1.12/1.12 sec, 7.08/7.08 sec, 4.8/4.8 sec, 1.16/1.16 sec )
[LOG] Total clause size reduction: 162807 --> 46674 (408 --> 10, 1340 --> 91, 3630 --> 178, 650 --> 22, 640 --> 19, 315 --> 9, 310 --> 8, 427 --> 13, 840 --> 90, 531 --> 17, 928 --> 91, 89604 --> 20507, 36568 --> 7478, 1540 --> 160, 10 --> 10, 37 --> 37, 138 --> 133, 15 --> 15, 19 --> 19, 9 --> 9, 8 --> 8, 13 --> 13, 25 --> 25, 17 --> 17, 32 --> 32, 17393 --> 11572, 7240 --> 5971, 120 --> 120 )
[LOG] Average clause size reduction: 35.4313 --> 10.1576 (58.2857 --> 1.42857, 63.8095 --> 4.33333, 64.8214 --> 3.17857, 59.0909 --> 2, 58.1818 --> 1.72727, 52.5 --> 1.5, 51.6667 --> 1.33333, 53.375 --> 1.625, 56 --> 6, 53.1 --> 1.7, 54.5882 --> 5.35294, 56.9638 --> 13.0369, 55.9144 --> 11.4343, 53.1034 --> 5.51724, 1.66667 --> 1.66667, 3.7 --> 3.7, 2.93617 --> 2.82979, 1.875 --> 1.875, 1.9 --> 1.9, 1.8 --> 1.8, 1.6 --> 1.6, 1.85714 --> 1.85714, 3.125 --> 3.125, 1.88889 --> 1.88889, 3.2 --> 3.2, 12.5672 --> 8.36127, 11.348 --> 9.35893, 5 --> 5 )
[LOG] Overall execution time: 69.89 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 71.43 sec (Real time) / 71.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.86 sec (Real time) / 1.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 39.70 sec (Real time) / 39.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 7455 11 43 1 7387
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 16.68 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 428 new AND gates.
[LOG] Size before ABC: 806 AND gates.
[LOG] Size after ABC: 427 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.33/16 sec (0.03/0 sec, 0.06/0 sec, 0.26/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.12/0 sec, 0.11/0 sec, 0.22/1 sec, 0.15/0 sec, 0.3/0 sec, 0.15/0 sec, 3.81/4 sec, 2.31/2 sec, 1.05/1 sec, 0.52/1 sec, 0.47/0 sec, 0.64/1 sec, 0.57/1 sec, 0.54/0 sec, 0.5/1 sec, 0.51/0 sec, 0.52/1 sec, 0.52/0 sec, 0.6/1 sec, 0.54/0 sec, 0.6/1 sec, 0.33/0 sec, 0.36/1 sec, 0.3/0 sec )
[LOG] Nr of iterations: 1336 (8, 14, 62, 10, 10, 6, 8, 7, 9, 9, 19, 12, 706, 115, 61, 7, 6, 45, 6, 6, 5, 7, 6, 8, 8, 12, 9, 57, 44, 54 )
[LOG] Total clause computation time: 2.32/1 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.36/0.36 sec, 0.6/0.6 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 13.56/15 sec (0.02/0.02 sec, 0.05/0.05 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.21/0.21 sec, 0.12/0.12 sec, 3.44/3.44 sec, 1.67/1.67 sec, 0.83/0.83 sec, 0.43/0.43 sec, 0.3/0.3 sec, 0.59/0.59 sec, 0.52/0.52 sec, 0.5/0.5 sec, 0.46/0.46 sec, 0.46/0.46 sec, 0.48/0.48 sec, 0.35/0.35 sec, 0.56/0.56 sec, 0.35/0.35 sec, 0.53/0.53 sec, 0.28/0.28 sec, 0.31/0.31 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 65337 --> 11039 (511 --> 12, 936 --> 65, 4331 --> 232, 630 --> 20, 621 --> 21, 340 --> 8, 469 --> 11, 396 --> 10, 520 --> 34, 512 --> 14, 1134 --> 114, 682 --> 25, 43005 --> 8884, 6840 --> 577, 3540 --> 206, 12 --> 12, 24 --> 24, 152 --> 137, 9 --> 9, 9 --> 9, 8 --> 8, 11 --> 11, 10 --> 10, 34 --> 32, 14 --> 14, 48 --> 48, 17 --> 17, 215 --> 187, 142 --> 123, 165 --> 165 )
[LOG] Average clause size reduction: 48.9049 --> 8.26272 (63.875 --> 1.5, 66.8571 --> 4.64286, 69.8548 --> 3.74194, 63 --> 2, 62.1 --> 2.1, 56.6667 --> 1.33333, 58.625 --> 1.375, 56.5714 --> 1.42857, 57.7778 --> 3.77778, 56.8889 --> 1.55556, 59.6842 --> 6, 56.8333 --> 2.08333, 60.9136 --> 12.5836, 59.4783 --> 5.01739, 58.0328 --> 3.37705, 1.71429 --> 1.71429, 4 --> 4, 3.37778 --> 3.04444, 1.5 --> 1.5, 1.5 --> 1.5, 1.6 --> 1.6, 1.57143 --> 1.57143, 1.66667 --> 1.66667, 4.25 --> 4, 1.75 --> 1.75, 4 --> 4, 1.88889 --> 1.88889, 3.77193 --> 3.2807, 3.22727 --> 2.79545, 3.05556 --> 3.05556 )
[LOG] Overall execution time: 16.68 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.98 sec (Real time) / 16.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.96 sec (Real time) / 2.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 895 12 46 1 823
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 86.14 sec CPU time.
[LOG] Relation determinization time: 87 sec real time.
[LOG] Final circuit size: 5481 new AND gates.
[LOG] Size before ABC: 13045 AND gates.
[LOG] Size after ABC: 5481 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 85.52/86 sec (0.08/0 sec, 0.1/0 sec, 0.43/1 sec, 0.19/0 sec, 0.14/0 sec, 0.11/0 sec, 0.13/0 sec, 0.17/0 sec, 0.42/1 sec, 0.14/0 sec, 0.26/0 sec, 0.16/0 sec, 0.19/1 sec, 17.65/17 sec, 15.34/16 sec, 14.84/14 sec, 3.06/3 sec, 2/2 sec, 1.84/2 sec, 1.7/2 sec, 1.71/2 sec, 1.5/1 sec, 1.58/2 sec, 1.44/1 sec, 1.53/2 sec, 1.35/1 sec, 1.47/2 sec, 1.3/1 sec, 1.79/2 sec, 1.25/1 sec, 7.44/7 sec, 1.33/2 sec, 1.4/1 sec, 1.48/2 sec )
[LOG] Nr of iterations: 3818 (18, 30, 73, 7, 8, 7, 12, 9, 18, 11, 8, 13, 24, 1541, 189, 90, 20, 8, 27, 53, 6, 6, 6, 9, 7, 7, 9, 7, 8, 16, 1396, 83, 73, 19 )
[LOG] Total clause computation time: 7.79/9 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0/0 sec, 0.03/0.03 sec, 1.68/1.68 sec, 0.88/0.88 sec, 0.64/0.64 sec, 0.32/0.32 sec, 0.17/0.17 sec, 0.41/0.41 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.55/0.55 sec, 0.06/0.06 sec, 0.44/0.44 sec, 0.06/0.06 sec, 0.19/0.19 sec, 0.77/0.77 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.33/0.33 sec )
[LOG] Total clause minimization time: 76.61/74 sec (0.05/0.05 sec, 0.06/0.06 sec, 0.4/0.4 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.28/0.28 sec, 0.1/0.1 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.15/0.15 sec, 15.93/15.93 sec, 14.37/14.37 sec, 14.09/14.09 sec, 2.63/2.63 sec, 1.79/1.79 sec, 1.4/1.4 sec, 1.57/1.57 sec, 1.6/1.6 sec, 1.38/1.38 sec, 1.49/1.49 sec, 1.34/1.34 sec, 1.42/1.42 sec, 0.76/0.76 sec, 1.38/1.38 sec, 0.83/0.83 sec, 1.69/1.69 sec, 1.03/1.03 sec, 6.56/6.56 sec, 1.08/1.08 sec, 1.2/1.2 sec, 1.12/1.12 sec )
[LOG] Total clause size reduction: 160524 --> 38816 (1360 --> 111, 2291 --> 140, 5616 --> 283, 462 --> 10, 532 --> 19, 450 --> 11, 814 --> 24, 584 --> 16, 1224 --> 188, 710 --> 19, 490 --> 27, 828 --> 47, 1564 --> 84, 103180 --> 22859, 12408 --> 1454, 5785 --> 412, 1216 --> 67, 13 --> 13, 122 --> 122, 186 --> 175, 10 --> 8, 11 --> 10, 11 --> 10, 17 --> 16, 13 --> 12, 28 --> 28, 17 --> 17, 27 --> 27, 15 --> 15, 31 --> 28, 19878 --> 11989, 316 --> 260, 248 --> 248, 67 --> 67 )
[LOG] Average clause size reduction: 42.044 --> 10.1666 (75.5556 --> 6.16667, 76.3667 --> 4.66667, 76.9315 --> 3.87671, 66 --> 1.42857, 66.5 --> 2.375, 64.2857 --> 1.57143, 67.8333 --> 2, 64.8889 --> 1.77778, 68 --> 10.4444, 64.5455 --> 1.72727, 61.25 --> 3.375, 63.6923 --> 3.61538, 65.1667 --> 3.5, 66.9565 --> 14.8339, 65.6508 --> 7.69312, 64.2778 --> 4.57778, 60.8 --> 3.35, 1.625 --> 1.625, 4.51852 --> 4.51852, 3.50943 --> 3.30189, 1.66667 --> 1.33333, 1.83333 --> 1.66667, 1.83333 --> 1.66667, 1.88889 --> 1.77778, 1.85714 --> 1.71429, 4 --> 4, 1.88889 --> 1.88889, 3.85714 --> 3.85714, 1.875 --> 1.875, 1.9375 --> 1.75, 14.2393 --> 8.58811, 3.80723 --> 3.13253, 3.39726 --> 3.39726, 3.52632 --> 3.52632 )
[LOG] Overall execution time: 86.14 sec CPU time.
[LOG] Overall execution time: 87 sec real time.
Synthesis time: 87.37 sec (Real time) / 86.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.58 sec (Real time) / 1.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.08 sec (Real time) / 27.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 6004 13 50 1 5924
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 36.53 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 557 new AND gates.
[LOG] Size before ABC: 1015 AND gates.
[LOG] Size after ABC: 557 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 35.86/35 sec (0.6/1 sec, 0.67/1 sec, 0.05/0 sec, 0.41/0 sec, 0.43/0 sec, 0.18/1 sec, 0.17/0 sec, 0.18/0 sec, 0.16/0 sec, 5.23/5 sec, 0.29/1 sec, 0.35/0 sec, 0.33/0 sec, 6/6 sec, 0.38/1 sec, 1.35/1 sec, 5.38/5 sec, 2.22/2 sec, 0.99/1 sec, 0.63/0 sec, 0.67/1 sec, 0.63/1 sec, 0.58/0 sec, 0.8/1 sec, 0.74/1 sec, 0.62/0 sec, 0.78/1 sec, 0.6/1 sec, 0.55/0 sec, 0.61/1 sec, 0.63/1 sec, 0.46/0 sec, 0.47/1 sec, 0.6/0 sec, 0.65/1 sec, 0.47/0 sec )
[LOG] Nr of iterations: 1848 (14, 11, 11, 8, 22, 10, 18, 11, 11, 649, 16, 14, 12, 440, 17, 112, 153, 22, 9, 8, 9, 7, 17, 8, 10, 9, 7, 16, 10, 9, 8, 15, 14, 97, 26, 18 )
[LOG] Total clause computation time: 5.05/5 sec (0.21/0.21 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.27/0.27 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.51/0.51 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.34/0.34 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.46/0.46 sec, 0.38/0.38 sec, 0.4/0.4 sec, 0.45/0.45 sec, 0.08/0.08 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.26/0.26 sec, 0.11/0.11 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 29.91/30 sec (0.38/0.38 sec, 0.54/0.54 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.28/0.28 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.13/0.13 sec, 4.7/4.7 sec, 0.23/0.23 sec, 0.27/0.27 sec, 0.22/0.22 sec, 5.6/5.6 sec, 0.26/0.26 sec, 1.13/1.13 sec, 4.84/4.84 sec, 1.77/1.77 sec, 0.57/0.57 sec, 0.16/0.16 sec, 0.57/0.57 sec, 0.43/0.43 sec, 0.4/0.4 sec, 0.73/0.73 sec, 0.67/0.67 sec, 0.56/0.56 sec, 0.71/0.71 sec, 0.52/0.52 sec, 0.5/0.5 sec, 0.55/0.55 sec, 0.57/0.57 sec, 0.41/0.41 sec, 0.41/0.41 sec, 0.33/0.33 sec, 0.54/0.54 sec, 0.33/0.33 sec )
[LOG] Total clause size reduction: 114266 --> 20881 (1105 --> 48, 840 --> 29, 830 --> 27, 574 --> 29, 1701 --> 124, 720 --> 28, 1343 --> 72, 780 --> 18, 770 --> 31, 49248 --> 10263, 1125 --> 46, 962 --> 53, 803 --> 36, 31608 --> 6661, 1136 --> 50, 7770 --> 657, 10488 --> 1629, 1428 --> 65, 26 --> 26, 16 --> 16, 15 --> 15, 29 --> 29, 70 --> 68, 13 --> 13, 17 --> 17, 16 --> 16, 12 --> 12, 46 --> 46, 19 --> 19, 19 --> 19, 17 --> 17, 43 --> 43, 38 --> 38, 489 --> 489, 100 --> 82, 50 --> 50 )
[LOG] Average clause size reduction: 61.8323 --> 11.2992 (78.9286 --> 3.42857, 76.3636 --> 2.63636, 75.4545 --> 2.45455, 71.75 --> 3.625, 77.3182 --> 5.63636, 72 --> 2.8, 74.6111 --> 4, 70.9091 --> 1.63636, 70 --> 2.81818, 75.8829 --> 15.8136, 70.3125 --> 2.875, 68.7143 --> 3.78571, 66.9167 --> 3, 71.8364 --> 15.1386, 66.8235 --> 2.94118, 69.375 --> 5.86607, 68.549 --> 10.6471, 64.9091 --> 2.95455, 2.88889 --> 2.88889, 2 --> 2, 1.66667 --> 1.66667, 4.14286 --> 4.14286, 4.11765 --> 4, 1.625 --> 1.625, 1.7 --> 1.7, 1.77778 --> 1.77778, 1.71429 --> 1.71429, 2.875 --> 2.875, 1.9 --> 1.9, 2.11111 --> 2.11111, 2.125 --> 2.125, 2.86667 --> 2.86667, 2.71429 --> 2.71429, 5.04124 --> 5.04124, 3.84615 --> 3.15385, 2.77778 --> 2.77778 )
[LOG] Overall execution time: 36.53 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.82 sec (Real time) / 36.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.61 sec (Real time) / 3.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1117 14 53 1 1032
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 38.6 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 748 new AND gates.
[LOG] Size before ABC: 1542 AND gates.
[LOG] Size after ABC: 748 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.65/38 sec (0.43/1 sec, 1.11/1 sec, 0.05/0 sec, 0.42/0 sec, 0.46/1 sec, 0.13/0 sec, 0.17/0 sec, 0.16/0 sec, 0.18/0 sec, 0.27/1 sec, 0.25/0 sec, 0.5/0 sec, 0.32/1 sec, 0.58/0 sec, 0.38/1 sec, 2.96/3 sec, 1.28/1 sec, 9.58/10 sec, 2.12/2 sec, 1.36/1 sec, 0.87/1 sec, 0.86/1 sec, 0.6/0 sec, 0.88/1 sec, 0.74/1 sec, 0.93/1 sec, 0.86/1 sec, 0.84/1 sec, 0.73/0 sec, 0.7/1 sec, 0.97/1 sec, 0.72/1 sec, 0.85/1 sec, 0.9/1 sec, 0.88/0 sec, 0.9/1 sec, 0.95/1 sec, 0.76/1 sec )
[LOG] Nr of iterations: 1480 (14, 11, 7, 10, 12, 10, 9, 9, 10, 15, 12, 48, 18, 32, 22, 374, 116, 380, 19, 12, 8, 5, 8, 10, 8, 8, 8, 7, 14, 10, 9, 12, 15, 13, 46, 112, 29, 18 )
[LOG] Total clause computation time: 6.29/6 sec (0.38/0.38 sec, 0.27/0.27 sec, 0/0 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.32/0.32 sec, 0.23/0.23 sec, 0.83/0.83 sec, 0.43/0.43 sec, 0.47/0.47 sec, 0.71/0.71 sec, 0.08/0.08 sec, 0.18/0.18 sec, 0.26/0.26 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.27/0.27 sec, 0.25/0.25 sec, 0.33/0.33 sec )
[LOG] Total clause minimization time: 30.63/32 sec (0.04/0.04 sec, 0.83/0.83 sec, 0.04/0.04 sec, 0.24/0.24 sec, 0.31/0.31 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.45/0.45 sec, 0.28/0.28 sec, 0.51/0.51 sec, 0.31/0.31 sec, 2.62/2.62 sec, 1.02/1.02 sec, 8.7/8.7 sec, 1.63/1.63 sec, 0.88/0.88 sec, 0.14/0.14 sec, 0.76/0.76 sec, 0.4/0.4 sec, 0.6/0.6 sec, 0.65/0.65 sec, 0.86/0.86 sec, 0.78/0.78 sec, 0.76/0.76 sec, 0.67/0.67 sec, 0.61/0.61 sec, 0.89/0.89 sec, 0.66/0.66 sec, 0.77/0.77 sec, 0.84/0.84 sec, 0.76/0.76 sec, 0.61/0.61 sec, 0.68/0.68 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 85349 --> 12722 (1170 --> 41, 890 --> 25, 528 --> 21, 783 --> 51, 946 --> 63, 765 --> 28, 672 --> 12, 664 --> 12, 738 --> 19, 1134 --> 34, 880 --> 28, 3713 --> 471, 1326 --> 48, 2387 --> 299, 1596 --> 78, 27975 --> 4085, 8510 --> 887, 27667 --> 4917, 1296 --> 61, 36 --> 36, 16 --> 16, 9 --> 9, 36 --> 36, 49 --> 49, 12 --> 12, 12 --> 12, 12 --> 12, 11 --> 11, 34 --> 34, 23 --> 23, 17 --> 17, 26 --> 26, 42 --> 42, 30 --> 30, 325 --> 168, 848 --> 848, 110 --> 100, 61 --> 61 )
[LOG] Average clause size reduction: 57.6682 --> 8.59595 (83.5714 --> 2.92857, 80.9091 --> 2.27273, 75.4286 --> 3, 78.3 --> 5.1, 78.8333 --> 5.25, 76.5 --> 2.8, 74.6667 --> 1.33333, 73.7778 --> 1.33333, 73.8 --> 1.9, 75.6 --> 2.26667, 73.3333 --> 2.33333, 77.3542 --> 9.8125, 73.6667 --> 2.66667, 74.5938 --> 9.34375, 72.5455 --> 3.54545, 74.7995 --> 10.9225, 73.3621 --> 7.64655, 72.8079 --> 12.9395, 68.2105 --> 3.21053, 3 --> 3, 2 --> 2, 1.8 --> 1.8, 4.5 --> 4.5, 4.9 --> 4.9, 1.5 --> 1.5, 1.5 --> 1.5, 1.5 --> 1.5, 1.57143 --> 1.57143, 2.42857 --> 2.42857, 2.3 --> 2.3, 1.88889 --> 1.88889, 2.16667 --> 2.16667, 2.8 --> 2.8, 2.30769 --> 2.30769, 7.06522 --> 3.65217, 7.57143 --> 7.57143, 3.7931 --> 3.44828, 3.38889 --> 3.38889 )
[LOG] Overall execution time: 38.6 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.93 sec (Real time) / 38.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.01 sec (Real time) / 4.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1348 15 56 1 1258
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 59.03 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 1253 new AND gates.
[LOG] Size before ABC: 2804 AND gates.
[LOG] Size after ABC: 1253 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 58.17/59 sec (0.1/1 sec, 0.98/1 sec, 0.06/0 sec, 0.62/0 sec, 0.51/1 sec, 0.28/0 sec, 0.23/0 sec, 0.25/1 sec, 0.25/0 sec, 0.41/0 sec, 0.34/1 sec, 0.32/0 sec, 0.5/0 sec, 0.37/1 sec, 1.29/1 sec, 4.68/5 sec, 4.96/5 sec, 1.22/1 sec, 8.01/8 sec, 6.38/6 sec, 1.63/2 sec, 1.05/1 sec, 1.02/1 sec, 1.33/1 sec, 1.31/2 sec, 1.54/1 sec, 1.33/2 sec, 1.14/1 sec, 1.26/1 sec, 1.59/2 sec, 1.33/1 sec, 1.35/1 sec, 1.39/2 sec, 1.74/1 sec, 1.38/2 sec, 0.96/1 sec, 1.42/1 sec, 1.24/1 sec, 1.18/2 sec, 1.22/1 sec )
[LOG] Nr of iterations: 2066 (25, 16, 6, 8, 10, 8, 10, 8, 8, 11, 25, 20, 41, 10, 127, 475, 381, 79, 141, 52, 16, 10, 5, 6, 7, 7, 9, 7, 7, 8, 9, 13, 14, 9, 13, 12, 310, 76, 24, 43 )
[LOG] Total clause computation time: 8.12/10 sec (0.03/0.03 sec, 0.21/0.21 sec, 0.01/0.01 sec, 0.3/0.3 sec, 0.18/0.18 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.59/0.59 sec, 0.81/0.81 sec, 0.18/0.18 sec, 0.55/0.55 sec, 0.72/0.72 sec, 0.58/0.58 sec, 0.83/0.83 sec, 0.2/0.2 sec, 0.3/0.3 sec, 0.44/0.44 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.37/0.37 sec, 0.07/0.07 sec, 0.37/0.37 sec, 0.36/0.36 sec )
[LOG] Total clause minimization time: 48.96/49 sec (0.05/0.05 sec, 0.76/0.76 sec, 0.03/0.03 sec, 0.3/0.3 sec, 0.31/0.31 sec, 0.25/0.25 sec, 0.19/0.19 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.37/0.37 sec, 0.31/0.31 sec, 0.27/0.27 sec, 0.42/0.42 sec, 0.32/0.32 sec, 1.16/1.16 sec, 4.05/4.05 sec, 4.1/4.1 sec, 0.98/0.98 sec, 7.39/7.39 sec, 5.58/5.58 sec, 1.02/1.02 sec, 0.19/0.19 sec, 0.8/0.8 sec, 1.01/1.01 sec, 0.84/0.84 sec, 1.44/1.44 sec, 1.25/1.25 sec, 1.05/1.05 sec, 1.19/1.19 sec, 1.49/1.49 sec, 1.25/1.25 sec, 1.26/1.26 sec, 1.3/1.3 sec, 1.61/1.61 sec, 1.32/1.32 sec, 0.88/0.88 sec, 1.03/1.03 sec, 1.14/1.14 sec, 0.79/0.79 sec, 0.84/0.84 sec )
[LOG] Total clause size reduction: 118835 --> 18056 (2280 --> 86, 1410 --> 54, 465 --> 8, 644 --> 52, 819 --> 76, 630 --> 11, 801 --> 15, 616 --> 11, 609 --> 11, 860 --> 35, 2040 --> 83, 1596 --> 48, 3320 --> 152, 738 --> 20, 10206 --> 1860, 37920 --> 7335, 30020 --> 3457, 6084 --> 318, 10780 --> 1307, 3876 --> 313, 47 --> 46, 20 --> 20, 8 --> 8, 32 --> 32, 33 --> 33, 11 --> 11, 15 --> 15, 11 --> 11, 11 --> 11, 15 --> 15, 18 --> 18, 24 --> 24, 29 --> 29, 20 --> 20, 39 --> 39, 25 --> 25, 2122 --> 1853, 302 --> 261, 90 --> 84, 249 --> 249 )
[LOG] Average clause size reduction: 57.5194 --> 8.73959 (91.2 --> 3.44, 88.125 --> 3.375, 77.5 --> 1.33333, 80.5 --> 6.5, 81.9 --> 7.6, 78.75 --> 1.375, 80.1 --> 1.5, 77 --> 1.375, 76.125 --> 1.375, 78.1818 --> 3.18182, 81.6 --> 3.32, 79.8 --> 2.4, 80.9756 --> 3.70732, 73.8 --> 2, 80.3622 --> 14.6457, 79.8316 --> 15.4421, 78.7927 --> 9.07349, 77.0127 --> 4.02532, 76.4539 --> 9.2695, 74.5385 --> 6.01923, 2.9375 --> 2.875, 2 --> 2, 1.6 --> 1.6, 5.33333 --> 5.33333, 4.71429 --> 4.71429, 1.57143 --> 1.57143, 1.66667 --> 1.66667, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.875 --> 1.875, 2 --> 2, 1.84615 --> 1.84615, 2.07143 --> 2.07143, 2.22222 --> 2.22222, 3 --> 3, 2.08333 --> 2.08333, 6.84516 --> 5.97742, 3.97368 --> 3.43421, 3.75 --> 3.5, 5.7907 --> 5.7907 )
[LOG] Overall execution time: 59.04 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 59.47 sec (Real time) / 59.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.90 sec (Real time) / 3.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1895 16 59 1 1800
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 89.04 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 1664 new AND gates.
[LOG] Size before ABC: 3742 AND gates.
[LOG] Size after ABC: 1664 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 87.85/88 sec (0.11/0 sec, 0.11/0 sec, 0.05/0 sec, 0.54/1 sec, 0.91/0 sec, 0.23/1 sec, 0.23/0 sec, 0.28/0 sec, 0.29/0 sec, 0.29/1 sec, 0.34/0 sec, 0.28/0 sec, 0.32/1 sec, 0.47/0 sec, 2.23/2 sec, 2.22/3 sec, 10.11/10 sec, 1.94/2 sec, 1.68/1 sec, 14.47/15 sec, 10.37/10 sec, 2.47/3 sec, 2.13/2 sec, 1.74/2 sec, 1.65/1 sec, 1.63/2 sec, 1.74/2 sec, 2.23/2 sec, 2.17/2 sec, 1.83/2 sec, 2.13/2 sec, 2.19/2 sec, 1.78/2 sec, 1.92/2 sec, 1.97/2 sec, 1.83/2 sec, 1.74/2 sec, 2.13/2 sec, 1.69/1 sec, 1.9/2 sec, 1.85/2 sec, 1.66/2 sec )
[LOG] Nr of iterations: 2912 (19, 18, 6, 8, 14, 9, 8, 8, 8, 11, 15, 12, 15, 16, 177, 185, 861, 112, 81, 324, 117, 13, 13, 5, 7, 9, 8, 7, 7, 7, 8, 11, 9, 12, 10, 10, 9, 443, 102, 80, 25, 93 )
[LOG] Total clause computation time: 10.13/8 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.21/0.21 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.22/0.22 sec, 0.31/0.31 sec, 1.15/1.15 sec, 0.14/0.14 sec, 0.19/0.19 sec, 1.35/1.35 sec, 0.96/0.96 sec, 0.71/0.71 sec, 0.79/0.79 sec, 0.27/0.27 sec, 0.52/0.52 sec, 0.35/0.35 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.57/0.57 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.42/0.42 sec, 0.39/0.39 sec )
[LOG] Total clause minimization time: 76.33/78 sec (0.07/0.07 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.24/0.24 sec, 0.68/0.68 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.3/0.3 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.41/0.41 sec, 1.98/1.98 sec, 1.87/1.87 sec, 8.89/8.89 sec, 1.73/1.73 sec, 1.41/1.41 sec, 13.05/13.05 sec, 9.29/9.29 sec, 1.73/1.73 sec, 1.3/1.3 sec, 1.44/1.44 sec, 1.1/1.1 sec, 1.25/1.25 sec, 1.64/1.64 sec, 2.13/2.13 sec, 2.08/2.08 sec, 1.74/1.74 sec, 2.01/2.01 sec, 2.1/2.1 sec, 1.64/1.64 sec, 1.84/1.84 sec, 1.85/1.85 sec, 1.73/1.73 sec, 1.63/1.63 sec, 1.53/1.53 sec, 1.58/1.58 sec, 1.75/1.75 sec, 1.41/1.41 sec, 1.25/1.25 sec )
[LOG] Total clause size reduction: 172858 --> 25427 (1800 --> 90, 1683 --> 50, 490 --> 8, 679 --> 40, 1248 --> 107, 760 --> 12, 658 --> 11, 651 --> 11, 644 --> 11, 910 --> 22, 1260 --> 36, 979 --> 38, 1232 --> 33, 1305 --> 42, 15136 --> 2763, 15640 --> 2917, 72240 --> 9864, 9213 --> 545, 6560 --> 307, 26163 --> 4001, 9280 --> 777, 39 --> 39, 30 --> 30, 8 --> 8, 40 --> 38, 43 --> 43, 12 --> 12, 11 --> 11, 11 --> 11, 11 --> 11, 14 --> 14, 23 --> 23, 16 --> 16, 22 --> 22, 22 --> 22, 22 --> 22, 21 --> 21, 2619 --> 2101, 408 --> 365, 307 --> 291, 95 --> 89, 553 --> 553 )
[LOG] Average clause size reduction: 59.3606 --> 8.7318 (94.7368 --> 4.73684, 93.5 --> 2.77778, 81.6667 --> 1.33333, 84.875 --> 5, 89.1429 --> 7.64286, 84.4444 --> 1.33333, 82.25 --> 1.375, 81.375 --> 1.375, 80.5 --> 1.375, 82.7273 --> 2, 84 --> 2.4, 81.5833 --> 3.16667, 82.1333 --> 2.2, 81.5625 --> 2.625, 85.5141 --> 15.6102, 84.5405 --> 15.7676, 83.9024 --> 11.4564, 82.2589 --> 4.86607, 80.9877 --> 3.79012, 80.75 --> 12.3488, 79.3162 --> 6.64103, 3 --> 3, 2.30769 --> 2.30769, 1.6 --> 1.6, 5.71429 --> 5.42857, 4.77778 --> 4.77778, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.75 --> 1.75, 2.09091 --> 2.09091, 1.77778 --> 1.77778, 1.83333 --> 1.83333, 2.2 --> 2.2, 2.2 --> 2.2, 2.33333 --> 2.33333, 5.91196 --> 4.74266, 4 --> 3.57843, 3.8375 --> 3.6375, 3.8 --> 3.56, 5.94624 --> 5.94624 )
[LOG] Overall execution time: 89.04 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 89.53 sec (Real time) / 89.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.85 sec (Real time) / 7.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2346 17 62 1 2246
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 160.67 sec CPU time.
[LOG] Relation determinization time: 161 sec real time.
[LOG] Final circuit size: 1946 new AND gates.
[LOG] Size before ABC: 4352 AND gates.
[LOG] Size after ABC: 1946 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 158.98/160 sec (0.1/0 sec, 0.12/1 sec, 0.08/0 sec, 0.64/0 sec, 1.2/1 sec, 0.52/1 sec, 0.41/0 sec, 0.48/1 sec, 0.37/0 sec, 0.5/1 sec, 0.59/0 sec, 0.68/1 sec, 0.49/1 sec, 0.78/0 sec, 0.58/1 sec, 0.87/1 sec, 4.94/5 sec, 16.23/16 sec, 1.91/2 sec, 11.1/11 sec, 26.93/27 sec, 13.81/14 sec, 4.03/4 sec, 4.38/4 sec, 3.22/3 sec, 2.59/3 sec, 3.48/4 sec, 3.45/3 sec, 3.46/3 sec, 3.94/4 sec, 3.72/4 sec, 3.99/4 sec, 3.54/4 sec, 3.98/4 sec, 3.98/4 sec, 2.99/3 sec, 3.31/3 sec, 4.2/4 sec, 3.08/3 sec, 2.99/3 sec, 3.39/4 sec, 2.72/2 sec, 3.25/4 sec, 1.96/2 sec )
[LOG] Nr of iterations: 3889 (16, 14, 7, 7, 13, 9, 8, 8, 8, 10, 15, 28, 9, 15, 24, 25, 604, 868, 100, 400, 537, 76, 12, 9, 5, 6, 8, 8, 7, 7, 7, 8, 8, 8, 7, 9, 10, 23, 297, 94, 99, 12, 374, 70 )
[LOG] Total clause computation time: 16.6/14 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.25/0.25 sec, 0.32/0.32 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.77/0.77 sec, 1.39/1.39 sec, 0.3/0.3 sec, 0.91/0.91 sec, 2.4/2.4 sec, 1.88/1.88 sec, 1/1 sec, 1.14/1.14 sec, 0.34/0.34 sec, 0.81/0.81 sec, 0.59/0.59 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.95/0.95 sec, 0.22/0.22 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.57/0.57 sec, 0.51/0.51 sec )
[LOG] Total clause minimization time: 140.05/144 sec (0.05/0.05 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.36/0.36 sec, 0.85/0.85 sec, 0.44/0.44 sec, 0.33/0.33 sec, 0.43/0.43 sec, 0.33/0.33 sec, 0.39/0.39 sec, 0.53/0.53 sec, 0.59/0.59 sec, 0.44/0.44 sec, 0.67/0.67 sec, 0.47/0.47 sec, 0.72/0.72 sec, 4.12/4.12 sec, 14.75/14.75 sec, 1.51/1.51 sec, 10.06/10.06 sec, 24.37/24.37 sec, 11.77/11.77 sec, 2.98/2.98 sec, 3.19/3.19 sec, 2.82/2.82 sec, 1.73/1.73 sec, 2.84/2.84 sec, 3.22/3.22 sec, 3.31/3.31 sec, 3.79/3.79 sec, 3.6/3.6 sec, 3.77/3.77 sec, 3.34/3.34 sec, 3.82/3.82 sec, 3.8/3.8 sec, 2.78/2.78 sec, 3.14/3.14 sec, 4.04/4.04 sec, 2.06/2.06 sec, 2.72/2.72 sec, 3.17/3.17 sec, 2.59/2.59 sec, 2.64/2.64 sec, 1.42/1.42 sec )
[LOG] Total clause size reduction: 249110 --> 37579 (1575 --> 51, 1352 --> 39, 618 --> 23, 612 --> 35, 1212 --> 135, 800 --> 12, 693 --> 9, 686 --> 11, 679 --> 11, 864 --> 33, 1330 --> 55, 2538 --> 106, 744 --> 17, 1288 --> 45, 2093 --> 95, 2160 --> 78, 53667 --> 4943, 76296 --> 14576, 8613 --> 399, 34314 --> 7298, 45560 --> 4870, 6300 --> 386, 36 --> 36, 18 --> 18, 8 --> 8, 35 --> 35, 40 --> 40, 12 --> 11, 9 --> 9, 11 --> 10, 11 --> 11, 14 --> 13, 14 --> 14, 15 --> 14, 13 --> 13, 18 --> 17, 22 --> 22, 73 --> 70, 1487 --> 1006, 383 --> 342, 399 --> 398, 33 --> 33, 2120 --> 1887, 345 --> 345 )
[LOG] Average clause size reduction: 64.055 --> 9.6629 (98.4375 --> 3.1875, 96.5714 --> 2.78571, 88.2857 --> 3.28571, 87.4286 --> 5, 93.2308 --> 10.3846, 88.8889 --> 1.33333, 86.625 --> 1.125, 85.75 --> 1.375, 84.875 --> 1.375, 86.4 --> 3.3, 88.6667 --> 3.66667, 90.6429 --> 3.78571, 82.6667 --> 1.88889, 85.8667 --> 3, 87.2083 --> 3.95833, 86.4 --> 3.12, 88.8526 --> 8.18377, 87.8986 --> 16.7926, 86.13 --> 3.99, 85.785 --> 18.245, 84.8417 --> 9.0689, 82.8947 --> 5.07895, 3 --> 3, 2 --> 2, 1.6 --> 1.6, 5.83333 --> 5.83333, 5 --> 5, 1.5 --> 1.375, 1.28571 --> 1.28571, 1.57143 --> 1.42857, 1.57143 --> 1.57143, 1.75 --> 1.625, 1.75 --> 1.75, 1.875 --> 1.75, 1.85714 --> 1.85714, 2 --> 1.88889, 2.2 --> 2.2, 3.17391 --> 3.04348, 5.00673 --> 3.38721, 4.07447 --> 3.6383, 4.0303 --> 4.0202, 2.75 --> 2.75, 5.66845 --> 5.04545, 4.92857 --> 4.92857 )
[LOG] Overall execution time: 160.67 sec CPU time.
[LOG] Overall execution time: 161 sec real time.
Synthesis time: 161.23 sec (Real time) / 160.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.81 sec (Real time) / 13.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2668 18 65 1 2563
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 1534.19 sec CPU time.
[LOG] Relation determinization time: 1535 sec real time.
[LOG] Final circuit size: 6971 new AND gates.
[LOG] Size before ABC: 15839 AND gates.
[LOG] Size after ABC: 6971 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1530.87/1533 sec (0.14/0 sec, 0.13/1 sec, 0.09/0 sec, 0.82/0 sec, 0.85/1 sec, 0.32/1 sec, 0.46/0 sec, 0.42/0 sec, 0.39/1 sec, 0.47/0 sec, 0.55/1 sec, 0.59/1 sec, 0.42/0 sec, 0.6/1 sec, 3.85/3 sec, 0.79/1 sec, 11.49/12 sec, 2.16/2 sec, 2.06/2 sec, 425.7/426 sec, 12.99/13 sec, 420.5/421 sec, 151.15/151 sec, 24.62/25 sec, 25.54/26 sec, 22.31/22 sec, 16.83/17 sec, 16.37/16 sec, 20.9/21 sec, 19.92/20 sec, 22.74/23 sec, 25.3/25 sec, 25.36/26 sec, 20.94/21 sec, 21.21/21 sec, 26.62/26 sec, 25.42/26 sec, 24.88/25 sec, 32.32/32 sec, 22.27/22 sec, 21.13/22 sec, 20.23/20 sec, 4.47/4 sec, 4.79/5 sec, 45.77/46 sec, 3.99/4 sec )
[LOG] Nr of iterations: 20742 (20, 18, 7, 9, 8, 10, 9, 10, 10, 15, 25, 14, 13, 21, 226, 16, 762, 95, 106, 15767, 22, 1474, 71, 12, 10, 6, 8, 7, 9, 8, 8, 8, 12, 12, 11, 12, 15, 9, 11, 200, 94, 101, 17, 10, 1364, 70 )
[LOG] Total clause computation time: 164.12/162 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0.42/0.42 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.41/0.41 sec, 0.09/0.09 sec, 1.28/1.28 sec, 0.29/0.29 sec, 0.29/0.29 sec, 34.12/34.12 sec, 1.48/1.48 sec, 41.1/41.1 sec, 24.4/24.4 sec, 12.03/12.03 sec, 7.24/7.24 sec, 4.34/4.34 sec, 3.6/3.6 sec, 2.95/2.95 sec, 0.52/0.52 sec, 0.59/0.59 sec, 2.67/2.67 sec, 0.6/0.6 sec, 0.62/0.62 sec, 0.72/0.72 sec, 3.01/3.01 sec, 0.57/0.57 sec, 0.97/0.97 sec, 0.91/0.91 sec, 2.11/2.11 sec, 6.21/6.21 sec, 1.03/1.03 sec, 1.18/1.18 sec, 0.16/0.16 sec, 0.52/0.52 sec, 5.59/5.59 sec, 1.27/1.27 sec )
[LOG] Total clause minimization time: 1356.11/1361 sec (0.11/0.11 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.43/0.43 sec, 0.4/0.4 sec, 0.25/0.25 sec, 0.41/0.41 sec, 0.36/0.36 sec, 0.34/0.34 sec, 0.41/0.41 sec, 0.5/0.5 sec, 0.45/0.45 sec, 0.33/0.33 sec, 0.53/0.53 sec, 3.41/3.41 sec, 0.66/0.66 sec, 10.16/10.16 sec, 1.79/1.79 sec, 1.68/1.68 sec, 390.9/390.9 sec, 10.44/10.44 sec, 378.4/378.4 sec, 125.8/125.8 sec, 12.29/12.29 sec, 17.97/17.97 sec, 17.71/17.71 sec, 12.9/12.9 sec, 13.11/13.11 sec, 20.11/20.11 sec, 19.05/19.05 sec, 19.8/19.8 sec, 24.39/24.39 sec, 24.47/24.47 sec, 19.92/19.92 sec, 17.9/17.9 sec, 25.73/25.73 sec, 24.14/24.14 sec, 23.65/23.65 sec, 29.89/29.89 sec, 15.72/15.72 sec, 19.79/19.79 sec, 18.74/18.74 sec, 4.1/4.1 sec, 4.21/4.21 sec, 39.98/39.98 sec, 2.69/2.69 sec )
[LOG] Total clause size reduction: 1728820 --> 371214 (2090 --> 69, 1853 --> 56, 648 --> 10, 856 --> 45, 742 --> 39, 945 --> 13, 832 --> 12, 927 --> 18, 918 --> 17, 1414 --> 35, 2400 --> 80, 1287 --> 29, 1176 --> 23, 1940 --> 60, 21600 --> 3709, 1425 --> 40, 71534 --> 11160, 8742 --> 371, 9660 --> 427, 1434706 --> 314873, 1890 --> 105, 131097 --> 23669, 6160 --> 515, 32 --> 32, 20 --> 20, 10 --> 10, 45 --> 43, 39 --> 39, 13 --> 13, 12 --> 12, 12 --> 12, 13 --> 13, 23 --> 23, 24 --> 24, 21 --> 21, 23 --> 23, 31 --> 31, 18 --> 18, 24 --> 24, 1193 --> 1005, 371 --> 339, 405 --> 385, 48 --> 48, 24 --> 24, 21062 --> 13165, 515 --> 515 )
[LOG] Average clause size reduction: 83.3488 --> 17.8967 (104.5 --> 3.45, 102.944 --> 3.11111, 92.5714 --> 1.42857, 95.1111 --> 5, 92.75 --> 4.875, 94.5 --> 1.3, 92.4444 --> 1.33333, 92.7 --> 1.8, 91.8 --> 1.7, 94.2667 --> 2.33333, 96 --> 3.2, 91.9286 --> 2.07143, 90.4615 --> 1.76923, 92.381 --> 2.85714, 95.5752 --> 16.4115, 89.0625 --> 2.5, 93.8766 --> 14.6457, 92.0211 --> 3.90526, 91.1321 --> 4.0283, 90.9942 --> 19.9704, 85.9091 --> 4.77273, 88.9396 --> 16.0577, 86.7606 --> 7.25352, 2.66667 --> 2.66667, 2 --> 2, 1.66667 --> 1.66667, 5.625 --> 5.375, 5.57143 --> 5.57143, 1.44444 --> 1.44444, 1.5 --> 1.5, 1.5 --> 1.5, 1.625 --> 1.625, 1.91667 --> 1.91667, 2 --> 2, 1.90909 --> 1.90909, 1.91667 --> 1.91667, 2.06667 --> 2.06667, 2 --> 2, 2.18182 --> 2.18182, 5.965 --> 5.025, 3.94681 --> 3.60638, 4.0099 --> 3.81188, 2.82353 --> 2.82353, 2.4 --> 2.4, 15.4413 --> 9.65176, 7.35714 --> 7.35714 )
[LOG] Overall execution time: 1534.2 sec CPU time.
[LOG] Overall execution time: 1535 sec real time.
Synthesis time: 1535.51 sec (Real time) / 1533.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.62 sec (Real time) / 1.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 66.20 sec (Real time) / 66.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 7733 19 68 1 7623
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9997.63 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 91 (8, 13, 8, 2, 11, 10, 7, 10, 4, 1, 8, 9 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1522 --> 171 (238 --> 13, 396 --> 24, 224 --> 19, 31 --> 0, 300 --> 26, 261 --> 17, 13 --> 13, 16 --> 16, 7 --> 7, 0 --> 0, 19 --> 19, 17 --> 17 )
[LOG] Average clause size reduction: 16.7253 --> 1.87912 (29.75 --> 1.625, 30.4615 --> 1.84615, 28 --> 2.375, 15.5 --> 0, 27.2727 --> 2.36364, 26.1 --> 1.7, 1.85714 --> 1.85714, 1.6 --> 1.6, 1.75 --> 1.75, 0 --> 0, 2.375 --> 2.375, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 224 5 23 1 191
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.35/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 156 (12, 19, 7, 7, 9, 23, 10, 8, 15, 5, 6, 5, 22, 8 )
[LOG] Total clause computation time: 0.12/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 3023 --> 347 (429 --> 31, 684 --> 47, 222 --> 11, 216 --> 10, 280 --> 22, 748 --> 63, 297 --> 16, 16 --> 16, 30 --> 30, 8 --> 8, 10 --> 10, 7 --> 7, 63 --> 63, 13 --> 13 )
[LOG] Average clause size reduction: 19.3782 --> 2.22436 (35.75 --> 2.58333, 36 --> 2.47368, 31.7143 --> 1.57143, 30.8571 --> 1.42857, 31.1111 --> 2.44444, 32.5217 --> 2.73913, 29.7 --> 1.6, 2 --> 2, 2 --> 2, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.4 --> 1.4, 2.86364 --> 2.86364, 1.625 --> 1.625 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 303 6 26 1 264
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.27 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 192 new AND gates.
[LOG] Size before ABC: 313 AND gates.
[LOG] Size after ABC: 192 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.21/2 sec (0.04/0 sec, 0.07/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/1 sec, 0.06/0 sec, 0.09/0 sec, 0.12/0 sec, 0.04/0 sec, 0.08/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.1/0 sec, 0.07/0 sec, 0.09/0 sec, 0.07/1 sec )
[LOG] Nr of iterations: 280 (13, 30, 9, 9, 7, 15, 8, 60, 9, 8, 20, 8, 8, 6, 9, 4, 49, 8 )
[LOG] Total clause computation time: 0.37/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.81/2 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 6578 --> 807 (552 --> 42, 1305 --> 106, 352 --> 13, 344 --> 14, 252 --> 10, 574 --> 52, 280 --> 26, 2301 --> 218, 304 --> 13, 18 --> 18, 50 --> 50, 13 --> 13, 14 --> 14, 10 --> 10, 21 --> 20, 8 --> 8, 167 --> 167, 13 --> 13 )
[LOG] Average clause size reduction: 23.4929 --> 2.88214 (42.4615 --> 3.23077, 43.5 --> 3.53333, 39.1111 --> 1.44444, 38.2222 --> 1.55556, 36 --> 1.42857, 38.2667 --> 3.46667, 35 --> 3.25, 38.35 --> 3.63333, 33.7778 --> 1.44444, 2.25 --> 2.25, 2.5 --> 2.5, 1.625 --> 1.625, 1.75 --> 1.75, 1.66667 --> 1.66667, 2.33333 --> 2.22222, 2 --> 2, 3.40816 --> 3.40816, 1.625 --> 1.625 )
[LOG] Overall execution time: 1.27 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.46 sec (Real time) / 1.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 438 7 30 1 392
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 7.88 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 716 new AND gates.
[LOG] Size before ABC: 1474 AND gates.
[LOG] Size after ABC: 716 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.7/8 sec (0.03/0 sec, 0.04/0 sec, 0.34/1 sec, 0.15/0 sec, 0.1/0 sec, 0.14/0 sec, 0.28/0 sec, 0.38/1 sec, 0.44/0 sec, 0.52/1 sec, 0.68/0 sec, 0.54/1 sec, 0.37/0 sec, 0.49/1 sec, 0.49/0 sec, 0.51/1 sec, 0.46/0 sec, 0.59/1 sec, 0.58/0 sec, 0.57/1 sec )
[LOG] Nr of iterations: 775 (8, 14, 108, 15, 18, 21, 23, 86, 54, 56, 6, 10, 105, 14, 17, 20, 22, 85, 41, 52 )
[LOG] Total clause computation time: 1.37/0 sec (0/0 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 6.18/8 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.22/0.22 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.27/0.27 sec, 0.35/0.35 sec, 0.41/0.41 sec, 0.61/0.61 sec, 0.45/0.45 sec, 0.3/0.3 sec, 0.46/0.46 sec, 0.43/0.43 sec, 0.46/0.46 sec, 0.31/0.31 sec, 0.45/0.45 sec, 0.53/0.53 sec, 0.52/0.52 sec )
[LOG] Total clause size reduction: 19506 --> 3154 (357 --> 15, 650 --> 42, 5243 --> 594, 672 --> 44, 799 --> 54, 920 --> 70, 990 --> 89, 3740 --> 363, 2279 --> 225, 2310 --> 184, 10 --> 10, 30 --> 30, 576 --> 531, 44 --> 42, 54 --> 52, 70 --> 64, 89 --> 89, 363 --> 361, 141 --> 126, 169 --> 169 )
[LOG] Average clause size reduction: 25.169 --> 4.06968 (44.625 --> 1.875, 46.4286 --> 3, 48.5463 --> 5.5, 44.8 --> 2.93333, 44.3889 --> 3, 43.8095 --> 3.33333, 43.0435 --> 3.86957, 43.4884 --> 4.22093, 42.2037 --> 4.16667, 41.25 --> 3.28571, 1.66667 --> 1.66667, 3 --> 3, 5.48571 --> 5.05714, 3.14286 --> 3, 3.17647 --> 3.05882, 3.5 --> 3.2, 4.04545 --> 4.04545, 4.27059 --> 4.24706, 3.43902 --> 3.07317, 3.25 --> 3.25 )
[LOG] Overall execution time: 7.88 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.19 sec (Real time) / 8.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.86 sec (Real time) / 7.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1002 8 33 1 951
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 52.84 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 2006 new AND gates.
[LOG] Size before ABC: 4145 AND gates.
[LOG] Size after ABC: 2006 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 52.32/52 sec (0.06/0 sec, 0.1/0 sec, 0.94/1 sec, 0.29/0 sec, 0.34/1 sec, 0.39/0 sec, 0.31/0 sec, 0.84/1 sec, 2.1/2 sec, 5.81/6 sec, 5.09/5 sec, 4.06/4 sec, 3/3 sec, 2.08/2 sec, 2.08/2 sec, 2.57/3 sec, 2.96/3 sec, 3.17/3 sec, 2.51/3 sec, 2.64/2 sec, 2.74/3 sec, 3.3/3 sec, 2.23/3 sec, 2.71/2 sec )
[LOG] Nr of iterations: 1695 (8, 25, 139, 24, 21, 27, 27, 34, 195, 253, 82, 24, 6, 20, 136, 23, 20, 26, 26, 33, 194, 251, 81, 20 )
[LOG] Total clause computation time: 8.21/6 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.19/0.19 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.41/0.41 sec, 0.41/0.41 sec, 1.38/1.38 sec, 0.17/0.17 sec, 1.2/1.2 sec, 0.38/0.38 sec, 0.35/0.35 sec, 0.31/0.31 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.72/0.72 sec, 0.63/0.63 sec, 0.41/0.41 sec, 0.14/0.14 sec, 0.46/0.46 sec )
[LOG] Total clause minimization time: 43.76/46 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.74/0.74 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.33/0.33 sec, 0.24/0.24 sec, 0.41/0.41 sec, 1.68/1.68 sec, 4.41/4.41 sec, 4.9/4.9 sec, 2.83/2.83 sec, 2.61/2.61 sec, 1.72/1.72 sec, 1.76/1.76 sec, 2.33/2.33 sec, 2.78/2.78 sec, 2.95/2.95 sec, 2.3/2.3 sec, 1.91/1.91 sec, 2.11/2.11 sec, 2.87/2.87 sec, 2.08/2.08 sec, 2.24/2.24 sec )
[LOG] Total clause size reduction: 48076 --> 9024 (406 --> 16, 1368 --> 84, 7728 --> 895, 1265 --> 75, 1080 --> 67, 1378 --> 86, 1352 --> 80, 1683 --> 146, 9700 --> 1024, 12348 --> 2032, 3888 --> 285, 1081 --> 89, 10 --> 10, 64 --> 64, 873 --> 863, 75 --> 71, 67 --> 65, 86 --> 86, 80 --> 79, 146 --> 146, 1024 --> 1024, 2017 --> 1390, 285 --> 275, 72 --> 72 )
[LOG] Average clause size reduction: 28.3634 --> 5.32389 (50.75 --> 2, 54.72 --> 3.36, 55.5971 --> 6.43885, 52.7083 --> 3.125, 51.4286 --> 3.19048, 51.037 --> 3.18519, 50.0741 --> 2.96296, 49.5 --> 4.29412, 49.7436 --> 5.25128, 48.8063 --> 8.03162, 47.4146 --> 3.47561, 45.0417 --> 3.70833, 1.66667 --> 1.66667, 3.2 --> 3.2, 6.41912 --> 6.34559, 3.26087 --> 3.08696, 3.35 --> 3.25, 3.30769 --> 3.30769, 3.07692 --> 3.03846, 4.42424 --> 4.42424, 5.27835 --> 5.27835, 8.03586 --> 5.53785, 3.51852 --> 3.39506, 3.6 --> 3.6 )
[LOG] Overall execution time: 52.84 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.32 sec (Real time) / 53.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 47.12 sec (Real time) / 47.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2336 9 37 1 2278
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 278.98 sec CPU time.
[LOG] Relation determinization time: 279 sec real time.
[LOG] Final circuit size: 4284 new AND gates.
[LOG] Size before ABC: 9199 AND gates.
[LOG] Size after ABC: 4284 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 277.47/277 sec (0.12/0 sec, 0.16/0 sec, 3.75/4 sec, 1.3/1 sec, 1.09/1 sec, 1.23/2 sec, 1.26/1 sec, 1.57/1 sec, 4.7/5 sec, 11.99/12 sec, 23.56/24 sec, 22.39/22 sec, 20/20 sec, 17.14/17 sec, 9.66/10 sec, 8.51/8 sec, 12.92/13 sec, 14.04/14 sec, 16.15/17 sec, 14.48/14 sec, 13.9/14 sec, 15.34/15 sec, 15.04/15 sec, 13.37/14 sec, 20.46/20 sec, 13.34/13 sec )
[LOG] Nr of iterations: 2987 (7, 18, 295, 22, 28, 30, 35, 44, 17, 471, 93, 460, 17, 6, 12, 294, 14, 15, 22, 29, 29, 16, 470, 92, 436, 15 )
[LOG] Total clause computation time: 39.54/40 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.51/0.51 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.14/0.14 sec, 2.48/2.48 sec, 2.68/2.68 sec, 2.25/2.25 sec, 3.88/3.88 sec, 2.46/2.46 sec, 2.69/2.69 sec, 3.31/3.31 sec, 1.09/1.09 sec, 1.1/1.1 sec, 1.06/1.06 sec, 0.7/0.7 sec, 1.03/1.03 sec, 0.8/0.8 sec, 4.01/4.01 sec, 3.19/3.19 sec, 1.11/1.11 sec, 2.25/2.25 sec, 2.32/2.32 sec )
[LOG] Total clause minimization time: 236.95/237 sec (0.07/0.07 sec, 0.12/0.12 sec, 3.2/3.2 sec, 1.19/1.19 sec, 0.91/0.91 sec, 1.11/1.11 sec, 1.1/1.1 sec, 1.39/1.39 sec, 2.19/2.19 sec, 9.25/9.25 sec, 21.26/21.26 sec, 18.46/18.46 sec, 17.47/17.47 sec, 14.42/14.42 sec, 6.32/6.32 sec, 7.37/7.37 sec, 11.79/11.79 sec, 12.95/12.95 sec, 15.42/15.42 sec, 13.42/13.42 sec, 13.06/13.06 sec, 11.3/11.3 sec, 11.81/11.81 sec, 12.23/12.23 sec, 18.16/18.16 sec, 10.98/10.98 sec )
[LOG] Total clause size reduction: 94273 --> 19985 (378 --> 10, 1054 --> 66, 17934 --> 2225, 1260 --> 81, 1593 --> 93, 1682 --> 106, 1938 --> 125, 2408 --> 147, 880 --> 74, 25380 --> 3279, 4876 --> 490, 23868 --> 4042, 816 --> 48, 10 --> 10, 40 --> 40, 2225 --> 2126, 40 --> 40, 35 --> 34, 69 --> 69, 97 --> 96, 79 --> 79, 74 --> 74, 3279 --> 3279, 490 --> 431, 3724 --> 2877, 44 --> 44 )
[LOG] Average clause size reduction: 31.5611 --> 6.69066 (54 --> 1.42857, 58.5556 --> 3.66667, 60.7932 --> 7.54237, 57.2727 --> 3.68182, 56.8929 --> 3.32143, 56.0667 --> 3.53333, 55.3714 --> 3.57143, 54.7273 --> 3.34091, 51.7647 --> 4.35294, 53.8854 --> 6.96178, 52.4301 --> 5.26882, 51.887 --> 8.78696, 48 --> 2.82353, 1.66667 --> 1.66667, 3.33333 --> 3.33333, 7.56803 --> 7.23129, 2.85714 --> 2.85714, 2.33333 --> 2.26667, 3.13636 --> 3.13636, 3.34483 --> 3.31034, 2.72414 --> 2.72414, 4.625 --> 4.625, 6.9766 --> 6.9766, 5.32609 --> 4.68478, 8.54128 --> 6.59862, 2.93333 --> 2.93333 )
[LOG] Overall execution time: 278.98 sec CPU time.
[LOG] Overall execution time: 279 sec real time.
Synthesis time: 279.83 sec (Real time) / 279.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.69 sec (Real time) / 1.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 222.91 sec (Real time) / 222.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 4656 10 40 1 4593
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1129.24 sec CPU time.
[LOG] Relation determinization time: 1131 sec real time.
[LOG] Final circuit size: 10216 new AND gates.
[LOG] Size before ABC: 23488 AND gates.
[LOG] Size after ABC: 10216 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1125.48/1125 sec (0.24/0 sec, 0.45/0 sec, 15.63/16 sec, 2.44/2 sec, 3.97/4 sec, 3.16/3 sec, 4.49/5 sec, 4.33/4 sec, 10.57/11 sec, 4.11/4 sec, 49.36/49 sec, 63.37/64 sec, 79.02/79 sec, 75.42/75 sec, 59.65/60 sec, 46.25/46 sec, 44.28/44 sec, 56.85/57 sec, 63.13/63 sec, 55.39/56 sec, 60.07/60 sec, 55/55 sec, 52.24/52 sec, 55.03/55 sec, 66.48/67 sec, 58.74/58 sec, 66.96/67 sec, 68.85/69 sec )
[LOG] Nr of iterations: 6222 (9, 22, 661, 30, 38, 38, 38, 29, 30, 39, 1125, 435, 591, 42, 7, 15, 660, 28, 37, 37, 36, 26, 29, 37, 1124, 433, 590, 36 )
[LOG] Total clause computation time: 171/180 sec (0.06/0.06 sec, 0.09/0.09 sec, 1.73/1.73 sec, 0.42/0.42 sec, 0.21/0.21 sec, 0.37/0.37 sec, 0.38/0.38 sec, 0.54/0.54 sec, 5.61/5.61 sec, 0.28/0.28 sec, 5.49/5.49 sec, 12.5/12.5 sec, 9.79/9.79 sec, 21.77/21.77 sec, 8.03/8.03 sec, 14.31/14.31 sec, 3.13/3.13 sec, 2.78/2.78 sec, 2.73/2.73 sec, 2.51/2.51 sec, 3.31/3.31 sec, 4.7/4.7 sec, 10.01/10.01 sec, 3.06/3.06 sec, 12.53/12.53 sec, 12.61/12.61 sec, 11.03/11.03 sec, 21.02/21.02 sec )
[LOG] Total clause minimization time: 951.87/941 sec (0.13/0.13 sec, 0.3/0.3 sec, 13.85/13.85 sec, 1.95/1.95 sec, 3.68/3.68 sec, 2.71/2.71 sec, 4.03/4.03 sec, 3.7/3.7 sec, 4.87/4.87 sec, 3.74/3.74 sec, 43.77/43.77 sec, 50.75/50.75 sec, 69.07/69.07 sec, 53.49/53.49 sec, 51.54/51.54 sec, 31.87/31.87 sec, 41.05/41.05 sec, 54/54 sec, 60.32/60.32 sec, 52.79/52.79 sec, 56.67/56.67 sec, 50.22/50.22 sec, 42.14/42.14 sec, 51.88/51.88 sec, 53.78/53.78 sec, 46.03/46.03 sec, 55.79/55.79 sec, 47.75/47.75 sec )
[LOG] Total clause size reduction: 211145 --> 49452 (544 --> 16, 1407 --> 84, 43560 --> 5920, 1885 --> 103, 2368 --> 140, 2331 --> 147, 2294 --> 140, 1708 --> 85, 1740 --> 195, 2242 --> 112, 65192 --> 9074, 24738 --> 4058, 33040 --> 5728, 2255 --> 162, 12 --> 12, 48 --> 48, 5920 --> 5600, 95 --> 94, 140 --> 137, 147 --> 140, 132 --> 128, 71 --> 69, 195 --> 190, 105 --> 101, 9074 --> 9074, 4039 --> 3256, 5728 --> 4504, 135 --> 135 )
[LOG] Average clause size reduction: 33.9352 --> 7.94793 (60.4444 --> 1.77778, 63.9545 --> 3.81818, 65.9002 --> 8.95613, 62.8333 --> 3.43333, 62.3158 --> 3.68421, 61.3421 --> 3.86842, 60.3684 --> 3.68421, 58.8966 --> 2.93103, 58 --> 6.5, 57.4872 --> 2.87179, 57.9484 --> 8.06578, 56.869 --> 9.32874, 55.9052 --> 9.69205, 53.6905 --> 3.85714, 1.71429 --> 1.71429, 3.2 --> 3.2, 8.9697 --> 8.48485, 3.39286 --> 3.35714, 3.78378 --> 3.7027, 3.97297 --> 3.78378, 3.66667 --> 3.55556, 2.73077 --> 2.65385, 6.72414 --> 6.55172, 2.83784 --> 2.72973, 8.07295 --> 8.07295, 9.32794 --> 7.51963, 9.70847 --> 7.6339, 3.75 --> 3.75 )
[LOG] Overall execution time: 1129.26 sec CPU time.
[LOG] Overall execution time: 1131 sec real time.
Synthesis time: 1131.02 sec (Real time) / 1125.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.13 sec (Real time) / 2.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 954.07 sec (Real time) / 953.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 10628 11 43 1 10560
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.41 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1351 new AND gates.
[LOG] Size before ABC: 2566 AND gates.
[LOG] Size after ABC: 1350 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.39/4 sec (0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.92/1 sec, 0.51/0 sec, 0.24/0 sec, 0.22/1 sec, 0.34/0 sec, 0.26/0 sec, 0.36/1 sec, 0.32/0 sec, 0.63/0 sec, 0.44/1 sec )
[LOG] Nr of iterations: 893 (11, 5, 14, 7, 11, 16, 303, 108, 7, 4, 7, 5, 9, 11, 268, 107 )
[LOG] Total clause computation time: 1.34/3 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.22/0.22 sec, 0.1/0.1 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 2.99/1 sec (0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.84/0.84 sec, 0.46/0.46 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.1/0.1 sec, 0.53/0.53 sec, 0.35/0.35 sec )
[LOG] Total clause size reduction: 19978 --> 5657 (430 --> 24, 168 --> 16, 533 --> 77, 240 --> 13, 390 --> 23, 570 --> 61, 11174 --> 2229, 3852 --> 648, 13 --> 13, 16 --> 16, 18 --> 18, 9 --> 9, 20 --> 19, 37 --> 37, 1860 --> 1806, 648 --> 648 )
[LOG] Average clause size reduction: 22.3718 --> 6.33483 (39.0909 --> 2.18182, 33.6 --> 3.2, 38.0714 --> 5.5, 34.2857 --> 1.85714, 35.4545 --> 2.09091, 35.625 --> 3.8125, 36.8779 --> 7.35644, 35.6667 --> 6, 1.85714 --> 1.85714, 4 --> 4, 2.57143 --> 2.57143, 1.8 --> 1.8, 2.22222 --> 2.11111, 3.36364 --> 3.36364, 6.9403 --> 6.73881, 6.05607 --> 6.05607 )
[LOG] Overall execution time: 4.41 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.79 sec (Real time) / 4.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.62 sec (Real time) / 5.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1570 7 28 1 1528
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 24.99 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 3168 new AND gates.
[LOG] Size before ABC: 6803 AND gates.
[LOG] Size after ABC: 3167 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.84/25 sec (0/0 sec, 0.08/0 sec, 0.01/0 sec, 1.67/1 sec, 0.02/0 sec, 1.21/2 sec, 1.92/2 sec, 1.79/1 sec, 3.71/4 sec, 0.89/1 sec, 1.03/1 sec, 1.03/1 sec, 0.91/1 sec, 2.23/2 sec, 0.86/1 sec, 1.42/2 sec, 1.78/1 sec, 1.33/2 sec, 2.01/2 sec, 0.94/1 sec )
[LOG] Nr of iterations: 2378 (5, 11, 13, 455, 5, 171, 138, 130, 257, 60, 3, 10, 10, 438, 4, 161, 76, 126, 251, 54 )
[LOG] Total clause computation time: 6.58/7 sec (0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.3/0.3 sec, 0.16/0.16 sec, 0.62/0.62 sec, 0.27/0.27 sec, 0.58/0.58 sec, 0.73/0.73 sec, 0.52/0.52 sec, 0.59/0.59 sec, 0.51/0.51 sec, 0.12/0.12 sec, 0.84/0.84 sec, 0.12/0.12 sec, 0.44/0.44 sec, 0.52/0.52 sec )
[LOG] Total clause minimization time: 18/17 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.52/1.52 sec, 0/0 sec, 1.13/1.13 sec, 1.6/1.6 sec, 1.61/1.61 sec, 3.07/3.07 sec, 0.6/0.6 sec, 0.44/0.44 sec, 0.29/0.29 sec, 0.37/0.37 sec, 1.63/1.63 sec, 0.34/0.34 sec, 1.28/1.28 sec, 0.93/0.93 sec, 1.21/1.21 sec, 1.56/1.56 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 66805 --> 15799 (212 --> 9, 520 --> 44, 612 --> 28, 22700 --> 4109, 196 --> 7, 8160 --> 1009, 6439 --> 1091, 5934 --> 685, 11520 --> 1611, 2596 --> 403, 5 --> 5, 44 --> 44, 19 --> 19, 3891 --> 2927, 7 --> 7, 916 --> 847, 470 --> 455, 654 --> 589, 1558 --> 1558, 352 --> 352 )
[LOG] Average clause size reduction: 28.0929 --> 6.64382 (42.4 --> 1.8, 47.2727 --> 4, 47.0769 --> 2.15385, 49.8901 --> 9.03077, 39.2 --> 1.4, 47.7193 --> 5.90058, 46.6594 --> 7.9058, 45.6462 --> 5.26923, 44.8249 --> 6.26848, 43.2667 --> 6.71667, 1.66667 --> 1.66667, 4.4 --> 4.4, 1.9 --> 1.9, 8.88356 --> 6.68265, 1.75 --> 1.75, 5.68944 --> 5.26087, 6.18421 --> 5.98684, 5.19048 --> 4.6746, 6.20717 --> 6.20717, 6.51852 --> 6.51852 )
[LOG] Overall execution time: 24.99 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.67 sec (Real time) / 25.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.16 sec (Real time) / 1.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.41 sec (Real time) / 34.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3457 9 34 1 3405
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1267.13 sec CPU time.
[LOG] Relation determinization time: 1271 sec real time.
[LOG] Final circuit size: 23060 new AND gates.
[LOG] Size before ABC: 50021 AND gates.
[LOG] Size after ABC: 23059 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1266.66/1267 sec (0.01/0 sec, 0.22/0 sec, 0.02/1 sec, 0.29/0 sec, 0.02/0 sec, 2.31/2 sec, 0.09/0 sec, 12.09/12 sec, 57.53/58 sec, 222.86/223 sec, 69.35/69 sec, 52.6/53 sec, 89.77/89 sec, 75.73/76 sec, 61.14/61 sec, 98.38/99 sec, 59.76/59 sec, 85.08/86 sec, 87.48/87 sec, 86.27/86 sec, 138.12/138 sec, 67.54/68 sec )
[LOG] Nr of iterations: 12401 (4, 11, 6, 13, 6, 254, 26, 1175, 2142, 2389, 384, 3, 9, 5, 11, 5, 20, 24, 1156, 2058, 2318, 382 )
[LOG] Total clause computation time: 431.75/428 sec (0/0 sec, 0.15/0.15 sec, 0/0 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.02/0.02 sec, 1/1 sec, 3.55/3.55 sec, 15.31/15.31 sec, 27.12/27.12 sec, 40.17/40.17 sec, 77.22/77.22 sec, 40.04/40.04 sec, 26.07/26.07 sec, 59.41/59.41 sec, 25.09/25.09 sec, 57.58/57.58 sec, 5.27/5.27 sec, 5.28/5.28 sec, 8.92/8.92 sec, 39.11/39.11 sec )
[LOG] Total clause minimization time: 832.95/832 sec (0.01/0.01 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0/0 sec, 2.01/2.01 sec, 0.05/0.05 sec, 11.07/11.07 sec, 53.91/53.91 sec, 207.38/207.38 sec, 42.05/42.05 sec, 12.36/12.36 sec, 12.48/12.48 sec, 35.62/35.62 sec, 35/35 sec, 38.88/38.88 sec, 34.57/34.57 sec, 27.42/27.42 sec, 82/82 sec, 80.74/80.74 sec, 128.87/128.87 sec, 28.32/28.32 sec )
[LOG] Total clause size reduction: 385773 --> 108198 (180 --> 5, 590 --> 51, 290 --> 11, 684 --> 43, 280 --> 9, 13915 --> 1913, 1350 --> 115, 62222 --> 9988, 111332 --> 18272, 121788 --> 24416, 19150 --> 3354, 5 --> 5, 39 --> 39, 11 --> 11, 37 --> 36, 9 --> 9, 42 --> 36, 106 --> 106, 9764 --> 8771, 17233 --> 15137, 23406 --> 22531, 3340 --> 3340 )
[LOG] Average clause size reduction: 31.1082 --> 8.72494 (45 --> 1.25, 53.6364 --> 4.63636, 48.3333 --> 1.83333, 52.6154 --> 3.30769, 46.6667 --> 1.5, 54.7835 --> 7.5315, 51.9231 --> 4.42308, 52.9549 --> 8.50043, 51.9757 --> 8.53035, 50.9787 --> 10.2202, 49.8698 --> 8.73438, 1.66667 --> 1.66667, 4.33333 --> 4.33333, 2.2 --> 2.2, 3.36364 --> 3.27273, 1.8 --> 1.8, 2.1 --> 1.8, 4.41667 --> 4.41667, 8.44637 --> 7.58737, 8.37366 --> 7.3552, 10.0975 --> 9.72002, 8.74346 --> 8.74346 )
[LOG] Overall execution time: 1267.13 sec CPU time.
[LOG] Overall execution time: 1271 sec real time.
Synthesis time: 1271.22 sec (Real time) / 1266.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.65 sec (Real time) / 3.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1372.64 sec (Real time) / 1372.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 23398 11 38 1 23339
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 139.84 sec CPU time.
[LOG] Relation determinization time: 141 sec real time.
[LOG] Final circuit size: 5611 new AND gates.
[LOG] Size before ABC: 13036 AND gates.
[LOG] Size after ABC: 5611 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 139.29/140 sec (3.04/3 sec, 6.33/7 sec, 7.35/7 sec, 2.38/2 sec, 9.19/9 sec, 10.96/11 sec, 7.59/8 sec, 5.47/5 sec, 16.67/17 sec, 0.13/0 sec, 1.29/2 sec, 4.29/4 sec, 0.12/0 sec, 6.31/6 sec, 6.55/7 sec, 6.06/6 sec, 3.7/4 sec, 5.67/5 sec, 4.7/5 sec, 6.85/7 sec, 6.26/6 sec, 5.71/6 sec, 2.45/2 sec, 2.75/3 sec, 3.94/4 sec, 3.53/4 sec )
[LOG] Nr of iterations: 4547 (451, 426, 544, 19, 221, 205, 224, 106, 163, 13, 23, 17, 5, 341, 338, 521, 18, 214, 199, 220, 77, 162, 11, 16, 10, 3 )
[LOG] Total clause computation time: 30.68/30 sec (0.4/0.4 sec, 0.42/0.42 sec, 1.13/1.13 sec, 0.41/0.41 sec, 0.27/0.27 sec, 0.38/0.38 sec, 0.42/0.42 sec, 0.97/0.97 sec, 3.64/3.64 sec, 0.04/0.04 sec, 1.07/1.07 sec, 0.51/0.51 sec, 0.02/0.02 sec, 3.19/3.19 sec, 0.44/0.44 sec, 2.36/2.36 sec, 2.58/2.58 sec, 0.44/0.44 sec, 0.35/0.35 sec, 0.55/0.55 sec, 2.71/2.71 sec, 2.2/2.2 sec, 1.3/1.3 sec, 1.52/1.52 sec, 1.23/1.23 sec, 2.13/2.13 sec )
[LOG] Total clause minimization time: 107.55/107 sec (2.64/2.64 sec, 5.9/5.9 sec, 6.17/6.17 sec, 1.91/1.91 sec, 8.86/8.86 sec, 10.52/10.52 sec, 7.08/7.08 sec, 4.43/4.43 sec, 12.96/12.96 sec, 0.02/0.02 sec, 0.15/0.15 sec, 3.7/3.7 sec, 0.02/0.02 sec, 3.09/3.09 sec, 6.08/6.08 sec, 3.68/3.68 sec, 1.1/1.1 sec, 5.21/5.21 sec, 4.33/4.33 sec, 6.27/6.27 sec, 3.53/3.53 sec, 3.49/3.49 sec, 1.13/1.13 sec, 1.21/1.21 sec, 2.69/2.69 sec, 1.38/1.38 sec )
[LOG] Total clause size reduction: 175534 --> 33669 (31050 --> 5521, 28900 --> 3212, 36381 --> 6044, 1188 --> 86, 14300 --> 1256, 13056 --> 1162, 14049 --> 1216, 6510 --> 803, 9882 --> 1173, 720 --> 29, 1298 --> 74, 928 --> 46, 228 --> 11, 3844 --> 3009, 2186 --> 1629, 5700 --> 3672, 86 --> 86, 1189 --> 976, 1104 --> 914, 1187 --> 1002, 487 --> 487, 1173 --> 1173, 21 --> 21, 43 --> 43, 19 --> 19, 5 --> 5 )
[LOG] Average clause size reduction: 38.6044 --> 7.40466 (68.847 --> 12.2417, 67.8404 --> 7.53991, 66.8768 --> 11.1103, 62.5263 --> 4.52632, 64.7059 --> 5.68326, 63.6878 --> 5.66829, 62.7188 --> 5.42857, 61.4151 --> 7.57547, 60.6258 --> 7.19632, 55.3846 --> 2.23077, 56.4348 --> 3.21739, 54.5882 --> 2.70588, 45.6 --> 2.2, 11.2727 --> 8.82405, 6.46746 --> 4.81953, 10.9405 --> 7.04798, 4.77778 --> 4.77778, 5.55607 --> 4.56075, 5.54774 --> 4.59296, 5.39545 --> 4.55455, 6.32468 --> 6.32468, 7.24074 --> 7.24074, 1.90909 --> 1.90909, 2.6875 --> 2.6875, 1.9 --> 1.9, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 139.84 sec CPU time.
[LOG] Overall execution time: 141 sec real time.
Synthesis time: 141.04 sec (Real time) / 140.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.86 sec (Real time) / 1.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 194.89 sec (Real time) / 194.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 6025 13 43 1 5956
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 159.72 sec CPU time.
[LOG] Relation determinization time: 161 sec real time.
[LOG] Final circuit size: 6693 new AND gates.
[LOG] Size before ABC: 15452 AND gates.
[LOG] Size after ABC: 6693 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 159.07/159 sec (3.3/3 sec, 6.78/7 sec, 9.28/10 sec, 3.22/3 sec, 7.56/7 sec, 7.88/8 sec, 6.95/7 sec, 8.18/8 sec, 5.4/6 sec, 16.89/17 sec, 0.16/0 sec, 0.17/0 sec, 4.39/4 sec, 0.49/1 sec, 6.23/6 sec, 8.31/8 sec, 7.83/8 sec, 3.48/4 sec, 8.09/8 sec, 5.68/6 sec, 5.34/5 sec, 4.29/4 sec, 8.58/9 sec, 6.01/6 sec, 3.29/3 sec, 2.96/3 sec, 4.64/5 sec, 3.69/3 sec )
[LOG] Nr of iterations: 5391 (483, 497, 689, 23, 228, 195, 210, 173, 110, 219, 9, 12, 10, 24, 311, 403, 677, 21, 224, 185, 202, 169, 80, 207, 8, 11, 5, 6 )
[LOG] Total clause computation time: 35.81/30 sec (0.52/0.52 sec, 0.51/0.51 sec, 1.41/1.41 sec, 0.72/0.72 sec, 0.42/0.42 sec, 0.36/0.36 sec, 0.36/0.36 sec, 0.51/0.51 sec, 1.08/1.08 sec, 4.16/4.16 sec, 0.04/0.04 sec, 0.04/0.04 sec, 1.36/1.36 sec, 0.25/0.25 sec, 2.98/2.98 sec, 0.31/0.31 sec, 2.92/2.92 sec, 2.19/2.19 sec, 0.38/0.38 sec, 0.36/0.36 sec, 0.41/0.41 sec, 0.41/0.41 sec, 3.37/3.37 sec, 2.22/2.22 sec, 1.93/1.93 sec, 1.59/1.59 sec, 2.64/2.64 sec, 2.36/2.36 sec )
[LOG] Total clause minimization time: 121.88/128 sec (2.75/2.75 sec, 6.24/6.24 sec, 7.83/7.83 sec, 2.44/2.44 sec, 7.07/7.07 sec, 7.46/7.46 sec, 6.52/6.52 sec, 7.59/7.59 sec, 4.24/4.24 sec, 12.63/12.63 sec, 0.03/0.03 sec, 0.03/0.03 sec, 2.93/2.93 sec, 0.14/0.14 sec, 3.22/3.22 sec, 7.97/7.97 sec, 4.88/4.88 sec, 1.26/1.26 sec, 7.69/7.69 sec, 5.3/5.3 sec, 4.9/4.9 sec, 3.85/3.85 sec, 5.19/5.19 sec, 3.77/3.77 sec, 1.34/1.34 sec, 1.34/1.34 sec, 1.97/1.97 sec, 1.3/1.3 sec )
[LOG] Total clause size reduction: 228648 --> 40620 (36632 --> 6176, 37200 --> 3843, 50912 --> 7783, 1606 --> 108, 16344 --> 1275, 13774 --> 1126, 14630 --> 1232, 11868 --> 992, 7412 --> 832, 14606 --> 1662, 528 --> 15, 715 --> 21, 576 --> 21, 1449 --> 82, 3603 --> 2751, 2660 --> 1910, 7594 --> 4859, 101 --> 101, 1243 --> 1061, 1029 --> 873, 1155 --> 1019, 957 --> 824, 490 --> 490, 1508 --> 1508, 15 --> 15, 21 --> 21, 9 --> 9, 11 --> 11 )
[LOG] Average clause size reduction: 42.4129 --> 7.53478 (75.8427 --> 12.7867, 74.8491 --> 7.73239, 73.8926 --> 11.2961, 69.8261 --> 4.69565, 71.6842 --> 5.59211, 70.6359 --> 5.77436, 69.6667 --> 5.86667, 68.6012 --> 5.7341, 67.3818 --> 7.56364, 66.6941 --> 7.58904, 58.6667 --> 1.66667, 59.5833 --> 1.75, 57.6 --> 2.1, 60.375 --> 3.41667, 11.5852 --> 8.84566, 6.6005 --> 4.73945, 11.2171 --> 7.17725, 4.80952 --> 4.80952, 5.54911 --> 4.73661, 5.56216 --> 4.71892, 5.71782 --> 5.04455, 5.66272 --> 4.87574, 6.125 --> 6.125, 7.28502 --> 7.28502, 1.875 --> 1.875, 1.90909 --> 1.90909, 1.8 --> 1.8, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 159.72 sec CPU time.
[LOG] Overall execution time: 161 sec real time.
Synthesis time: 161.08 sec (Real time) / 160.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.96 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 245.50 sec (Real time) / 245.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 7164 15 47 1 7088
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 304.98 sec CPU time.
[LOG] Relation determinization time: 307 sec real time.
[LOG] Final circuit size: 8485 new AND gates.
[LOG] Size before ABC: 19731 AND gates.
[LOG] Size after ABC: 8485 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 304/304 sec (5.08/5 sec, 11.6/12 sec, 12.98/13 sec, 6.86/7 sec, 11.31/11 sec, 10.58/11 sec, 11.92/11 sec, 17.41/18 sec, 12.94/13 sec, 7.45/7 sec, 29.5/30 sec, 0.19/0 sec, 0.22/0 sec, 0.19/0 sec, 0.67/1 sec, 12.87/13 sec, 14.68/15 sec, 14.22/14 sec, 9.28/9 sec, 13.5/14 sec, 13.22/13 sec, 8.93/9 sec, 8.55/8 sec, 13.96/14 sec, 15.91/16 sec, 12.29/13 sec, 6.78/6 sec, 6.05/6 sec, 8.11/9 sec, 6.75/6 sec )
[LOG] Nr of iterations: 6492 (532, 516, 686, 27, 220, 236, 208, 198, 209, 182, 311, 10, 12, 8, 6, 404, 492, 665, 22, 217, 234, 201, 193, 206, 166, 301, 9, 10, 6, 5 )
[LOG] Total clause computation time: 68.51/67 sec (0.68/0.68 sec, 1.01/1.01 sec, 2.26/2.26 sec, 0.79/0.79 sec, 0.5/0.5 sec, 0.46/0.46 sec, 0.44/0.44 sec, 0.4/0.4 sec, 0.7/0.7 sec, 1.71/1.71 sec, 6.28/6.28 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.49/0.49 sec, 7.05/7.05 sec, 0.75/0.75 sec, 6.62/6.62 sec, 6.14/6.14 sec, 0.46/0.46 sec, 0.56/0.56 sec, 0.71/0.71 sec, 0.56/0.56 sec, 0.61/0.61 sec, 6.3/6.3 sec, 4.6/4.6 sec, 4.09/4.09 sec, 4/4 sec, 5.76/5.76 sec, 4.47/4.47 sec )
[LOG] Total clause minimization time: 233.61/234 sec (4.39/4.39 sec, 10.55/10.55 sec, 10.68/10.68 sec, 6/6 sec, 10.73/10.73 sec, 10.01/10.01 sec, 11.4/11.4 sec, 16.93/16.93 sec, 12.15/12.15 sec, 5.64/5.64 sec, 23.12/23.12 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 5.77/5.77 sec, 13.88/13.88 sec, 7.51/7.51 sec, 3.11/3.11 sec, 13.01/13.01 sec, 12.63/12.63 sec, 8.18/8.18 sec, 7.96/7.96 sec, 13.32/13.32 sec, 9.57/9.57 sec, 7.65/7.65 sec, 2.66/2.66 sec, 2.01/2.01 sec, 2.3/2.3 sec, 2.24/2.24 sec )
[LOG] Total clause size reduction: 293282 --> 48540 (44604 --> 6790, 42745 --> 3637, 56170 --> 8163, 2106 --> 150, 17520 --> 1245, 18565 --> 1329, 16146 --> 1187, 15169 --> 1140, 15808 --> 1071, 13575 --> 1406, 22940 --> 2624, 657 --> 17, 792 --> 24, 497 --> 17, 350 --> 9, 4812 --> 3511, 3328 --> 2449, 7822 --> 4938, 106 --> 106, 1222 --> 1030, 1318 --> 1111, 1121 --> 966, 1093 --> 947, 1051 --> 909, 1219 --> 1218, 2490 --> 2490, 17 --> 17, 19 --> 19, 11 --> 11, 9 --> 9 )
[LOG] Average clause size reduction: 45.1759 --> 7.47689 (83.8421 --> 12.7632, 82.8391 --> 7.04845, 81.8805 --> 11.8994, 78 --> 5.55556, 79.6364 --> 5.65909, 78.6653 --> 5.63136, 77.625 --> 5.70673, 76.6111 --> 5.75758, 75.6364 --> 5.1244, 74.5879 --> 7.72527, 73.7621 --> 8.4373, 65.7 --> 1.7, 66 --> 2, 62.125 --> 2.125, 58.3333 --> 1.5, 11.9109 --> 8.69059, 6.76423 --> 4.97764, 11.7624 --> 7.42556, 4.81818 --> 4.81818, 5.63134 --> 4.74654, 5.63248 --> 4.74786, 5.57711 --> 4.80597, 5.66321 --> 4.90674, 5.10194 --> 4.41262, 7.34337 --> 7.33735, 8.27243 --> 8.27243, 1.88889 --> 1.88889, 1.9 --> 1.9, 1.83333 --> 1.83333, 1.8 --> 1.8 )
[LOG] Overall execution time: 304.98 sec CPU time.
[LOG] Overall execution time: 307 sec real time.
Synthesis time: 306.66 sec (Real time) / 305.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.83 sec (Real time) / 1.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 356.18 sec (Real time) / 355.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 9018 17 52 1 8934
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9961.80 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1181.69 sec CPU time.
[LOG] Relation determinization time: 1185 sec real time.
[LOG] Final circuit size: 13180 new AND gates.
[LOG] Size before ABC: 31647 AND gates.
[LOG] Size after ABC: 13180 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1179.52/1179 sec (12.59/12 sec, 30.04/31 sec, 30.63/30 sec, 21.6/22 sec, 29.75/30 sec, 41.25/41 sec, 45.61/45 sec, 48.4/49 sec, 44.56/44 sec, 37.45/38 sec, 34.91/35 sec, 41.22/41 sec, 129.56/130 sec, 0.41/0 sec, 9.97/10 sec, 30.35/30 sec, 31.36/32 sec, 1.09/1 sec, 35.25/35 sec, 42.78/43 sec, 31.93/32 sec, 18.13/18 sec, 37.4/37 sec, 31.39/32 sec, 43.93/44 sec, 28.14/28 sec, 36.77/37 sec, 41.61/41 sec, 36.65/37 sec, 37.38/37 sec, 37.08/37 sec, 14.57/14 sec, 20.93/21 sec, 18.68/19 sec, 22.84/23 sec, 23.31/23 sec )
[LOG] Nr of iterations: 9931 (714, 699, 902, 42, 245, 271, 270, 323, 242, 256, 277, 236, 622, 18, 22, 7, 19, 13, 606, 586, 857, 41, 243, 261, 267, 313, 237, 252, 271, 165, 598, 16, 16, 5, 14, 5 )
[LOG] Total clause computation time: 187.54/184 sec (2.32/2.32 sec, 2.47/2.47 sec, 5.64/5.64 sec, 1.52/1.52 sec, 1.61/1.61 sec, 1.04/1.04 sec, 1.11/1.11 sec, 1.43/1.43 sec, 1.05/1.05 sec, 0.99/0.99 sec, 1.54/1.54 sec, 4.91/4.91 sec, 18.82/18.82 sec, 0.05/0.05 sec, 9.49/9.49 sec, 4.79/4.79 sec, 3.13/3.13 sec, 0.76/0.76 sec, 18.58/18.58 sec, 1.41/1.41 sec, 15.43/15.43 sec, 11.47/11.47 sec, 0.84/0.84 sec, 1.21/1.21 sec, 1.31/1.31 sec, 1.13/1.13 sec, 1.16/1.16 sec, 1.14/1.14 sec, 1.22/1.22 sec, 14.57/14.57 sec, 10.6/10.6 sec, 6.86/6.86 sec, 9.85/9.85 sec, 5.38/5.38 sec, 8.12/8.12 sec, 14.59/14.59 sec )
[LOG] Total clause minimization time: 987.64/990 sec (10.23/10.23 sec, 27.48/27.48 sec, 24.88/24.88 sec, 19.93/19.93 sec, 27.99/27.99 sec, 40.01/40.01 sec, 44.33/44.33 sec, 46.79/46.79 sec, 43.31/43.31 sec, 36.28/36.28 sec, 33.15/33.15 sec, 36.1/36.1 sec, 110.53/110.53 sec, 0.16/0.16 sec, 0.29/0.29 sec, 25.36/25.36 sec, 28.03/28.03 sec, 0.13/0.13 sec, 16.6/16.6 sec, 41.29/41.29 sec, 16.42/16.42 sec, 6.59/6.59 sec, 36.49/36.49 sec, 30.12/30.12 sec, 42.55/42.55 sec, 26.95/26.95 sec, 35.55/35.55 sec, 40.4/40.4 sec, 35.37/35.37 sec, 22.75/22.75 sec, 26.4/26.4 sec, 7.65/7.65 sec, 11.01/11.01 sec, 13.22/13.22 sec, 14.65/14.65 sec, 8.65/8.65 sec )
[LOG] Total clause size reduction: 528707 --> 77891 (71300 --> 10379, 69102 --> 5439, 88298 --> 11680, 3977 --> 219, 23424 --> 1442, 25650 --> 1578, 25286 --> 1563, 29946 --> 1928, 22172 --> 1375, 23205 --> 1397, 24840 --> 1367, 20915 --> 2373, 54648 --> 5293, 1479 --> 36, 1806 --> 77, 510 --> 17, 1512 --> 49, 996 --> 32, 8134 --> 6498, 3927 --> 2868, 10834 --> 6936, 219 --> 219, 1430 --> 1189, 1464 --> 1232, 1538 --> 1344, 1820 --> 1522, 1328 --> 1229, 1364 --> 1139, 1316 --> 1208, 1282 --> 1281, 4861 --> 4861, 31 --> 31, 45 --> 42, 12 --> 12, 27 --> 27, 9 --> 9 )
[LOG] Average clause size reduction: 53.238 --> 7.84322 (99.8599 --> 14.5364, 98.8584 --> 7.78112, 97.8914 --> 12.949, 94.6905 --> 5.21429, 95.6082 --> 5.88571, 94.6494 --> 5.82288, 93.6519 --> 5.78889, 92.7121 --> 5.96904, 91.6198 --> 5.68182, 90.6445 --> 5.45703, 89.6751 --> 4.93502, 88.6229 --> 10.0551, 87.8585 --> 8.50965, 82.1667 --> 2, 82.0909 --> 3.5, 72.8571 --> 2.42857, 79.5789 --> 2.57895, 76.6154 --> 2.46154, 13.4224 --> 10.7228, 6.70137 --> 4.8942, 12.6418 --> 8.09335, 5.34146 --> 5.34146, 5.88477 --> 4.893, 5.6092 --> 4.72031, 5.7603 --> 5.03371, 5.8147 --> 4.86262, 5.60338 --> 5.18565, 5.4127 --> 4.51984, 4.85609 --> 4.45756, 7.7697 --> 7.76364, 8.12876 --> 8.12876, 1.9375 --> 1.9375, 2.8125 --> 2.625, 2.4 --> 2.4, 1.92857 --> 1.92857, 1.8 --> 1.8 )
[LOG] Overall execution time: 1181.69 sec CPU time.
[LOG] Overall execution time: 1185 sec real time.
Synthesis time: 1184.59 sec (Real time) / 1179.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.47 sec (Real time) / 2.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1202.88 sec (Real time) / 1202.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 13863 21 61 1 13763
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 979.03 sec CPU time.
[LOG] Relation determinization time: 982 sec real time.
[LOG] Final circuit size: 10502 new AND gates.
[LOG] Size before ABC: 24484 AND gates.
[LOG] Size after ABC: 10502 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 976.57/977 sec (10.3/11 sec, 14.64/14 sec, 20.02/20 sec, 7.33/8 sec, 21.41/21 sec, 16.78/17 sec, 27.39/27 sec, 31.63/32 sec, 35.47/35 sec, 37.21/38 sec, 35.87/36 sec, 23.11/23 sec, 52.19/52 sec, 54.2/54 sec, 0.28/0 sec, 4.9/5 sec, 14.86/15 sec, 15.18/15 sec, 0.37/1 sec, 29.54/29 sec, 26.67/27 sec, 24.4/24 sec, 23.27/24 sec, 17.75/17 sec, 39.27/40 sec, 23.52/23 sec, 45.13/45 sec, 53.73/54 sec, 37.68/38 sec, 43.77/44 sec, 28.03/28 sec, 46.22/46 sec, 20.02/20 sec, 14.38/14 sec, 18.62/19 sec, 20.02/20 sec, 22.57/22 sec, 18.84/19 sec )
[LOG] Nr of iterations: 7811 (599, 404, 677, 38, 168, 167, 198, 195, 239, 279, 297, 234, 319, 170, 13, 22, 17, 10, 12, 551, 384, 663, 37, 147, 152, 178, 181, 225, 259, 281, 233, 265, 135, 12, 20, 16, 9, 5 )
[LOG] Total clause computation time: 196.5/192 sec (1.12/1.12 sec, 1.24/1.24 sec, 5.21/5.21 sec, 6.83/6.83 sec, 0.61/0.61 sec, 0.54/0.54 sec, 0.52/0.52 sec, 0.57/0.57 sec, 0.77/0.77 sec, 0.96/0.96 sec, 1.21/1.21 sec, 1.14/1.14 sec, 5.46/5.46 sec, 26.59/26.59 sec, 0.03/0.03 sec, 4.5/4.5 sec, 4.75/4.75 sec, 6.22/6.22 sec, 0.05/0.05 sec, 15.3/15.3 sec, 1.11/1.11 sec, 12.28/12.28 sec, 17.35/17.35 sec, 0.65/0.65 sec, 1.04/1.04 sec, 1.13/1.13 sec, 0.98/0.98 sec, 1.1/1.1 sec, 1.32/1.32 sec, 1.35/1.35 sec, 1.34/1.34 sec, 14.33/14.33 sec, 12.38/12.38 sec, 6.56/6.56 sec, 7.43/7.43 sec, 7.13/7.13 sec, 13.4/13.4 sec, 12/12 sec )
[LOG] Total clause minimization time: 776.39/780 sec (9.15/9.15 sec, 13.3/13.3 sec, 14.74/14.74 sec, 0.4/0.4 sec, 20.69/20.69 sec, 16.15/16.15 sec, 26.77/26.77 sec, 30.93/30.93 sec, 34.57/34.57 sec, 36.14/36.14 sec, 34.51/34.51 sec, 21.84/21.84 sec, 46.58/46.58 sec, 27.44/27.44 sec, 0.09/0.09 sec, 0.24/0.24 sec, 9.96/9.96 sec, 8.8/8.8 sec, 0.13/0.13 sec, 14.17/14.17 sec, 25.47/25.47 sec, 12.06/12.06 sec, 5.86/5.86 sec, 17.04/17.04 sec, 38.18/38.18 sec, 22.32/22.32 sec, 44.08/44.08 sec, 52.57/52.57 sec, 36.3/36.3 sec, 42.34/42.34 sec, 26.62/26.62 sec, 31.83/31.83 sec, 7.57/7.57 sec, 7.75/7.75 sec, 11.1/11.1 sec, 12.83/12.83 sec, 9.09/9.09 sec, 6.78/6.78 sec )
[LOG] Total clause size reduction: 439800 --> 59055 (63986 --> 8255, 42718 --> 2883, 70980 --> 9064, 3848 --> 182, 17201 --> 915, 16932 --> 888, 19897 --> 1056, 19400 --> 1052, 23562 --> 1288, 27244 --> 1538, 28712 --> 1538, 22368 --> 1282, 30210 --> 2781, 15886 --> 1682, 1116 --> 23, 1932 --> 55, 1456 --> 31, 810 --> 17, 979 --> 41, 7243 --> 5758, 2639 --> 2039, 8795 --> 5778, 182 --> 182, 711 --> 635, 747 --> 699, 863 --> 768, 916 --> 832, 1155 --> 1012, 1345 --> 1203, 1384 --> 1185, 1282 --> 1105, 2109 --> 2109, 1060 --> 1060, 23 --> 23, 52 --> 39, 31 --> 31, 17 --> 17, 9 --> 9 )
[LOG] Average clause size reduction: 56.3052 --> 7.56049 (106.821 --> 13.7813, 105.738 --> 7.13614, 104.845 --> 13.3885, 101.263 --> 4.78947, 102.387 --> 5.44643, 101.389 --> 5.31737, 100.49 --> 5.33333, 99.4872 --> 5.39487, 98.5858 --> 5.38912, 97.6487 --> 5.51254, 96.6734 --> 5.17845, 95.5897 --> 5.47863, 94.7022 --> 8.71787, 93.4471 --> 9.89412, 85.8462 --> 1.76923, 87.8182 --> 2.5, 85.6471 --> 1.82353, 81 --> 1.7, 81.5833 --> 3.41667, 13.1452 --> 10.4501, 6.8724 --> 5.3099, 13.2655 --> 8.71493, 4.91892 --> 4.91892, 4.83673 --> 4.31973, 4.91447 --> 4.59868, 4.84831 --> 4.31461, 5.06077 --> 4.59669, 5.13333 --> 4.49778, 5.19305 --> 4.64479, 4.92527 --> 4.21708, 5.50215 --> 4.74249, 7.95849 --> 7.95849, 7.85185 --> 7.85185, 1.91667 --> 1.91667, 2.6 --> 1.95, 1.9375 --> 1.9375, 1.88889 --> 1.88889, 1.8 --> 1.8 )
[LOG] Overall execution time: 979.03 sec CPU time.
[LOG] Overall execution time: 982 sec real time.
Synthesis time: 981.29 sec (Real time) / 977.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.22 sec (Real time) / 2.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1146.76 sec (Real time) / 1146.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 11239 23 65 1 11132
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.81 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1826 new AND gates.
[LOG] Size before ABC: 3392 AND gates.
[LOG] Size after ABC: 1825 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.75/7 sec (0/0 sec, 0.05/0 sec, 0.09/0 sec, 0.01/0 sec, 0.12/0 sec, 0.02/0 sec, 1.33/2 sec, 0.65/0 sec, 0.36/1 sec, 0.36/0 sec, 0.48/0 sec, 0.37/1 sec, 0.53/0 sec, 0.54/1 sec, 1.24/1 sec, 0.6/1 sec )
[LOG] Nr of iterations: 1045 (11, 9, 10, 6, 21, 11, 387, 81, 9, 4, 9, 5, 11, 10, 381, 80 )
[LOG] Total clause computation time: 1.83/2 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.23/0.23 sec, 0.29/0.29 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.36/0.36 sec, 0.08/0.08 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 4.81/5 sec (0/0 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 1.3/1.3 sec, 0.51/0.51 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.37/0.37 sec, 0.17/0.17 sec, 1.16/1.16 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 24704 --> 6995 (460 --> 21, 360 --> 39, 396 --> 23, 215 --> 9, 840 --> 73, 410 --> 33, 15440 --> 2921, 3120 --> 484, 17 --> 17, 16 --> 16, 23 --> 23, 9 --> 9, 23 --> 23, 33 --> 33, 2858 --> 2787, 484 --> 484 )
[LOG] Average clause size reduction: 23.6402 --> 6.69378 (41.8182 --> 1.90909, 40 --> 4.33333, 39.6 --> 2.3, 35.8333 --> 1.5, 40 --> 3.47619, 37.2727 --> 3, 39.8966 --> 7.5478, 38.5185 --> 5.97531, 1.88889 --> 1.88889, 4 --> 4, 2.55556 --> 2.55556, 1.8 --> 1.8, 2.09091 --> 2.09091, 3.3 --> 3.3, 7.50131 --> 7.31496, 6.05 --> 6.05 )
[LOG] Overall execution time: 6.81 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.27 sec (Real time) / 7.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.46 sec (Real time) / 7.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2060 7 31 1 2015
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 16.37 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 2332 new AND gates.
[LOG] Size before ABC: 4574 AND gates.
[LOG] Size after ABC: 2331 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.24/17 sec (0.01/0 sec, 0.11/1 sec, 0.01/0 sec, 0.54/0 sec, 0.02/0 sec, 0.9/1 sec, 1.03/1 sec, 1.24/1 sec, 2.84/3 sec, 0.93/1 sec, 0.76/1 sec, 0.63/1 sec, 0.67/0 sec, 0.83/1 sec, 0.58/1 sec, 0.87/0 sec, 1.19/2 sec, 1.13/1 sec, 1.31/1 sec, 0.64/1 sec )
[LOG] Nr of iterations: 1765 (6, 21, 6, 126, 9, 168, 141, 173, 228, 79, 3, 10, 5, 62, 8, 164, 88, 171, 221, 76 )
[LOG] Total clause computation time: 4.15/7 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.4/0.4 sec, 0.17/0.17 sec, 0.41/0.41 sec, 0.51/0.51 sec, 0.39/0.39 sec, 0.32/0.32 sec, 0.27/0.27 sec, 0.1/0.1 sec, 0.42/0.42 sec, 0.09/0.09 sec, 0.31/0.31 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 11.92/10 sec (0/0 sec, 0.1/0.1 sec, 0/0 sec, 0.46/0.46 sec, 0/0 sec, 0.85/0.85 sec, 0.85/0.85 sec, 1.09/1.09 sec, 2.42/2.42 sec, 0.74/0.74 sec, 0.34/0.34 sec, 0.11/0.11 sec, 0.27/0.27 sec, 0.5/0.5 sec, 0.31/0.31 sec, 0.76/0.76 sec, 0.76/0.76 sec, 1.04/1.04 sec, 0.99/0.99 sec, 0.33/0.33 sec )
[LOG] Total clause size reduction: 51117 --> 10902 (275 --> 13, 1080 --> 117, 265 --> 9, 6500 --> 1060, 408 --> 15, 8350 --> 947, 6860 --> 1105, 8256 --> 947, 10669 --> 1558, 3588 --> 557, 5 --> 5, 43 --> 43, 9 --> 9, 347 --> 310, 15 --> 15, 915 --> 822, 573 --> 529, 937 --> 821, 1489 --> 1487, 533 --> 533 )
[LOG] Average clause size reduction: 28.9615 --> 6.17677 (45.8333 --> 2.16667, 51.4286 --> 5.57143, 44.1667 --> 1.5, 51.5873 --> 8.4127, 45.3333 --> 1.66667, 49.7024 --> 5.6369, 48.6525 --> 7.83688, 47.7225 --> 5.47399, 46.7939 --> 6.83333, 45.4177 --> 7.05063, 1.66667 --> 1.66667, 4.3 --> 4.3, 1.8 --> 1.8, 5.59677 --> 5, 1.875 --> 1.875, 5.57927 --> 5.0122, 6.51136 --> 6.01136, 5.47953 --> 4.80117, 6.73756 --> 6.72851, 7.01316 --> 7.01316 )
[LOG] Overall execution time: 16.37 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.94 sec (Real time) / 16.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.31 sec (Real time) / 23.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2617 9 36 1 2563
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 4623.69 sec CPU time.
[LOG] Relation determinization time: 4632 sec real time.
[LOG] Final circuit size: 35946 new AND gates.
[LOG] Size before ABC: 79090 AND gates.
[LOG] Size after ABC: 35945 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 4622.71/4623 sec (0.02/0 sec, 0.52/1 sec, 0.04/0 sec, 2.9/3 sec, 0.04/0 sec, 7.4/7 sec, 0.17/0 sec, 28.34/29 sec, 134.01/134 sec, 643.71/643 sec, 347.54/348 sec, 194.34/194 sec, 392.06/392 sec, 312.81/313 sec, 303.01/303 sec, 348.53/349 sec, 183.38/183 sec, 305.71/306 sec, 256.75/257 sec, 280.71/280 sec, 503.43/504 sec, 377.29/377 sec )
[LOG] Nr of iterations: 17670 (5, 11, 10, 16, 9, 329, 31, 1609, 2300, 3878, 903, 3, 10, 6, 13, 5, 24, 24, 1603, 2227, 3757, 897 )
[LOG] Total clause computation time: 1530.61/1527 sec (0/0 sec, 0.46/0.46 sec, 0.01/0.01 sec, 0.98/0.98 sec, 0.01/0.01 sec, 0.67/0.67 sec, 0.03/0.03 sec, 2.07/2.07 sec, 5.3/5.3 sec, 34.64/34.64 sec, 89.82/89.82 sec, 152.1/152.1 sec, 357.29/357.29 sec, 145.13/145.13 sec, 78.87/78.87 sec, 160.42/160.42 sec, 72.67/72.67 sec, 211.56/211.56 sec, 13.73/13.73 sec, 13.4/13.4 sec, 21.26/21.26 sec, 170.19/170.19 sec )
[LOG] Total clause minimization time: 3088.09/3091 sec (0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 1.9/1.9 sec, 0.01/0.01 sec, 6.72/6.72 sec, 0.11/0.11 sec, 26.23/26.23 sec, 128.63/128.63 sec, 608.85/608.85 sec, 257.43/257.43 sec, 42.13/42.13 sec, 34.62/34.62 sec, 167.55/167.55 sec, 223.99/223.99 sec, 187.97/187.97 sec, 110.54/110.54 sec, 94.01/94.01 sec, 242.66/242.66 sec, 266.93/266.93 sec, 480.94/480.94 sec, 206.82/206.82 sec )
[LOG] Total clause size reduction: 590985 --> 170090 (256 --> 9, 630 --> 43, 558 --> 29, 915 --> 62, 480 --> 21, 19352 --> 3124, 1740 --> 153, 91656 --> 14935, 128744 --> 21067, 213235 --> 42208, 48708 --> 9349, 5 --> 5, 43 --> 43, 14 --> 14, 49 --> 49, 9 --> 9, 54 --> 42, 107 --> 107, 14854 --> 13095, 20005 --> 17558, 40309 --> 38906, 9262 --> 9262 )
[LOG] Average clause size reduction: 33.4457 --> 9.62592 (51.2 --> 1.8, 57.2727 --> 3.90909, 55.8 --> 2.9, 57.1875 --> 3.875, 53.3333 --> 2.33333, 58.8207 --> 9.49544, 56.129 --> 4.93548, 56.9646 --> 9.28216, 55.9757 --> 9.15957, 54.9858 --> 10.884, 53.9402 --> 10.3533, 1.66667 --> 1.66667, 4.3 --> 4.3, 2.33333 --> 2.33333, 3.76923 --> 3.76923, 1.8 --> 1.8, 2.25 --> 1.75, 4.45833 --> 4.45833, 9.26638 --> 8.16906, 8.98294 --> 7.88415, 10.729 --> 10.3556, 10.3255 --> 10.3255 )
[LOG] Overall execution time: 4623.69 sec CPU time.
[LOG] Overall execution time: 4632 sec real time.
Synthesis time: 4632.55 sec (Real time) / 4613.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.07 sec (Real time) / 5.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3863.44 sec (Real time) / 3862.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 36295 11 42 1 36232
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 481.13 sec CPU time.
[LOG] Relation determinization time: 485 sec real time.
[LOG] Final circuit size: 15190 new AND gates.
[LOG] Size before ABC: 37252 AND gates.
[LOG] Size after ABC: 15190 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 480.35/480 sec (10.63/11 sec, 17.09/17 sec, 31.45/32 sec, 2.38/2 sec, 28.82/29 sec, 32.03/32 sec, 56.09/56 sec, 21.23/21 sec, 41.29/42 sec, 0.32/0 sec, 4.98/5 sec, 19.65/20 sec, 0.3/0 sec, 34.79/35 sec, 21.61/21 sec, 19.72/20 sec, 14.83/15 sec, 17.26/17 sec, 15.7/16 sec, 16.63/17 sec, 13.92/13 sec, 13.58/13 sec, 10.81/11 sec, 10.94/11 sec, 11.22/11 sec, 13.08/13 sec )
[LOG] Nr of iterations: 9233 (1730, 464, 1274, 21, 298, 284, 344, 131, 191, 8, 11, 16, 5, 1722, 430, 1072, 17, 293, 276, 337, 90, 190, 7, 10, 8, 4 )
[LOG] Total clause computation time: 94.5/104 sec (0.96/0.96 sec, 0.98/0.98 sec, 3.96/3.96 sec, 2/2 sec, 0.84/0.84 sec, 0.94/0.94 sec, 0.99/0.99 sec, 3.65/3.65 sec, 12.61/12.61 sec, 0.05/0.05 sec, 4.61/4.61 sec, 4.89/4.89 sec, 0.04/0.04 sec, 4.69/4.69 sec, 0.97/0.97 sec, 4.34/4.34 sec, 10.26/10.26 sec, 0.59/0.59 sec, 0.68/0.68 sec, 0.67/0.67 sec, 4.75/4.75 sec, 5.66/5.66 sec, 6.35/6.35 sec, 7.71/7.71 sec, 5.77/5.77 sec, 5.54/5.54 sec )
[LOG] Total clause minimization time: 382.71/376 sec (9.63/9.63 sec, 16.02/16.02 sec, 27.4/27.4 sec, 0.22/0.22 sec, 27.79/27.79 sec, 30.91/30.91 sec, 54.88/54.88 sec, 17.39/17.39 sec, 28.45/28.45 sec, 0.04/0.04 sec, 0.15/0.15 sec, 14.55/14.55 sec, 0.02/0.02 sec, 29.96/29.96 sec, 20.58/20.58 sec, 15.29/15.29 sec, 4.53/4.53 sec, 16.61/16.61 sec, 14.98/14.98 sec, 15.89/15.89 sec, 9.12/9.12 sec, 7.85/7.85 sec, 4.4/4.4 sec, 3.18/3.18 sec, 5.39/5.39 sec, 7.48/7.48 sec )
[LOG] Total clause size reduction: 390560 --> 96030 (126217 --> 28109, 33336 --> 3365, 90383 --> 19124, 1400 --> 102, 20493 --> 1709, 19244 --> 1692, 22981 --> 1876, 8580 --> 1044, 12350 --> 1673, 448 --> 13, 630 --> 25, 930 --> 39, 244 --> 7, 27941 --> 19073, 2889 --> 2191, 14959 --> 9344, 80 --> 80, 1667 --> 1424, 1607 --> 1292, 1814 --> 1503, 634 --> 612, 1673 --> 1673, 13 --> 13, 25 --> 25, 15 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 42.3004 --> 10.4007 (72.9578 --> 16.248, 71.8448 --> 7.25216, 70.9443 --> 15.011, 66.6667 --> 4.85714, 68.7685 --> 5.7349, 67.7606 --> 5.95775, 66.8052 --> 5.45349, 65.4962 --> 7.96947, 64.6597 --> 8.75916, 56 --> 1.625, 57.2727 --> 2.27273, 58.125 --> 2.4375, 48.8 --> 1.4, 16.2259 --> 11.0761, 6.7186 --> 5.09535, 13.9543 --> 8.71642, 4.70588 --> 4.70588, 5.68942 --> 4.86007, 5.82246 --> 4.68116, 5.38279 --> 4.45994, 7.04444 --> 6.8, 8.80526 --> 8.80526, 1.85714 --> 1.85714, 2.5 --> 2.5, 1.875 --> 1.875, 1.75 --> 1.75 )
[LOG] Overall execution time: 481.13 sec CPU time.
[LOG] Overall execution time: 485 sec real time.
Synthesis time: 484.72 sec (Real time) / 482.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.60 sec (Real time) / 2.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 936.03 sec (Real time) / 935.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 15607 13 47 1 15534
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 1460.68 sec CPU time.
[LOG] Relation determinization time: 1468 sec real time.
[LOG] Final circuit size: 25033 new AND gates.
[LOG] Size before ABC: 71967 AND gates.
[LOG] Size after ABC: 25033 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1459.4/1460 sec (24.9/25 sec, 47.57/48 sec, 119.18/119 sec, 14.62/14 sec, 54.32/55 sec, 73.49/73 sec, 124.21/125 sec, 166.57/166 sec, 42.1/42 sec, 83.14/83 sec, 0.67/1 sec, 0.62/1 sec, 13.33/13 sec, 0.65/1 sec, 111.73/112 sec, 54.5/54 sec, 60.05/60 sec, 33/33 sec, 56.35/57 sec, 60.31/60 sec, 60.32/60 sec, 62.46/63 sec, 38.26/38 sec, 33.79/34 sec, 23.67/24 sec, 22.06/22 sec, 33.41/33 sec, 44.12/44 sec )
[LOG] Nr of iterations: 16593 (3710, 634, 2349, 20, 235, 301, 328, 537, 110, 138, 12, 12, 6, 11, 3694, 612, 2231, 18, 228, 298, 322, 524, 94, 136, 11, 8, 5, 9 )
[LOG] Total clause computation time: 244.85/243 sec (1.62/1.62 sec, 2.2/2.2 sec, 12.14/12.14 sec, 13.84/13.84 sec, 1.25/1.25 sec, 1.59/1.59 sec, 1.72/1.72 sec, 3.08/3.08 sec, 7.14/7.14 sec, 39.01/39.01 sec, 0.13/0.13 sec, 0.06/0.06 sec, 7.37/7.37 sec, 0.14/0.14 sec, 12.89/12.89 sec, 2.24/2.24 sec, 10.84/10.84 sec, 20.89/20.89 sec, 1/1 sec, 1.17/1.17 sec, 1.21/1.21 sec, 1.78/1.78 sec, 8.42/8.42 sec, 22.01/22.01 sec, 13.79/13.79 sec, 11.57/11.57 sec, 18.87/18.87 sec, 26.88/26.88 sec )
[LOG] Total clause minimization time: 1207.05/1206 sec (23.21/23.21 sec, 45.19/45.19 sec, 106.74/106.74 sec, 0.42/0.42 sec, 52.74/52.74 sec, 71.54/71.54 sec, 122.1/122.1 sec, 163.1/163.1 sec, 34.56/34.56 sec, 43.72/43.72 sec, 0.1/0.1 sec, 0.17/0.17 sec, 5.56/5.56 sec, 0.12/0.12 sec, 98.05/98.05 sec, 52.13/52.13 sec, 48.84/48.84 sec, 12.01/12.01 sec, 55.23/55.23 sec, 59/59 sec, 58.99/58.99 sec, 60.48/60.48 sec, 29.73/29.73 sec, 11.66/11.66 sec, 9.76/9.76 sec, 10.37/10.37 sec, 14.42/14.42 sec, 17.11/17.11 sec )
[LOG] Total clause size reduction: 779408 --> 191935 (300429 --> 65147, 50640 --> 4896, 185492 --> 39717, 1482 --> 93, 18018 --> 1362, 22800 --> 1706, 24525 --> 1813, 39664 --> 3186, 7957 --> 757, 9864 --> 1211, 781 --> 21, 770 --> 30, 345 --> 9, 680 --> 20, 64753 --> 39643, 4557 --> 3211, 36916 --> 20906, 86 --> 86, 1295 --> 1088, 1682 --> 1391, 1760 --> 1382, 3053 --> 2402, 602 --> 601, 1195 --> 1195, 21 --> 21, 15 --> 15, 9 --> 9, 17 --> 17 )
[LOG] Average clause size reduction: 46.9721 --> 11.5672 (80.9782 --> 17.5598, 79.8738 --> 7.7224, 78.9664 --> 16.908, 74.1 --> 4.65, 76.6723 --> 5.79574, 75.7475 --> 5.66777, 74.7713 --> 5.52744, 73.8622 --> 5.93296, 72.3364 --> 6.88182, 71.4783 --> 8.77536, 65.0833 --> 1.75, 64.1667 --> 2.5, 57.5 --> 1.5, 61.8182 --> 1.81818, 17.5292 --> 10.7317, 7.44608 --> 5.24673, 16.5468 --> 9.37069, 4.77778 --> 4.77778, 5.67982 --> 4.77193, 5.6443 --> 4.66779, 5.46584 --> 4.29193, 5.82634 --> 4.58397, 6.40426 --> 6.39362, 8.78676 --> 8.78676, 1.90909 --> 1.90909, 1.875 --> 1.875, 1.8 --> 1.8, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 1460.68 sec CPU time.
[LOG] Overall execution time: 1468 sec real time.
Synthesis time: 1468.60 sec (Real time) / 1461.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.72 sec (Real time) / 3.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2175.75 sec (Real time) / 2175.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 25505 15 52 1 25424
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9972.87 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9992.58 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 6359.59 sec (Real time) / 6352.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 5.04 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1424 new AND gates.
[LOG] Size before ABC: 2708 AND gates.
[LOG] Size after ABC: 1422 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5/5 sec (0/0 sec, 0.03/0 sec, 0.05/0 sec, 0/0 sec, 0.12/0 sec, 0.02/0 sec, 1.1/1 sec, 0.52/1 sec, 0.27/0 sec, 0.36/0 sec, 0.34/1 sec, 0.25/0 sec, 0.37/0 sec, 0.34/1 sec, 0.84/1 sec, 0.39/0 sec )
[LOG] Nr of iterations: 938 (8, 5, 8, 5, 35, 8, 346, 86, 4, 4, 7, 4, 14, 6, 333, 65 )
[LOG] Total clause computation time: 1.52/0 sec (0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.16/0.16 sec, 0.3/0.3 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.08/0.08 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 3.39/5 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 1/1 sec, 0.4/0.4 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.22/0.22 sec, 0.13/0.13 sec, 0.24/0.24 sec, 0.11/0.11 sec, 0.76/0.76 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 22593 --> 5927 (322 --> 19, 180 --> 16, 308 --> 18, 172 --> 7, 1428 --> 155, 287 --> 24, 13800 --> 2486, 3315 --> 494, 7 --> 7, 16 --> 16, 18 --> 18, 7 --> 7, 33 --> 29, 18 --> 18, 2357 --> 2288, 325 --> 325 )
[LOG] Average clause size reduction: 24.0864 --> 6.31876 (40.25 --> 2.375, 36 --> 3.2, 38.5 --> 2.25, 34.4 --> 1.4, 40.8 --> 4.42857, 35.875 --> 3, 39.8844 --> 7.18497, 38.5465 --> 5.74419, 1.75 --> 1.75, 4 --> 4, 2.57143 --> 2.57143, 1.75 --> 1.75, 2.35714 --> 2.07143, 3 --> 3, 7.07808 --> 6.87087, 5 --> 5 )
[LOG] Overall execution time: 5.04 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.45 sec (Real time) / 5.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.91 sec (Real time) / 6.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1649 7 31 1 1605
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 140.93 sec CPU time.
[LOG] Relation determinization time: 142 sec real time.
[LOG] Final circuit size: 7617 new AND gates.
[LOG] Size before ABC: 16056 AND gates.
[LOG] Size after ABC: 7616 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 140.58/141 sec (0.02/0 sec, 0.78/1 sec, 0.02/0 sec, 1.54/2 sec, 0.04/0 sec, 4.78/4 sec, 2.69/3 sec, 9.14/9 sec, 31.08/31 sec, 10.71/11 sec, 6.75/7 sec, 4.61/4 sec, 4.48/5 sec, 7.26/7 sec, 4.28/5 sec, 7.37/7 sec, 7.79/8 sec, 9.33/9 sec, 20.7/21 sec, 7.21/7 sec )
[LOG] Nr of iterations: 4822 (6, 25, 9, 97, 10, 445, 112, 495, 1045, 235, 3, 11, 8, 55, 7, 436, 62, 489, 1042, 230 )
[LOG] Total clause computation time: 33.51/35 sec (0/0 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.02/0.02 sec, 0.57/0.57 sec, 0.87/0.87 sec, 0.82/0.82 sec, 2.66/2.66 sec, 2.08/2.08 sec, 4.2/4.2 sec, 3.23/3.23 sec, 2.12/2.12 sec, 2.97/2.97 sec, 2.48/2.48 sec, 0.82/0.82 sec, 3.91/3.91 sec, 1.06/1.06 sec, 2.19/2.19 sec, 3.12/3.12 sec )
[LOG] Total clause minimization time: 106.47/104 sec (0.02/0.02 sec, 0.65/0.65 sec, 0.01/0.01 sec, 1.26/1.26 sec, 0.01/0.01 sec, 4.2/4.2 sec, 1.8/1.8 sec, 8.27/8.27 sec, 28.36/28.36 sec, 8.56/8.56 sec, 2.52/2.52 sec, 1.35/1.35 sec, 2.34/2.34 sec, 4.26/4.26 sec, 1.78/1.78 sec, 6.51/6.51 sec, 3.85/3.85 sec, 8.23/8.23 sec, 18.44/18.44 sec, 4.05/4.05 sec )
[LOG] Total clause size reduction: 138746 --> 35034 (280 --> 13, 1320 --> 159, 432 --> 15, 5088 --> 712, 468 --> 19, 22644 --> 3517, 5550 --> 894, 24206 --> 3431, 50112 --> 8389, 10998 --> 1829, 5 --> 5, 48 --> 48, 15 --> 15, 294 --> 274, 13 --> 13, 3413 --> 2730, 337 --> 327, 3376 --> 2632, 8363 --> 8228, 1784 --> 1784 )
[LOG] Average clause size reduction: 28.7735 --> 7.26545 (46.6667 --> 2.16667, 52.8 --> 6.36, 48 --> 1.66667, 52.4536 --> 7.34021, 46.8 --> 1.9, 50.8854 --> 7.90337, 49.5536 --> 7.98214, 48.901 --> 6.93131, 47.9541 --> 8.02775, 46.8 --> 7.78298, 1.66667 --> 1.66667, 4.36364 --> 4.36364, 1.875 --> 1.875, 5.34545 --> 4.98182, 1.85714 --> 1.85714, 7.82798 --> 6.26147, 5.43548 --> 5.27419, 6.90389 --> 5.38241, 8.02591 --> 7.89635, 7.75652 --> 7.75652 )
[LOG] Overall execution time: 140.93 sec CPU time.
[LOG] Overall execution time: 142 sec real time.
Synthesis time: 142.34 sec (Real time) / 141.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.95 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 262.99 sec (Real time) / 262.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 7901 9 37 1 7846
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9979.09 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9974.12 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9979.57 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
