arch                    	circuit	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
soft_fpu_arch_timing.xml	bfly.v 	cdb2fff     	success   	     	20241              	20305                	14511               	5240                  	73          	73           	4983   	193   	64         	-1          	-1      	1065278              	37.7907       	-10254.7            	-37.7907            	374324           	24                               	1.15544e+07           	1.14215e+07          	1.27224e+07       	2387.39              	38.5621            	-10824.3 	-38.5621 	-33.2729	-0.0851 	5.17           	0.31          	-1          	-1          	-1      	9.87     	71.48     	22.69               	163.97               	454384     	226200      	70432      
soft_fpu_arch_timing.xml	bgm.v  	cdb2fff     	success   	     	44555              	44587                	31553               	11290                 	107         	107          	11001  	257   	32         	-1          	-1      	3465614              	36.1826       	-24706.4            	-36.1826            	893317           	26                               	2.52697e+07           	2.52147e+07          	2.75739e+07       	2408.42              	38.7055            	-26075.6 	-38.7055 	-42.219 	-0.0851 	49.12          	0.74          	-1          	-1          	-1      	21.39    	182.33    	51.59               	665.49               	975400     	553044      	179432     
soft_fpu_arch_timing.xml	dscg.v 	cdb2fff     	success   	     	16405              	16469                	11487               	4249                  	66          	66           	4056   	129   	64         	-1          	-1      	773769               	34.8394       	-8297.31            	-34.8394            	300947           	26                               	9.38847e+06           	9.29679e+06          	1.03689e+07       	2380.36              	36.9332            	-8741.89 	-36.9332 	-30.8458	-0.0851 	4.54           	0.32          	-1          	-1          	-1      	5.99     	41.02     	15.07               	124.36               	371100     	226016      	70380      
soft_fpu_arch_timing.xml	fir.v  	cdb2fff     	success   	     	19869              	19901                	14238               	5091                  	72          	72           	4898   	161   	32         	-1          	-1      	1042294              	35.0807       	-9852.52            	-35.0807            	351114           	25                               	1.12312e+07           	1.12267e+07          	1.23715e+07       	2386.47              	36.9064            	-10391.1 	-36.9064 	-34.8398	-0.0851 	4.97           	0.31          	-1          	-1          	-1      	7.16     	53.37     	16.88               	139.24               	443336     	199724      	73072      
soft_fpu_arch_timing.xml	mm3.v  	cdb2fff     	success   	     	14824              	14856                	10739               	3856                  	63          	63           	3631   	193   	32         	-1          	-1      	688423               	33.2547       	-6944.4             	-33.2547            	257949           	27                               	8.52897e+06           	8.32269e+06          	9.43389e+06       	2376.89              	35.9145            	-7391    	-35.9145 	-20.9684	-0.0851 	1.84           	0.17          	-1          	-1          	-1      	5.27     	35.12     	14.53               	90.21                	335776     	143800      	54668      
soft_fpu_arch_timing.xml	ode.v  	cdb2fff     	success   	     	9639               	9711                 	6604                	2535                  	51          	51           	2333   	130   	72         	-1          	-1      	345979               	34.068        	-4763.34            	-34.068             	160970           	25                               	5.50353e+06           	5.34767e+06          	6.13592e+06       	2359.06              	35.584             	-5050.53 	-35.584  	-34.4656	-0.0851 	1.71           	0.18          	-1          	-1          	-1      	3.14     	19.78     	7.64                	50.30                	221880     	145112      	50796      
soft_fpu_arch_timing.xml	syn2.v 	cdb2fff     	success   	     	18376              	18504                	13089               	4804                  	70          	70           	4515   	161   	128        	-1          	-1      	932965               	33.6064       	-8894.8             	-33.6064            	339071           	26                               	1.05986e+07           	1.03488e+07          	1.16843e+07       	2384.55              	35.9356            	-9411.18 	-35.9356 	-25.0298	-0.0851 	9.42           	0.34          	-1          	-1          	-1      	7.77     	46.62     	16.30               	142.61               	416452     	253144      	74208      
