<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002268A1-20030102-M00001.NB SYSTEM "US20030002268A1-20030102-M00001.NB" NDATA NB>
<!ENTITY US20030002268A1-20030102-M00001.TIF SYSTEM "US20030002268A1-20030102-M00001.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-M00002.NB SYSTEM "US20030002268A1-20030102-M00002.NB" NDATA NB>
<!ENTITY US20030002268A1-20030102-M00002.TIF SYSTEM "US20030002268A1-20030102-M00002.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-M00003.NB SYSTEM "US20030002268A1-20030102-M00003.NB" NDATA NB>
<!ENTITY US20030002268A1-20030102-M00003.TIF SYSTEM "US20030002268A1-20030102-M00003.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-M00004.NB SYSTEM "US20030002268A1-20030102-M00004.NB" NDATA NB>
<!ENTITY US20030002268A1-20030102-M00004.TIF SYSTEM "US20030002268A1-20030102-M00004.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-M00005.NB SYSTEM "US20030002268A1-20030102-M00005.NB" NDATA NB>
<!ENTITY US20030002268A1-20030102-M00005.TIF SYSTEM "US20030002268A1-20030102-M00005.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-M00006.NB SYSTEM "US20030002268A1-20030102-M00006.NB" NDATA NB>
<!ENTITY US20030002268A1-20030102-M00006.TIF SYSTEM "US20030002268A1-20030102-M00006.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-M00007.NB SYSTEM "US20030002268A1-20030102-M00007.NB" NDATA NB>
<!ENTITY US20030002268A1-20030102-M00007.TIF SYSTEM "US20030002268A1-20030102-M00007.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00000.TIF SYSTEM "US20030002268A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00001.TIF SYSTEM "US20030002268A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00002.TIF SYSTEM "US20030002268A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00003.TIF SYSTEM "US20030002268A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00004.TIF SYSTEM "US20030002268A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00005.TIF SYSTEM "US20030002268A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00006.TIF SYSTEM "US20030002268A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00007.TIF SYSTEM "US20030002268A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00008.TIF SYSTEM "US20030002268A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00009.TIF SYSTEM "US20030002268A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00010.TIF SYSTEM "US20030002268A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00011.TIF SYSTEM "US20030002268A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00012.TIF SYSTEM "US20030002268A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00013.TIF SYSTEM "US20030002268A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00014.TIF SYSTEM "US20030002268A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00015.TIF SYSTEM "US20030002268A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00016.TIF SYSTEM "US20030002268A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00017.TIF SYSTEM "US20030002268A1-20030102-D00017.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00018.TIF SYSTEM "US20030002268A1-20030102-D00018.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00019.TIF SYSTEM "US20030002268A1-20030102-D00019.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00020.TIF SYSTEM "US20030002268A1-20030102-D00020.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00021.TIF SYSTEM "US20030002268A1-20030102-D00021.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00022.TIF SYSTEM "US20030002268A1-20030102-D00022.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00023.TIF SYSTEM "US20030002268A1-20030102-D00023.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00024.TIF SYSTEM "US20030002268A1-20030102-D00024.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00025.TIF SYSTEM "US20030002268A1-20030102-D00025.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00026.TIF SYSTEM "US20030002268A1-20030102-D00026.TIF" NDATA TIF>
<!ENTITY US20030002268A1-20030102-D00027.TIF SYSTEM "US20030002268A1-20030102-D00027.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002268</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10036957</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20011220</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H05K001/11</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>361</class>
<subclass>784000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Ultra-low impedance power interconnection system for electronic packages</title-of-invention>
</technical-information>
<continuity-data>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09885780</doc-number>
<document-date>20010619</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>ABANDONED</parent-status>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09353428</doc-number>
<document-date>19990715</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6304450</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09432878</doc-number>
<document-date>19991102</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6356448</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09353428</doc-number>
<document-date>19990715</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6304450</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09727016</doc-number>
<document-date>20001128</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09785892</doc-number>
<document-date>20010216</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6452113</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09798541</doc-number>
<document-date>20010302</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09727016</doc-number>
<document-date>20001128</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09785892</doc-number>
<document-date>20010216</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6452113</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09432878</doc-number>
<document-date>19991102</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6356448</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-in-part-of>
</continuations>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10036957</doc-number>
<kind-code>A1</kind-code>
<document-date>20011220</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09353428</doc-number>
<document-date>19990715</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6304450</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-in-part-of>
</continuations>
<non-provisional-of-provisional>
<document-id>
<doc-number>60266941</doc-number>
<document-date>20010206</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60277369</doc-number>
<document-date>20010319</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60287860</doc-number>
<document-date>20010501</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60291749</doc-number>
<document-date>20010516</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60291772</doc-number>
<document-date>20010516</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60292125</doc-number>
<document-date>20010518</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60299573</doc-number>
<document-date>20010619</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60301753</doc-number>
<document-date>20010627</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60304929</doc-number>
<document-date>20010711</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60304930</doc-number>
<document-date>20010711</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60310038</doc-number>
<document-date>20010803</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60313338</doc-number>
<document-date>20010817</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60167792</doc-number>
<document-date>19991129</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60171065</doc-number>
<document-date>19991216</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60183474</doc-number>
<document-date>20000218</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60187777</doc-number>
<document-date>20000308</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60196059</doc-number>
<document-date>20000410</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60219506</doc-number>
<document-date>20000720</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60219813</doc-number>
<document-date>20000721</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60222386</doc-number>
<document-date>20000802</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60222407</doc-number>
<document-date>20000802</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60232971</doc-number>
<document-date>20000914</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60183474</doc-number>
<document-date>20000218</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60186769</doc-number>
<document-date>20000303</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60187777</doc-number>
<document-date>20000308</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60196059</doc-number>
<document-date>20000410</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60219506</doc-number>
<document-date>20000720</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60219813</doc-number>
<document-date>20000721</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60222386</doc-number>
<document-date>20000802</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60222407</doc-number>
<document-date>20000802</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60232971</doc-number>
<document-date>20000914</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60251222</doc-number>
<document-date>20001204</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60251223</doc-number>
<document-date>20001204</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60251184</doc-number>
<document-date>20001204</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60266941</doc-number>
<document-date>20010206</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60183474</doc-number>
<document-date>20000218</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60186769</doc-number>
<document-date>20000303</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60187777</doc-number>
<document-date>20000308</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60196059</doc-number>
<document-date>20000410</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Joseph</given-name>
<middle-name>Ted</middle-name>
<family-name>Dibene</family-name>
<name-suffix>II</name-suffix>
</name>
<residence>
<residence-us>
<city>Oceanside</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>David</given-name>
<middle-name>H.</middle-name>
<family-name>Hartke</family-name>
</name>
<residence>
<residence-us>
<city>Durango</city>
<state>CO</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Carl</given-name>
<middle-name>E.</middle-name>
<family-name>Hoge</family-name>
</name>
<residence>
<residence-us>
<city>San Diego</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Edward</given-name>
<middle-name>J.</middle-name>
<family-name>Derian</family-name>
</name>
<residence>
<residence-us>
<city>San Diego</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>GATES &amp; COOPER LLP</name-1>
<name-2>Howard Hughes Center</name-2>
<address>
<address-1>Suite 1050</address-1>
<address-2>6701 Center Drive West</address-2>
<city>Los Angeles</city>
<state>CA</state>
<postalcode>90045</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A power interconnection system comprising a plurality of z-axis compliant connectors passing power and ground signals between a first circuit board to a second circuit board is disclosed. The interconnection system provides for an extremely low impedance through a broad range of frequencies and allows for large amounts of current to pass from one substrate to the next either statically or dynamically. The interconnection system may be located close to the die or may be further away depending upon the system requirements. The interconnection may also be used to take up mechanical tolerances between the two substrates while providing a low impedance. interconnect. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates generally to systems and methods for interconnecting electronic packages and in particular to a power interconnection system mating between substrates to enable a low impedance disconnectable power delivery path between the power source and the load of an electronic package. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> High-speed microprocessor packaging must be designed to provide increasingly small form-factors. Meeting end user performance requirements with minimal form-factors while increasing reliability and manufacturability presents significant challenges in the areas of power distribution, thermal management, and electromagnetic interference (EMI) containment. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> To increase reliability and reduce thermal dissipation requirements, newer generation processors are designed to operate with reduced voltage and higher current. Unfortunately, this creates a number of design problems. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> First, the lowered operating voltage of the processor places greater demands on the power regulating circuitry and the conductive paths providing power to the processor. Typically, processors require supply voltage regulation to within 10% of nominal. In order to account for impedance variations in the path from the power supply to the processor itself, this places greater demands on the power regulating circuitry, which must then typically regulate power supply voltages to within 5% of nominal. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Lower operating voltages have also lead engineers away from centralized power supply designs to distributed power supply architectures in which power is bused where required at high voltages and low current, where it is converted to the low-voltage, high-current power required by the processor from nearby power conditioning circuitry. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> While it is possible to place power conditioning circuitry on the processor package itself, this design is difficult to implement because of the unmanageable physical size of the components in the power conditioning circuitry (e.g. capacitors and inductors), and because the addition of such components can have a deleterious effect on processor reliability. Such designs also place additional demands on the assembly and testing of the processor packages as well. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Further exacerbating the problem are the transient currents that result from varying demands on the processor itself. Processor computing demands vary widely over time, and higher clock speeds and power conservation techniques such as clock gating and sleep mode operation give rise to transient currents in the power supply. Such power fluctuations can require changes of thousands of amps within a few microseconds. The resulting current surge between the processor and tie power regulation circuitry can create unacceptable spikes in the power supply voltage  
<math-cwu id="MATH-US-00001">
<number>1</number>
<math>
<mrow>
  <mrow>
    <mo>(</mo>
    <mrow>
      <mrow>
        <mrow>
          <mi>e</mi>
          <mo>.</mo>
          <mi>g</mi>
          <mo>.</mo>
          <mstyle>
            <mtext>&emsp;</mtext>
          </mstyle>
          <mo>&it;</mo>
          <mi>d</mi>
        </mrow>
        <mo>&it;</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mi>v</mi>
      </mrow>
      <mo>=</mo>
      <mrow>
        <mrow>
          <mi>I</mi>
          <mo>&it;</mo>
          <mstyle>
            <mtext>&emsp;</mtext>
          </mstyle>
          <mo>&it;</mo>
          <mi>R</mi>
        </mrow>
        <mo>+</mo>
        <mrow>
          <mi>L</mi>
          <mo>&it;</mo>
          <mfrac>
            <mrow>
              <mo>&dd;</mo>
              <mi>i</mi>
            </mrow>
            <mrow>
              <mo>&dd;</mo>
              <mi>t</mi>
            </mrow>
          </mfrac>
        </mrow>
      </mrow>
    </mrow>
    <mo>)</mo>
  </mrow>
  <mo>.</mo>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00001" file="US20030002268A1-20030102-M00001.NB"/>
<image id="EMI-M00001" wi="216.027" he="18.00225" file="US20030002268A1-20030102-M00001.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> The package on which the device (die) typically resides must be connected to other circuitry in order for it to communicate and get power into and out of the device. Because the current slew-rates may be very high, a low impedance interconnection system is often needed to reduce voltage excursions between the power source and load which, if left unchecked, may cause false switching due to the reduced voltage seen at the load from a large voltage drop across the interconnect. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The technology of vertically stacking electronic substrates has been utilized for a number of years. As one example, U.S. Pat. No. 5,734,555, issued to McMahon (which is hereby incorporated by reference herein) discloses a method by which a circuit board containing power conversion elements is coplanar located over a circuit board containing an integrated circuit. The interconnect between the power conversion substrate and the integrated circuit substrate utilizes pins which do not provide a low impedance power path to the integrated circuit. Further, the McMahon device cannot be easily disassembled because the pins ate permanently connected to the substrates. As another example, U.S. Pat. No. 5,619,339, (which is hereby incorporated by reference herein) issued to Mok discloses a printed circuit board (PCB) is vertically displaced over a multi-chip module (MCM) with electrical communication between the two substrates (the PCB and the MCM) established by a compliant interposer which contains &ldquo;fuzz buttons&rdquo; which communicate with pads located on each substrate. Although such an approach does provide for disassembly of the two substrates, e.g., the MCM and the PCB, the approach does not provide for large &lsquo;Z&rsquo; axis compliance to accommodate manufacturing tolerances, and does not teach the use of a contact design that is capable of handling large amounts of DC current. Further, this design requires the use of a compliant interposer. In order to handle such large amounts of current, the number of contacts would have to be increased dramatically, which would increase the inductance between the source and the load device. Furthermore, such a large array of such contacts would require a large amount of force to be applied to maintain contact and will not result in a space-efficient design. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> From the foregoing, it can be seen that there is a need for a low impedance power interconnect between the power dissipating device and the power source. It can also be seen that this impedance must be low in inductance and resistance throughout a wide frequency band in order to ensure that the voltage drops across the interconnect are mitigated across it during dynamic switching of power. It can also be seen that the interconnect should provide large &lsquo;z&rsquo; axis compliance and permit separation of the assembly without desoldering or similar measures. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> To address the requirements described above, the present invention discloses an apparatus for providing power to a power dissipating device. The apparatus comprises a first circuit board and a second circuit board, and a plurality of compliant conductors disposed between first circuit board and the second circuit board. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The first circuit board includes a power conditioner circuit, and a first side and a second side having a plurality of first circuit board contacts thereon. The first circuit board contacts include a first set of first circuit board contacts communicatively coupled to a first power conditioner circuit connector and a second set of first circuit board contacts communicatively coupled to a second power conditioning circuit connector. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The second circuit board includes the power dissipating device mounted thereto and a plurality of second circuit board contacts disposed on a first side of the second circuit board facing the second side of the first circuit board. The second circuit board also includes a first set of second circuit board contacts communicatively coupled to a power dissipating device first connector and a second set of second circuit board contacts communicatively coupled to a second connector of the power dissipating device. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The plurality of z-axis compliant conductors includes a first set of z-axis compliant conductors disposed between the first set of first circuit board contacts and the first set of second circuit board contacts and a second set of z-axis compliant conductors disposed between the second set of first circuit board contacts and the second set of second circuit board contacts. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The first set of first circuit board contacts, the first set of z-axis compliant conductors, and the first set of second circuit board contacts define a plurality of first paths from the first circuit board to the second circuit board and wherein the second set of circuit board contacts, the second set of z-axis compliant conductors, and the second set of second circuit board contacts define a plurality of second paths from the first circuit board to the second circuit board. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The present invention provides a spring-like structure which disconnectably connects between two or more substrates (such as a printed circuit board or IC package) whereby the connection is disconnectable at least on one of the two sides. The interconnection system provides for an extremely low impedance through a broad range of frequencies and allows for large amounts of current to pass from one substrate to the next either statically or dynamically. The interconnection system may be located close to the die or may be further away depending upon the system requirements. The interconnection may also be used to take up mechanical tolerances between the two substrates while providing a low impedance interconnect. Due to the low impedance connection, the design permits the displacement of bypass capacitors on the circuit board having the power dissipating device, and placement of these capacitors on the circuit board having the power conditioning circuitry, resulting in ease of manufacturing and improved reliability of the power dissipating device assembly. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The present invention reduces or eliminates the need for supporting electronic components for the power dissipating device on the substrate, since the interconnect impedance between the power source and the electronic device is sufficiently low so that all or most of the supporting electronics can be located on the substrate containing the power source. Since the present invention does not use any socket connectors to supply power to the device, such socket connectors are freed to provide additional signals.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Referring now to the drawings in which like reference numbers represent corresponding parts throughout: </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference> are diagrams showing exploded views of the interconnection system as placed between two substrates, e.g., a voltage regulator module (VRM mounted over a power dissipating device; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight>C-<highlight><bold>1</bold></highlight>E are diagrams showing different electrical arrangements of the contacts; </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> FIGS. <highlight><bold>2</bold></highlight>A-<highlight><bold>2</bold></highlight>C are diagrams showing exploded views of the interconnection system as placed between a processor substrate and a motherboard, the interconnection system occurring on the sides of the processor substrate; </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2D</cross-reference> are diagrams depicting a view of section A-A of <cross-reference target="DRAWINGS">FIG. 2C</cross-reference>; </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>C are diagrams showing a simple stackup cross-section of the interconnection system as placed between two substrates; </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference> are diagrams showing an embodiment of a cantilever beam that may be used to implement the z-axis compliant contacts; </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> FIGS. <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>D ate diagrams showing further embodiments of a cantilevered beam in which the different features of the beam construction are utilized to reduce the connection inductance of the compliant contacts; </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> is an isometric view of an assembly showing muliple pairs of z-axis compliant conductors arranged in two rows within an insulating frame structure; </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> is an isometric view of a pair of spring contacts in a scissor configuration; </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6C</cross-reference> is a section view showing how spring contacts arranged in a scissor configuration can be used to interconnect the first and second circuit boards; </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6D</cross-reference> is a plan view of the substrate in the embodiments illustrated in FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C; </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6E</cross-reference> is a diagram illustrating an another embodiment of the z-axis compliant conductors and contact pads on the first circuit board; </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6F</cross-reference> is a diagram illustrating another embodiment of the invention in which a continuous linear contact pads on the second circuit board are used without opposing scissor configuration z-compliant conductors; </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6G</cross-reference> illustrates an embodiment of the present invention wherein the z-axis compliant conductors are not permanently affixed to any contacts on either the first circuit board or the second circuit board, thus permitting easy disassembly; </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6H</cross-reference> is a diagram presenting another embodiment of the present invention in which an x-axis compliant conductor interfaces with edge contacts on the second circuit board; </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6I</cross-reference> is a diagram presenting another embodiment of the z-axis compliant conductors having reduced impedance; </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6J</cross-reference> is a diagram presenting a cross section of the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 6I</cross-reference>; </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a plan view illustrating another embodiment of the present invention utilizing multiple rows of z-axis compliant conductors; </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a diagram presenting a prior art stack up arrangement of a microprocessor substrate; </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a diagram presenting an improved power distribution system made possible by the present invention; and </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a diagram illustrating an embodiment of the present invention wherein the power conditioning unit is partitioned to provide multiple power signals, each differing in phase, and each being distributed to different sides of the power dissipating device.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> In the following description, reference is made to the accompanying drawings which form a part hereof, and which is shown, by way of illustration, several embodiments of the present invention. It is understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The present invention describes a low impedance interconnection system operably placed between the two substrates whereby the interconnect is either placed to one side of the device or devices or the interconnect system circumferentially surrounds these elements. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> When a load change occurs in operation on one of these devices, a voltage will occur across the interconnect that can be described as shown below:  
<math-cwu id="MATH-US-00002">
<number>2</number>
<math>
<mrow>
  <mrow>
    <mi>&Delta;</mi>
    <mo>&it;</mo>
    <mstyle>
      <mtext>&emsp;</mtext>
    </mstyle>
    <mo>&it;</mo>
    <mi>V</mi>
  </mrow>
  <mo>=</mo>
  <mrow>
    <mrow>
      <mi>L</mi>
      <mo>&it;</mo>
      <mfrac>
        <mrow>
          <mo>&PartialD;</mo>
          <msub>
            <mi>I</mi>
            <mi>Step</mi>
          </msub>
        </mrow>
        <mrow>
          <mo>&PartialD;</mo>
          <mi>t</mi>
        </mrow>
      </mfrac>
    </mrow>
    <mo>+</mo>
    <msub>
      <mi>RI</mi>
      <mi>Step</mi>
    </msub>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00002" file="US20030002268A1-20030102-M00002.NB"/>
<image id="EMI-M00002" wi="216.027" he="18.00225" file="US20030002268A1-20030102-M00002.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0045" lvl="7"><number>&lsqb;0045&rsqb;</number> wherein &Dgr;V is the voltage across the interconnection system, L is the series loop inductance of the interconnect, R is the interconnect resistance, and I<highlight><subscript>step </subscript></highlight>is the step-change in load current. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> As shown above, the output voltage change &Dgr;V increases linearly with the loop inductance L. Further, where rapidly changing currents are involved (as is the case with step changes in current, it is critically important that the interconnect system provides for a low inductance between the two substrates. During such a current step, reducing the loop inductance L reduces the &Dgr;V that results from current changes, thus allowing power to be efficiently delivered from the current source to the load. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference> are diagrams illustrating a structure <highlight><bold>10</bold></highlight> which provides a power path from a power conditioning circuit to a high performance electronic power dissipating device via a plurality of paths, thus yielding very low impedance. The structure <highlight><bold>10</bold></highlight> comprises a main board assembly <highlight><bold>14</bold></highlight>, an electronic assembly <highlight><bold>13</bold></highlight> having a high performance electronic power dissipating device, a power conversion assembly <highlight><bold>12</bold></highlight> and a heat dissipating assembly <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The electronic assembly <highlight><bold>13</bold></highlight> comprises a power dissipating device such as a microprocessor <highlight><bold>134</bold></highlight> assembled onto printed circuit board (PCB) or substrate <highlight><bold>130</bold></highlight> (hereinafter, the terms &ldquo;printed circuit board&rdquo;, &ldquo;circuit board&rdquo; and &ldquo;substrate&rdquo; are used interchangeably). The circuit board <highlight><bold>130</bold></highlight> includes one or more circuit traces which deliver power to the die of the microprocessor <highlight><bold>134</bold></highlight>. The circuit board <highlight><bold>130</bold></highlight> also includes circuit traces which route signals to a matrix of pins <highlight><bold>131</bold></highlight> communicatively coupled to microprocessor <highlight><bold>134</bold></highlight> I/O connectors. The microprocessor <highlight><bold>134</bold></highlight> is typically provided with a thermally conductive lid <highlight><bold>133</bold></highlight> in which the inside surface of the lid is in close thermal contact with the top of the die of the electronic device and the perimeter of the lid is sealed and attached to the surface of the substrate <highlight><bold>130</bold></highlight>. Although the package described herein is provided with a lid the present invention does not preclude the use of unlidded package construction methods. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> The signal pins <highlight><bold>131</bold></highlight> engage with a socket <highlight><bold>141</bold></highlight> which is mounted to a main board <highlight><bold>140</bold></highlight> both of which are a part of main board assembly <highlight><bold>14</bold></highlight>. Signals from the main board assembly <highlight><bold>14</bold></highlight> are dispersed to other electronic devices to form a complete operating unit such as a computer. Other methods may be employed to route the signals from the substrate <highlight><bold>130</bold></highlight> to the main board <highlight><bold>140</bold></highlight> which may not utilize either pins or sockets. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> The circuit board <highlight><bold>130</bold></highlight> includes a plurality of contacts <highlight><bold>132</bold></highlight>. The contacts <highlight><bold>132</bold></highlight> can include power contacts and/or ground contacts. The power and ground contacts are communicatively coupled to power connectors or pads <highlight><bold>135</bold></highlight>-<highlight><bold>137</bold></highlight> of the power dissipating device <highlight><bold>134</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight>C-<highlight><bold>1</bold></highlight>E disclose several embodiments of the present invention showing different electrical arrangements of the contacts <highlight><bold>132</bold></highlight>. In one embodiment, the power contacts include positive polarity power contacts <highlight><bold>132</bold></highlight>A that are communicatively coupled to a positive polarity power connector or pad <highlight><bold>135</bold></highlight> on the power dissipating device <highlight><bold>134</bold></highlight> and negative polarity power contacts <highlight><bold>132</bold></highlight>B that are communicatively coupled to a negative polarity power connector or pad <highlight><bold>136</bold></highlight> on the power dissipating device <highlight><bold>134</bold></highlight>. The ground contacts <highlight><bold>132</bold></highlight>C are communicatively coupled to a ground connector or pad <highlight><bold>137</bold></highlight> of the power dissipating device <highlight><bold>134</bold></highlight>. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> In one embodiment of the present invention (illustrated in <cross-reference target="DRAWINGS">FIGS. 1D and 1E</cross-reference>), the power contacts <highlight><bold>132</bold></highlight>A and/or <highlight><bold>132</bold></highlight>B are interleaved with the ground contacts <highlight><bold>132</bold></highlight>C. In <cross-reference target="DRAWINGS">FIG. 1</cross-reference>D, each power contact <highlight><bold>132</bold></highlight>A and/or <highlight><bold>132</bold></highlight>B is adjacent a ground contact <highlight><bold>132</bold></highlight>C, and each ground contact <highlight><bold>132</bold></highlight>C is adjacent a power contact <highlight><bold>132</bold></highlight>A and/or <highlight><bold>132</bold></highlight>C. In another embodiment of the present invention, the positive polarity power contacts <highlight><bold>132</bold></highlight>A are interleaved with negative polarity power contacts <highlight><bold>132</bold></highlight>B in the same way. The foregoing interleaved or alternating design substantially reduces undesirable electrical impedance of the power path. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> In the embodiments shown in <cross-reference target="DRAWINGS">FIGS. 1A and B</cross-reference>, the contacts <highlight><bold>132</bold></highlight> are disposed around the perimeter of the electronic device and are a part of the substrate structure <highlight><bold>130</bold></highlight>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> The substrate <highlight><bold>130</bold></highlight> generally comprises a number of conductive layers that are used to route both signals and power and ground. When routing power, layer pairs adjacent to each other form a very low electrical interconnect impedance between the power pads <highlight><bold>132</bold></highlight> and the die power and/or ground connectors (e.g. pads) of the electronic device <highlight><bold>134</bold></highlight>. These layer pairs are connected to the power pads <highlight><bold>132</bold></highlight> in a closely coupled arrangement to the planes. A further description of the conductive layers and their arrangement with respect to the z-axis compliant conductors <highlight><bold>124</bold></highlight> is presented in conjunction with FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>C below. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> A power conversion assembly <highlight><bold>12</bold></highlight> is disposed directly above (along the z-axis) the electronic assembly <highlight><bold>13</bold></highlight>. This assembly <highlight><bold>12</bold></highlight> comprises an interconnect substrate commonly referred to as a printed circuit board PCB) <highlight><bold>120</bold></highlight>, a power conversion circuit having components <highlight><bold>121</bold></highlight> such as switching transistors, transformers, inductors, capacitors, and control electronics; output capacitors <highlight><bold>123</bold></highlight> and a compliant conductor assembly <highlight><bold>122</bold></highlight> having a plurality of z-axis compliant conductors <highlight><bold>124</bold></highlight>. These power conversion components can be segmented according to the VRM circuit topology to optimize the impedance and power flow through the power conditioning circuitry. For example, in the case of a multiphase VRM, the topology of the VRM can be designed to provide one or more of the phases, each at the appropriate connector, thus minimizing the interconnect impedance and the required circuit board real estate. The plurality of z-axis compliant conductors <highlight><bold>124</bold></highlight> circumscribe and interface with the contacts <highlight><bold>132</bold></highlight> on the electronic assembly <highlight><bold>13</bold></highlight> to provide a conductive path between the power conversion assembly <highlight><bold>12</bold></highlight> and the electronic assembly <highlight><bold>13</bold></highlight> having very low inductance. Further, the conductor assembly <highlight><bold>122</bold></highlight> permits the power conversion assembly <highlight><bold>12</bold></highlight> and the electronic assembly <highlight><bold>13</bold></highlight> to be disassembled and separated without desoldering. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> A significant advantage to injecting power to the power dissipating device in a circumferential manner is that the current in any portion of the power planes of the substrate used to deliver power to the power dissipating device can be reduced significantly. As an example, if four compliant contact assemblies are located on each of the four sides adjacent to the power dissipating device, then, the maximum plane current is one-quarter the total current of the device assuming that the current in the device has a uniform current density at its interface to the substrate. Furthermore, the path length is significantly lower than other methods to deliver power to the substrate further reducing the voltage drop in the power delivery planes of the substrate (see, for example, U.S. Pat. No. 5,980,267, which is hereby incorporated by reference herein). Generally, the power delivery regulation budget is fixed and the power planes of the power dissipating device substrate are adjusted to maintain the desired budget either by increasing the number of planes or increasing the thickness of the planes as the current is increased or the budget is decreased. Circumscribed power delivery provides for significant reductions in both plane thickness and/or total number of planes. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> In the illustrated embodiment, the conductors <highlight><bold>124</bold></highlight> of the conductor assembly <highlight><bold>122</bold></highlight> are attached (e.g. soldered or bonded) to the substrate <highlight><bold>120</bold></highlight>. Further, the conductors <highlight><bold>124</bold></highlight> of the conductor assembly <highlight><bold>122</bold></highlight> are electrically coupled to the contacts <highlight><bold>132</bold></highlight> of substrate <highlight><bold>130</bold></highlight> through mechanical pressure applied to urge the substrate <highlight><bold>120</bold></highlight> towards the substrate <highlight><bold>130</bold></highlight>. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> Other variations of this structure are possible. As an example, the compliant conductor assembly <highlight><bold>122</bold></highlight> could be permanently attached to substrate <highlight><bold>130</bold></highlight> with contact pads on substrate <highlight><bold>120</bold></highlight> or, contact pads could be place on both substrates <highlight><bold>120</bold></highlight> and <highlight><bold>130</bold></highlight> and the compliant contact could provide pressure contacts to both substrates. Note that some of the interconnect compliant contacts may be used for control and sense interfaces between the power circuitry in assembly <highlight><bold>12</bold></highlight> and the electronic assembly <highlight><bold>13</bold></highlight>. Finally, note that substrate <highlight><bold>120</bold></highlight> has an aperture to allow for the lid <highlight><bold>133</bold></highlight> to pass through and thermally couple to the heatsink assembly <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> In the past, it has been necessary to position bypass capacitors on substrate <highlight><bold>130</bold></highlight> to provide for the transient current demands of the electronic device on the substrate. This has reduced the reliability of the electronic assembly <highlight><bold>12</bold></highlight> which is relatively much more expensive than the other assemblies. Thus, it is desirable to increase the reliability of this assembly to the highest degree possible. Because the interconnect inductance of the compliant contacts <highlight><bold>122</bold></highlight> is extremely low it is possible to position the necessary bypass capacitors <highlight><bold>123</bold></highlight> on the power conversion substrate <highlight><bold>120</bold></highlight>. Further, note that these capacitors <highlight><bold>123</bold></highlight> are located directly above the conductor assembly <highlight><bold>122</bold></highlight> reducing the interconnect path length between the connector and the capacitors <highlight><bold>123</bold></highlight> (thus decreasing the impedance) to approximately the thickness of the substrate <highlight><bold>120</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> Heatsink assembly <highlight><bold>11</bold></highlight> is used to remove heat from both the electronic assembly <highlight><bold>13</bold></highlight> and the power conversion assembly <highlight><bold>12</bold></highlight>. Heatsink assembly <highlight><bold>11</bold></highlight> comprises a finned structure <highlight><bold>100</bold></highlight>, which is attached or is a part of base <highlight><bold>111</bold></highlight>. Heat slug or mesa <highlight><bold>112</bold></highlight> is attached to or is a part of base <highlight><bold>111</bold></highlight> and is used to both disperse heat from the lid <highlight><bold>122</bold></highlight> and to mechanically conform to the proper vertical displacement between the lid of the microprocessor <highlight><bold>134</bold></highlight> and the heat sink base <highlight><bold>111</bold></highlight>. Thermal interface materials may be used to thermally couple the lid <highlight><bold>133</bold></highlight> and the mesa <highlight><bold>112</bold></highlight> to the heatsink base <highlight><bold>111</bold></highlight> and the substrate <highlight><bold>120</bold></highlight>/power components <highlight><bold>121</bold></highlight>. The heatsink base <highlight><bold>111</bold></highlight> may also comprise cavities to accommodate any components on the top side of substrate <highlight><bold>120</bold></highlight> such as capacitors <highlight><bold>123</bold></highlight>. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference> illustrate a structure <highlight><bold>15</bold></highlight> which is similar to structure <highlight><bold>10</bold></highlight> except the power conversion circuit components are located directly on the main board assembly <highlight><bold>18</bold></highlight>. The structure comprises the main board assembly <highlight><bold>18</bold></highlight>, a high performance electronic assembly <highlight><bold>17</bold></highlight> and a heat dissipating assembly <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Electronic assembly <highlight><bold>17</bold></highlight> is similar to electronic assembly <highlight><bold>13</bold></highlight> with substrate <highlight><bold>170</bold></highlight>, lid <highlight><bold>171</bold></highlight> and pin matrix <highlight><bold>172</bold></highlight>. However, contacts <highlight><bold>173</bold></highlight>, which can be used as power pads, are located on the bottom side of substrate <highlight><bold>170</bold></highlight>. In the illustrated embodiment, the contacts are disposed around the perimeter of the electronic device <highlight><bold>172</bold></highlight>. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> Main board assembly <highlight><bold>18</bold></highlight> comprises a main board <highlight><bold>180</bold></highlight> with power conversion components <highlight><bold>181</bold></highlight> making up a power conditioner circuit and compliant conductor assembly <highlight><bold>182</bold></highlight> having a plurality of z-axis compliant conductors <highlight><bold>185</bold></highlight> circumscribing a socket <highlight><bold>183</bold></highlight>. As was the case with assembly <highlight><bold>13</bold></highlight>, bypass capacitors <highlight><bold>184</bold></highlight> are placed on main board <highlight><bold>180</bold></highlight> directly under and in electrical communication with the z-axis compliant conductors <highlight><bold>185</bold></highlight>. Heat sink assembly <highlight><bold>16</bold></highlight> is disposed above and is thermally coupled to the electronic assembly <highlight><bold>17</bold></highlight>. The heat sink assembly <highlight><bold>16</bold></highlight>, which removes heat from the electronic assembly <highlight><bold>17</bold></highlight>, comprises a finned structure <highlight><bold>160</bold></highlight> and base <highlight><bold>161</bold></highlight>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> Thermal interface material can be used between the base <highlight><bold>161</bold></highlight> and the lid <highlight><bold>171</bold></highlight> to thermally couple the base <highlight><bold>161</bold></highlight> and the lid <highlight><bold>171</bold></highlight>. Thermal energy may also be removed from the power conversion components <highlight><bold>181</bold></highlight>. This can be accomplished by providing a thermal conduction path from the bottom of the main board to an adjacent chassis surface. This can also be accomplished by simply providing sufficient airflow around these components so as to directly cool them. It is also noted that as was the case with the embodiments illustrated in <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference>, where ultimate electrical performance is not needed, compliant conductor assembly <highlight><bold>182</bold></highlight> and power components <highlight><bold>181</bold></highlight> may not need to circumscribe socket <highlight><bold>183</bold></highlight> and may be located on less than all four sides of socket <highlight><bold>183</bold></highlight>. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2C</cross-reference> is a diagram of a structure <highlight><bold>15</bold></highlight> that is similar to that shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> except that compliant conductor assembly <highlight><bold>182</bold></highlight> are at least partially enclosed and contained within the socket <highlight><bold>186</bold></highlight> which mounts to the main board <highlight><bold>180</bold></highlight>. This facilitates the assembly of main board assembly <highlight><bold>18</bold></highlight>. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2D</cross-reference> is a diagram presenting a section view (A-A) along one side of socket <highlight><bold>186</bold></highlight> showing the socket <highlight><bold>186</bold></highlight> and the compliant conductor <highlight><bold>182</bold></highlight>. The socket <highlight><bold>186</bold></highlight> includes a section <highlight><bold>186</bold></highlight>A that secures individual z-compliant conductors <highlight><bold>182</bold></highlight> in place by overmolding a base extension <highlight><bold>187</bold></highlight> of the conductors <highlight><bold>182</bold></highlight>. Socket <highlight><bold>186</bold></highlight> includes a plurality female connectors <highlight><bold>193</bold></highlight> which accept pins that are communicatively coupled to the power dissipating device. Each female connector is also communicatively coupled to solder balls, which are reflow soldered to circuit pads <highlight><bold>190</bold></highlight> on main board <highlight><bold>180</bold></highlight>. The power dissipating device is thus electrically connected to the main board <highlight><bold>180</bold></highlight>, which, as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>C, includes power components <highlight><bold>181</bold></highlight> for power conditioning. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> The base <highlight><bold>192</bold></highlight> of compliant contact <highlight><bold>182</bold></highlight> is soldered to power contact pad <highlight><bold>189</bold></highlight>. This is preferably accomplished during the same reflow solder step used to couple the solder balls <highlight><bold>191</bold></highlight> to the circuit pads <highlight><bold>190</bold></highlight> on the main board <highlight><bold>180</bold></highlight>. Not shown are power connection paths to internal layers of main board <highlight><bold>193</bold></highlight> from surface contact <highlight><bold>189</bold></highlight>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>C illustrate an embodiment of a stackup <highlight><bold>30</bold></highlight> configured to deliver power from a power conversion PCB <highlight><bold>301</bold></highlight> to a processor substrate <highlight><bold>300</bold></highlight>. It will be recalled that a preferred embodiment of power delivery is to deliver power through alternating or interleaved contacts so as to reduce the interconnect impedance. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> is a diagram showing a plan view of the stackup <highlight><bold>30</bold></highlight> with the upper PCB <highlight><bold>300</bold></highlight> removed, showing the arrangement of adjacent z-axis compliant conductors <highlight><bold>305</bold></highlight> and <highlight><bold>321</bold></highlight> in the x-y plane. In one embodiment illustrated, the conductors are spaced approximately 50 mils apart, to decrease impedance. Further, the illustrated z-axis compliant (or, equivalently, compliant) conductors <highlight><bold>305</bold></highlight> and <highlight><bold>321</bold></highlight> are cantilevered beams having bases that are soldered or other wise affixed to contacts (or circuit pads) <highlight><bold>303</bold></highlight> and <highlight><bold>320</bold></highlight>, respectively. The other end of the compliant contact is pressed against the contact (or circuit pad) of the upper circuit board <highlight><bold>300</bold></highlight>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> is a diagram illustrating a cross section (A-A) of one polarity of power delivery, e.g., the positive polarity, while <cross-reference target="DRAWINGS">FIG. 3C</cross-reference> illustrates a cross section (B-B) of the negative polarity, the two sections adjacent to one another forming the preferred interleave pattern. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>B, power conversion PCB <highlight><bold>301</bold></highlight> contains power layers <highlight><bold>312</bold></highlight> and <highlight><bold>313</bold></highlight> wherein layer <highlight><bold>312</bold></highlight> represents the negative power layer, and layer <highlight><bold>313</bold></highlight> represents the positive power layer the two of which are in close proximity to one another to effect a low impedance power interconnect. A plated through hole (PTH) <highlight><bold>314</bold></highlight> or similar conductor connects the positive power layer <highlight><bold>313</bold></highlight> to a surface pad <highlight><bold>303</bold></highlight>. Z-axis compliant contact <highlight><bold>305</bold></highlight> is shown as a cantilever beam having a base that is soldered <highlight><bold>304</bold></highlight> to surface pad <highlight><bold>303</bold></highlight>. The other end of the compliant contact <highlight><bold>305</bold></highlight> is pressed against circuit pad <highlight><bold>302</bold></highlight> on the surface of the substrate <highlight><bold>300</bold></highlight>. A bypass capacitor <highlight><bold>322</bold></highlight> is located below the compliant contact <highlight><bold>305</bold></highlight> and on the side of the first circuit board <highlight><bold>301</bold></highlight> opposite contact <highlight><bold>303</bold></highlight>. The bypass capacitor <highlight><bold>322</bold></highlight> includes first and second connectors such as conductive end metalization features <highlight><bold>306</bold></highlight> and <highlight><bold>317</bold></highlight>, which are surface mounted and electrically coupled to pads <highlight><bold>307</bold></highlight> and <highlight><bold>316</bold></highlight>, respectively on PCB <highlight><bold>301</bold></highlight>. Circuit pad <highlight><bold>307</bold></highlight> is connected to layer <highlight><bold>313</bold></highlight> through an extension of PTH <highlight><bold>314</bold></highlight>. Circuit pad <highlight><bold>316</bold></highlight> is connected to layer <highlight><bold>312</bold></highlight> through an inter-connector such as the illustrated blind via <highlight><bold>315</bold></highlight>. Preferably, the bypass capacitor <highlight><bold>322</bold></highlight> is disposed directly below the compliant contact and associated structure (e.g. displaced from the structure in substantially only the z-axis), as this offers lower inductance than embodiments where the bypass capacitor <highlight><bold>322</bold></highlight> is displaced laterally (in the x and/or y axes as well). </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> In the illustrated embodiment, layer <highlight><bold>308</bold></highlight> of substrate <highlight><bold>300</bold></highlight> is assigned a negative power polarity while layer <highlight><bold>309</bold></highlight> of substrate <highlight><bold>300</bold></highlight> is assigned a positive power polarity. Like layers <highlight><bold>312</bold></highlight> and <highlight><bold>313</bold></highlight>, in the PCB <highlight><bold>301</bold></highlight>, layers <highlight><bold>308</bold></highlight> and <highlight><bold>309</bold></highlight> are in close proximity to one another to achieve a low impedance power interconnect. A power dissipating device located on substrate <highlight><bold>300</bold></highlight> can therefore receive power through layers <highlight><bold>308</bold></highlight> and <highlight><bold>309</bold></highlight> of the substrate <highlight><bold>300</bold></highlight>. Circuit pad <highlight><bold>302</bold></highlight> is electrically connected to layer <highlight><bold>309</bold></highlight> through one or more blind vias <highlight><bold>310</bold></highlight> thus forming a low impedance interconnect from layer <highlight><bold>313</bold></highlight> through PTH <highlight><bold>314</bold></highlight> to pad <highlight><bold>303</bold></highlight> then through compliant contact <highlight><bold>305</bold></highlight> to pad <highlight><bold>310</bold></highlight> and then through blind vias <highlight><bold>310</bold></highlight> to layer <highlight><bold>309</bold></highlight>. Note that layers <highlight><bold>308</bold></highlight> and <highlight><bold>309</bold></highlight> are located on or near the surface of substrate <highlight><bold>300</bold></highlight>. This frees the substrate <highlight><bold>300</bold></highlight> to use the other layers (represented as layers <highlight><bold>311</bold></highlight>) for signal interconnect for the power dissipating device without topological complications that arise from designs in which the power and ground layers are disposed away from the bottom surface of the substrate. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> Referring again to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>C, (which illustrates a cross section (B-B) of the negative polarity, thus forming the preferred interleave pattern with the cross section A-A in <cross-reference target="DRAWINGS">FIG. 3B</cross-reference>) the negative polarity power interconnect is achieved by PTH <highlight><bold>319</bold></highlight> connecting layer <highlight><bold>312</bold></highlight> to surface contact (e.g. pad) <highlight><bold>320</bold></highlight> adjacent the positive polarity surface contact or pad <highlight><bold>303</bold></highlight> on the inner side of PCB <highlight><bold>301</bold></highlight>. Compliant contact <highlight><bold>321</bold></highlight> is soldered <highlight><bold>304</bold></highlight> or otherwise coupled to surface pad <highlight><bold>320</bold></highlight> while the other end of the compliant contact <highlight><bold>321</bold></highlight> is pressed against (surface) layer <highlight><bold>308</bold></highlight> of substrate <highlight><bold>300</bold></highlight>. Note that contact point for compliant contact <highlight><bold>321</bold></highlight> is shown as a point (or more specifically, a line segment along the y-axis) on layer <highlight><bold>308</bold></highlight> however, this contact area may be a unique area of layer <highlight><bold>308</bold></highlight> in which the surface is locally processed to provide special characteristics for this contact point such as gold plating over a nickel undercoat to improve the contact characteristics of the contact. Surface pad <highlight><bold>310</bold></highlight> may be processed in a similar manner. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> Finally, capacitor <highlight><bold>322</bold></highlight> may be the same bypass capacitor as shown in <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> or an additional bypass capacitor connected to planes <highlight><bold>312</bold></highlight> and <highlight><bold>313</bold></highlight> through an extension of PTH <highlight><bold>319</bold></highlight> to surface pad <highlight><bold>316</bold></highlight> and blind via <highlight><bold>318</bold></highlight> to surface pad <highlight><bold>307</bold></highlight>. The result of the above is to provide a very low compact and low inductance compliant connection between PCB <highlight><bold>301</bold></highlight> and substrate <highlight><bold>300</bold></highlight> with the two substrates being separable. Furthermore, because the interconnection method provides for a very low inductance connection it is possible to either eliminate or considerably reduce bypass capacitors on the substrate <highlight><bold>300</bold></highlight> containing the power dissipating device. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> Because such substrates are constructed such that the interconnects between layers <highlight><bold>308</bold></highlight> and <highlight><bold>309</bold></highlight> are blind vias <highlight><bold>310</bold></highlight> which pass only between layer to layer and not through the entire substrate, signal layers <highlight><bold>311</bold></highlight> and additional power/ground layers (if any) will not be permeated with large numbers of via interconnects (such as <highlight><bold>310</bold></highlight>) as would be if power entered from the top side of substrate <highlight><bold>300</bold></highlight>. This has the benefit of freeing up signal routing space in these layers (such as <highlight><bold>311</bold></highlight>) where the number of via interconnects are substantially reduced due to the entrance of power to the bottom side of substrate <highlight><bold>300</bold></highlight>. The embodiment shown in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>C is superior to other interconnect designs wherein the capacitor is not placed below the z-axis compliant conductors and on the opposing side of the circuit board with the power conditioning circuitry. For example, if the capacitive element were placed on the second side of the first circuit board (the same side as the z-axis compliant conductor) and adjacent to the spring members, the length of the conductive path and hence the impedance of the interconnect would include not only the vias or PTHs traversing in the z-axis, but also traces or planes in the x-y plane. By placing the capacitive element <highlight><bold>322</bold></highlight> on the side of the circuit board opposing the z-axis compliant conductor and directly over (or under) the z-axis compliant conductor, the length of the conductive path (and hence the impedance) is substantially reduced. The conductive path length (and hence, the impedance) is further reduced by selecting the span of the capacitive element <highlight><bold>322</bold></highlight> and related structures (e.g. pads <highlight><bold>307</bold></highlight> and <highlight><bold>316</bold></highlight>) to be substantially the same as the span (the length in the longitudinal, or x-axis, direction) of the z-axis compliant conductor. With the length of the conductive path minimized capacitive elements on the second circuit board (or substrate) can be removed, which improves manufacturability and reliability as well. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference> illustrate an isometric view of one embodiment of a U-shaped z-axis compliant conductor <highlight><bold>40</bold></highlight>. The conductor <highlight><bold>40</bold></highlight> comprises a base <highlight><bold>401</bold></highlight> which can be soldered or otherwise bonded to a substrate while contact surface <highlight><bold>400</bold></highlight> is pressed against a pad on an opposite substrate. <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> shows the conductor <highlight><bold>40</bold></highlight> in the uncompressed state while <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> shows the conductor in the compressed state. In the illustrated embodiment, the contact surface <highlight><bold>400</bold></highlight> is formed by an S-shaped portion having a curved surface. The curved surface assures that the conductor <highlight><bold>40</bold></highlight> presents a surface parallel to the circuit board above the contact <highlight><bold>40</bold></highlight>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5A and 5B</cross-reference> illustrate an isometric view of another embodiment of the z-axis compliant conductor <highlight><bold>50</bold></highlight>. The conductor has a base or first shaft portion <highlight><bold>502</bold></highlight> having a first end <highlight><bold>504</bold></highlight> and a second end <highlight><bold>506</bold></highlight> distal from the first end <highlight><bold>504</bold></highlight>. The base <highlight><bold>502</bold></highlight> is generally soldered to a substrate contact. A U-shaped bend portion <highlight><bold>508</bold></highlight> is coupled to the first shaft portion <highlight><bold>502</bold></highlight>. The U-shaped bend portion <highlight><bold>508</bold></highlight> includes a first end <highlight><bold>510</bold></highlight> adjacent and coupled to the first shaft portion second end <highlight><bold>506</bold></highlight> and a second end <highlight><bold>512</bold></highlight>. A second shaft portion <highlight><bold>514</bold></highlight> is coupled to the U-shaped bend portion <highlight><bold>508</bold></highlight>. The second shaft portion includes a first end <highlight><bold>516</bold></highlight> adjacent and coupled to the U-shaped portion second end <highlight><bold>512</bold></highlight>. Second shaft portion is adjacent and coupled to a second U-shaped bend portion <highlight><bold>520</bold></highlight>. The second U-shaped bend portion comprises a first end <highlight><bold>522</bold></highlight> adjacent and coupled to the second end <highlight><bold>518</bold></highlight> of the second shaft portion <highlight><bold>514</bold></highlight> and a second end <highlight><bold>524</bold></highlight>. The second U-shaped bend portion is adjacent and coupled to a third shaft portion <highlight><bold>526</bold></highlight> disposed between the first shaft portion <highlight><bold>502</bold></highlight> and the second shaft portion <highlight><bold>514</bold></highlight>. The third shaft portion <highlight><bold>526</bold></highlight> includes a first end <highlight><bold>528</bold></highlight> adjacent and coupled to the second end of the second U-shaped bend portion <highlight><bold>520</bold></highlight> and a second end <highlight><bold>530</bold></highlight> distal from the first end <highlight><bold>528</bold></highlight>. Bend portion <highlight><bold>532</bold></highlight> is disposed at the second end <highlight><bold>530</bold></highlight>. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> The conductor contact surface <highlight><bold>534</bold></highlight> is pressed against a pad on an opposite substrate. The contact beam is then wrapped around and returns to the upper surface of base <highlight><bold>502</bold></highlight> forming a secondary contact <highlight><bold>536</bold></highlight> to the base <highlight><bold>502</bold></highlight>. This embodiment has improved (reduced) connection inductance compared to the embodiment illustrated in <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference> because the mutual coupling between path <highlight><bold>538</bold></highlight> and path <highlight><bold>540</bold></highlight> is relatively low which establishes semi-independent and parallel connection paths between contact surface <highlight><bold>534</bold></highlight> and the base <highlight><bold>502</bold></highlight>. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5C and 5D</cross-reference> illustrate an isometric view of still another embodiment which is similar to that described in <cross-reference target="DRAWINGS">FIGS. 5A and 5B</cross-reference>. <cross-reference target="DRAWINGS">FIG. 5C</cross-reference> illustrates this embodiment in the uncompressed state whereas <cross-reference target="DRAWINGS">FIG. 5D</cross-reference> illustrates the embodiment in the compressed state. This embodiment further comprises a third u-shaped bend portion <highlight><bold>557</bold></highlight> coupled to the distal end <highlight><bold>530</bold></highlight> of the third shaft portion <highlight><bold>526</bold></highlight>, a fourth shaft portion <highlight><bold>555</bold></highlight> coupled to the third u-shaped bend portion <highlight><bold>557</bold></highlight>. The fourth shaft portion <highlight><bold>555</bold></highlight> includes a contact portion <highlight><bold>556</bold></highlight> distal from the third u-shaped bend portion <highlight><bold>557</bold></highlight>. When compressed, the contact portion <highlight><bold>556</bold></highlight> establishes an additional third path between the contact point <highlight><bold>552</bold></highlight> and the base <highlight><bold>502</bold></highlight> that passes through the fourth shaft portion <highlight><bold>555</bold></highlight>, the third unshaped bend portion <highlight><bold>557</bold></highlight> and to the base <highlight><bold>502</bold></highlight>. This embodiment has still further reduced inductance over the embodiment in <cross-reference target="DRAWINGS">FIGS. 5A and 5B</cross-reference> because there are now three semi-independent paths <highlight><bold>551</bold></highlight>, <highlight><bold>553</bold></highlight> and <highlight><bold>555</bold></highlight> between the contact surface <highlight><bold>552</bold></highlight> and the base <highlight><bold>550</bold></highlight>. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> Individual conductors can be grouped so as to ease assembly of the conductor onto a PCB or substrate using soldering or other joining processes. One method is to extend a surface feature (such as <highlight><bold>401</bold></highlight>) of the conductor to an area outside of the active portion of the conductor which is joined to a common bar during the stamping and forming fabrication process and then to overmold this extended feature with an insulating plastic resin up to the common bar but not including the bar. The bar is then cut off leaving a set of individual isolated contacts that are mechanically joined and can be handled during assembly as one unit. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C illustrate another embodiment of the invention in which z-axis compliant conductors similar to those shown in <cross-reference target="DRAWINGS">FIGS. 5A and 5B</cross-reference> are arranged in a scissor configuration. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 6A and 6C</cross-reference> illustrate an isometric view of the assembly <highlight><bold>60</bold></highlight> showing pairs of z-axis compliant conductors <highlight><bold>600</bold></highlight>A, <highlight><bold>600</bold></highlight>B, <highlight><bold>600</bold></highlight>C, <highlight><bold>600</bold></highlight>D (hereinafter alternatively referred to as first set or row of z-axis compliant conductors <highlight><bold>600</bold></highlight>) and <highlight><bold>601</bold></highlight>A, <highlight><bold>601</bold></highlight>B, <highlight><bold>601</bold></highlight>C, <highlight><bold>601</bold></highlight>D (hereinafter alternatively referred to as second set or row of z-axis compliant conductors <highlight><bold>601</bold></highlight>). Each of the conductors in each row <highlight><bold>600</bold></highlight>, <highlight><bold>601</bold></highlight> of the assembly <highlight><bold>60</bold></highlight> comprises an interface portion <highlight><bold>668</bold></highlight> and <highlight><bold>669</bold></highlight> disposed away from the base of the conductor that is urged against the contact on the second circuit board. Further, each row <highlight><bold>600</bold></highlight>, <highlight><bold>601</bold></highlight> of assembly <highlight><bold>60</bold></highlight> is preferably assigned a separate power polarity, e.g., row <highlight><bold>601</bold></highlight> might be assigned negative power polarity and row <highlight><bold>600</bold></highlight> might be assigned a positive power polarity. The conductors of the first row <highlight><bold>600</bold></highlight> and the second row <highlight><bold>601</bold></highlight> are thereby interleaved to form conductor pairs resulting in a low inductance power path. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> Each of the conductors <highlight><bold>600</bold></highlight>, <highlight><bold>601</bold></highlight> are held in place by an assembly such as overmold frame assembly <highlight><bold>602</bold></highlight> having an outer portion <highlight><bold>602</bold></highlight>A and an inner portion <highlight><bold>602</bold></highlight>B. In the illustrated embodiment, the assembly holds the z-axis compliant conductors in place about at least a portion of the periphery of the power dissipating device. Hole <highlight><bold>667</bold></highlight> is an alignment feature that may be desirably placed in the molded assembly <highlight><bold>60</bold></highlight> to align the assembly <highlight><bold>60</bold></highlight> to the PCB (e.g. PCB <highlight><bold>120</bold></highlight>) during soldering. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> illustrates an isometric view of a pair of spring contacts <highlight><bold>600</bold></highlight>A, <highlight><bold>601</bold></highlight>A in the scissor configuration. The base <highlight><bold>612</bold></highlight> of each contact in the tow of contacts is extended to overmold <highlight><bold>602</bold></highlight> as described in the preceding paragraph to simplify assembly. In this arrangement, overmold outer portion <highlight><bold>602</bold></highlight>A and overmold inner portion <highlight><bold>602</bold></highlight>B are desirably joined at their respective ends to form the overmold assembly. An advantage of this configuration is that there is no resulting net torsional force about the y or z axes. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6C</cross-reference> is a section view (section A-A illustrated in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference>) presenting an example where the scissor contacts described above are arranged in a stackup <highlight><bold>61</bold></highlight> to deliver power from a power conversion PCB <highlight><bold>608</bold></highlight> to a processor substrate <highlight><bold>609</bold></highlight>. The circuit pads <highlight><bold>610</bold></highlight> on PCB <highlight><bold>608</bold></highlight> require isolation between adjacent pads in the y-direction, because they will have alternating positive and negative power polarities. However, of significant importance is that contacting pads <highlight><bold>605</bold></highlight> and <highlight><bold>606</bold></highlight> on the processor substrate <highlight><bold>609</bold></highlight> can be arranged to be a continuous linear pad in the y-direction. This provides for relaxed tolerances in the alignment of the processor substrate <highlight><bold>609</bold></highlight> to the power conversion substrate <highlight><bold>608</bold></highlight> or PCB, and reduces the net torsional force on the two substrates. Note that bypass capacitor <highlight><bold>607</bold></highlight> may be installed beneath the contact arrangement <highlight><bold>61</bold></highlight> in a manner similar to that as described in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> One technique of reducing the effective inductance of a multi-conductor connector is to assign adjacent conductors opposing current polarities. The magnetic fields of the opposing currents partially cancel each other, thus reducing the effective inductance of the overall connection. However, the effectiveness of this configuration is strongly dependent upon the configuration of the multiple conductors. In a simple configuration wherein the opposing faces of adjacent conductors are relatively narrow compared to their separation, the magnetic coupling between the conductors does not provide a substantial amount of magnetic field cancellation. However, if the separation distance between the substrates in a parallel plane connection scheme such as illustrated in <cross-reference target="DRAWINGS">FIG. 6C</cross-reference> is small relative to the width of the conductors, then the magnetic field coupling between the planes becomes more significant, thus resulting in a lower inductance. This effect can be enhanced by arranging the conductors in each row <highlight><bold>600</bold></highlight>, <highlight><bold>601</bold></highlight> of the connector in an opposing configuration as shown in <cross-reference target="DRAWINGS">FIG. 6B</cross-reference>. Then, the current from one pair of conductors (e.g. <highlight><bold>600</bold></highlight>A and <highlight><bold>601</bold></highlight>A) now flows across each end of the connector bases and in internal planes of the substrates <highlight><bold>608</bold></highlight> and <highlight><bold>609</bold></highlight>. This current magnetically couples with the current flowing in the non-base portions of the scissored conductors (<highlight><bold>600</bold></highlight>A and <highlight><bold>601</bold></highlight>A), reducing the overall inductance of the connection between substrates <highlight><bold>609</bold></highlight> and <highlight><bold>608</bold></highlight>. For the effective inductance of this scissored arrangement to be less than the effective inductance of a non-scissored arrangement, the angle that the conductors make with the PCB/substrate plane must be less than a particular value &thgr;&equals;f (t, w, s) wherein t is the conductor thickness (here, assumed uniform), w is the width (also assumed uniform) and s is the separation between adjacent conductors. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6D</cross-reference> is a plan view of substrate <highlight><bold>609</bold></highlight> further illustrating the concept of the continuous pads <highlight><bold>605</bold></highlight> and <highlight><bold>606</bold></highlight> that surround power dissipating device <highlight><bold>613</bold></highlight>. In the illustrated embodiment, the pads <highlight><bold>605</bold></highlight> and <highlight><bold>606</bold></highlight> are formed into a continuous rings, one inside the other. </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6E</cross-reference> illustrates a variation on the scissor contact design described in FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C. A base portion <highlight><bold>670</bold></highlight> of an elongated z-axis compliant conductor <highlight><bold>630</bold></highlight> (of a scissor pair) is soldered to pad <highlight><bold>632</bold></highlight> on PCB <highlight><bold>608</bold></highlight>. The upper cantilevered beam portion <highlight><bold>634</bold></highlight> of compliant conductor <highlight><bold>630</bold></highlight> is pressed against contact pad <highlight><bold>631</bold></highlight> of substrate <highlight><bold>609</bold></highlight> as previously described. However, in this configuration, rather than the secondary contact wrapping around and returning to the top surface of the base <highlight><bold>502</bold></highlight>, the contact <highlight><bold>630</bold></highlight> wraps around portion <highlight><bold>635</bold></highlight> of compliant conductor <highlight><bold>630</bold></highlight> returning to a separate contact pad <highlight><bold>633</bold></highlight> on PCB <highlight><bold>608</bold></highlight>. Although both contact pads <highlight><bold>632</bold></highlight> and <highlight><bold>633</bold></highlight> are in electrical communication with the same power conditioning circuit, (e.g. through vias and conductive layers in the substrate <highlight><bold>609</bold></highlight>) the advantage of this configuration is that the mating surfaces <highlight><bold>636</bold></highlight> of contact pad <highlight><bold>633</bold></highlight> and contact portion <highlight><bold>635</bold></highlight> are not involved in the soldering process and as a consequence there is no risk that solder used to couple the base <highlight><bold>670</bold></highlight> of the conductor <highlight><bold>630</bold></highlight> to the pad <highlight><bold>632</bold></highlight> may flow into the contact region of the secondary contact <highlight><bold>633</bold></highlight>. Additionally, because the secondary contact is further removed from the initial contact path there is less mutual coupling between the two contact paths which results in a lower overall connection inductance. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6F</cross-reference> illustrates another embodiment of the present invention. In this embodiment, the stackup configuration <highlight><bold>64</bold></highlight> includes a first and second set of U-shaped z-axis compliant conductors (<highlight><bold>640</bold></highlight> and <highlight><bold>641</bold></highlight>, respectively) that are displaced from one another along the x-axis. The x-axis displacement allows contact pads <highlight><bold>644</bold></highlight> and <highlight><bold>645</bold></highlight> to be constructed in a continuous linear fashion on substrate <highlight><bold>609</bold></highlight> similar to the embodiment shown in <cross-reference target="DRAWINGS">FIGS. 6A, 6B</cross-reference> and <highlight><bold>6</bold></highlight>C, without requiring that the first and second set of conductors <highlight><bold>640</bold></highlight>, <highlight><bold>641</bold></highlight> be oriented 180 degrees from each other. Z-axis compliant conductor <highlight><bold>640</bold></highlight> is soldered or otherwise connected to contact pad <highlight><bold>642</bold></highlight> on PCB <highlight><bold>608</bold></highlight> which is connected to one polarity of a power circuit (e.g., as shown in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>C) while z-axis compliant conductor <highlight><bold>641</bold></highlight> forward of conductor <highlight><bold>640</bold></highlight> and displaced from conductor <highlight><bold>640</bold></highlight> in the x-axis is also soldered or otherwise electrically coupled to contact pad <highlight><bold>643</bold></highlight> of a second polarity of a power circuit (also as shown in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>C). </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> The embodiments illustrated in FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>F have numerous advantages. First, as described above, they permit substantial misalignment between the z-axis compliant conductors and the contacts on the opposing circuit boards in the direction of the adjacent conductors (e.g. in the y-axis direction in FIGS. <highlight><bold>6</bold></highlight>B-F). Second, a nearly contiguous line of vias disposed through the pad region can be used for connecting the contacts to conductive planes within the circuit board, thus allowing a lower interconnect impedance in the substrate <highlight><bold>609</bold></highlight>. Third, as described further below with respect to <cross-reference target="DRAWINGS">FIGS. 6I and 6J</cross-reference>, the arrangement shown in FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C allows for improved electromagnetic coupling between each spring over arrangements where each of the z-axis compliant conductors are arranged in a single row. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6G</cross-reference> illustrates a stackup configuration <highlight><bold>65</bold></highlight> in which the z-axis compliant conductor is removably attached (e.g. not soldered, bonded, or otherwise permanently attached) to either substrate <highlight><bold>609</bold></highlight> or PCB <highlight><bold>608</bold></highlight>. In this configuration insulating (plastic, for example) overmold element <highlight><bold>652</bold></highlight> retains compliant conductor <highlight><bold>651</bold></highlight>. Additional conductors (disposed in the y direction) are also retained by plastic element <highlight><bold>652</bold></highlight>, forming a contact assembly that can be installed at the time of assembly of substrate <highlight><bold>609</bold></highlight> and PCB <highlight><bold>608</bold></highlight>. As before, section <highlight><bold>653</bold></highlight> of compliant conductor <highlight><bold>651</bold></highlight> is pressed against contact pad <highlight><bold>605</bold></highlight> on substrate <highlight><bold>609</bold></highlight> and section <highlight><bold>654</bold></highlight> is pressed against contact pad <highlight><bold>655</bold></highlight> of PCB <highlight><bold>608</bold></highlight> completing one half of a power circuit between PCB <highlight><bold>608</bold></highlight> and substrate <highlight><bold>609</bold></highlight>. The other half of the power circuit is completed by the adjacent conductor (displaced from conductor <highlight><bold>651</bold></highlight> in the y-axis). It is also recognized that an arrangement such as that which is shown in <cross-reference target="DRAWINGS">FIGS. 6F and 6G</cross-reference> may also be applied in a similar manner as to the arrangement in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>C, with opposing or staggered conductors, using a multiple-part or shaped overmold. </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6H</cross-reference> illustrates still another arrangement wherein a compliant conductor may be used to provide power to a power dissipating device. In this arrangement, the plurality of first circuit board contacts <highlight><bold>664</bold></highlight> are disposed on the edge of the first circuit board. While only a single contact <highlight><bold>664</bold></highlight> is shown, a plurality of contacts, electrically isolated from one another and distributed in the y-axis, are disposed on the edge of the first circuit board <highlight><bold>609</bold></highlight>. Section <highlight><bold>661</bold></highlight> of each of the x-axis compliant conductors <highlight><bold>660</bold></highlight> is urged against an adjacent side contact <highlight><bold>664</bold></highlight> which is electrically connected to internal conductive plane <highlight><bold>662</bold></highlight> of substrate <highlight><bold>664</bold></highlight>. The internal conductive plane <highlight><bold>662</bold></highlight> is electrically coupled to the power dissipating device (via conductive planes, vias, and the like) to feed power to a power dissipating device disposed on the substrate <highlight><bold>664</bold></highlight>. The other end of conductor <highlight><bold>660</bold></highlight> is soldered or otherwise electrically connected to contact pad <highlight><bold>665</bold></highlight> of PCB <highlight><bold>608</bold></highlight>. Electrical connection between the contact pad <highlight><bold>665</bold></highlight> and to power layers of the PCB <highlight><bold>608</bold></highlight> can be made by a combination of plated through holes, vias and interconnecting conductive layers in the PCB <highlight><bold>608</bold></highlight>. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> Only one contact is shown in the section view of <cross-reference target="DRAWINGS">FIG. 6H</cross-reference>. However, it will be understood that a multiplicity of compliant contacts <highlight><bold>660</bold></highlight> can be arranged along the y-axis and the multiple compliant contacts <highlight><bold>660</bold></highlight> can interface with a corresponding multiple of edge contacts <highlight><bold>664</bold></highlight>, each electrically isolated from the others, to form multiple power connections between PCB <highlight><bold>608</bold></highlight> and substrate <highlight><bold>664</bold></highlight>, wherein alternating contacts <highlight><bold>664</bold></highlight> connect to alternate polarity power plane <highlight><bold>663</bold></highlight>. In a preferred embodiment, the contacts <highlight><bold>660</bold></highlight> and related structures circumscribe all sides of substrate <highlight><bold>664</bold></highlight> to form a very low impedance power interconnect path between PCB <highlight><bold>608</bold></highlight> and substrate <highlight><bold>664</bold></highlight>. The conductor <highlight><bold>660</bold></highlight> can also be designed with a bend to restrain the first circuit board <highlight><bold>609</bold></highlight> in place, if desired. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6I</cross-reference> illustrates one embodiment of the z-axis compliant conductor design. The illustrated z-axis compliant conductor pair which form a part of a larger array of conductors. Conductor <highlight><bold>671</bold></highlight> carries current in of one polarity while adjacent conductor <highlight><bold>672</bold></highlight> carries current in an opposite polarity. As before, a practical method of assembling such an array is to join the individual conductors with an overmolded plastic resin <highlight><bold>673</bold></highlight> that supports the conductors <highlight><bold>671</bold></highlight> and <highlight><bold>672</bold></highlight>. Of note is that each of the conductors <highlight><bold>671</bold></highlight> and <highlight><bold>672</bold></highlight> are provided with a slit <highlight><bold>677</bold></highlight> and <highlight><bold>680</bold></highlight> which creates two separate current paths in conductors <highlight><bold>671</bold></highlight> and <highlight><bold>672</bold></highlight> over a substantial portion of the length of the conductors. These separate current paths are identified as <highlight><bold>675</bold></highlight>, <highlight><bold>676</bold></highlight> for conductor <highlight><bold>671</bold></highlight> and <highlight><bold>678</bold></highlight> and <highlight><bold>679</bold></highlight> for conductor <highlight><bold>672</bold></highlight>. The result of this arrangement is to reduce the overall connection inductance between a PCB and a substrate. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> The reduced connection inductance of <cross-reference target="DRAWINGS">FIG. 6I</cross-reference> can be explained by referring to <cross-reference target="DRAWINGS">FIG. 6J</cross-reference> which illustrates a section view through the conductor sections as indicated by A-A. The top portion of <cross-reference target="DRAWINGS">FIG. 6J</cross-reference> illustrates the arrangement where there is no slit, forming conductors <highlight><bold>681</bold></highlight> and <highlight><bold>682</bold></highlight>, whereas the bottom portion illustrates the arrangement where the slits <highlight><bold>677</bold></highlight> and <highlight><bold>680</bold></highlight> form conductors <highlight><bold>685</bold></highlight>, <highlight><bold>686</bold></highlight>, <highlight><bold>687</bold></highlight> and <highlight><bold>688</bold></highlight>. The inductance of each conductor, <highlight><bold>681</bold></highlight> or <highlight><bold>682</bold></highlight>, in the configuration without the slit is:  
<math-cwu id="MATH-US-00003">
<number>3</number>
<math>
<mrow>
  <msub>
    <mi>L</mi>
    <mrow>
      <mn>681</mn>
      <mo>,</mo>
      <mn>682</mn>
    </mrow>
  </msub>
  <mo>=</mo>
  <mrow>
    <mrow>
      <mn>2</mn>
      <mo>&CenterDot;</mo>
      <mi>ln</mi>
    </mrow>
    <mo>&it;</mo>
    <mfrac>
      <mrow>
        <mi>S</mi>
        <mo>&it;</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mn>1</mn>
      </mrow>
      <mrow>
        <mn>0.2235</mn>
        <mo>&CenterDot;</mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>t</mi>
            <mo>+</mo>
            <mrow>
              <mi>W</mi>
              <mo>&it;</mo>
              <mstyle>
                <mtext>&emsp;</mtext>
              </mstyle>
              <mo>&it;</mo>
              <mn>1</mn>
            </mrow>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mrow>
    </mfrac>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00003" file="US20030002268A1-20030102-M00003.NB"/>
<image id="EMI-M00003" wi="216.027" he="18.00225" file="US20030002268A1-20030102-M00003.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> For the configuration with the slit <highlight><bold>677</bold></highlight>, <highlight><bold>680</bold></highlight>, the inductance of the pair of conductors <highlight><bold>685</bold></highlight> and <highlight><bold>686</bold></highlight> or <highlight><bold>687</bold></highlight> and <highlight><bold>688</bold></highlight> can be determined by calculating the inductance of each conductor and then noting that the conductor pair are in parallel with one another. The general equation for the inductance of a multi-conductor configuration where the current in all conductors is equal (this is the case since, by symmetry, a continuous set of paired contacts as shown in <cross-reference target="DRAWINGS">FIG. 6I</cross-reference> must have the same current in each path) is:  
<math-cwu id="MATH-US-00004">
<number>4</number>
<math>
<mrow>
  <mi>l</mi>
  <mo>=</mo>
  <mrow>
    <mrow>
      <mn>2</mn>
      <mo>&CenterDot;</mo>
      <mi>ln</mi>
    </mrow>
    <mo>&it;</mo>
    <mfrac>
      <mrow>
        <mi>G</mi>
        <mo>&it;</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mi>M</mi>
        <mo>&it;</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mi>D</mi>
      </mrow>
      <mrow>
        <mi>G</mi>
        <mo>&it;</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mi>M</mi>
        <mo>&it;</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mi>R</mi>
      </mrow>
    </mfrac>
    <mo>&it;</mo>
    <msup>
      <mn>10</mn>
      <mrow>
        <mo>-</mo>
        <mn>7</mn>
      </mrow>
    </msup>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00004" file="US20030002268A1-20030102-M00004.NB"/>
<image id="EMI-M00004" wi="216.027" he="17.03835" file="US20030002268A1-20030102-M00004.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0097" lvl="7"><number>&lsqb;0097&rsqb;</number> where GMD is the geometric mean distance from the first group of conductors to the second group of conductors and GMR designates the geometric mean of the individual geometric mean radii of the group together with the wire-to-wire distances among the conductors of that group. Applying the forgoing relationships yields an expression for the inductance of the conductors <highlight><bold>685</bold></highlight>, <highlight><bold>688</bold></highlight>, <highlight><bold>686</bold></highlight>, <highlight><bold>687</bold></highlight> is as follows:  
<math-cwu id="MATH-US-00005">
<number>5</number>
<math>
<mrow>
  <msub>
    <mi>L</mi>
    <mrow>
      <mn>685</mn>
      <mo>,</mo>
      <mn>688</mn>
    </mrow>
  </msub>
  <mo>=</mo>
  <mrow>
    <mrow>
      <mn>2</mn>
      <mo>&CenterDot;</mo>
      <mi>ln</mi>
    </mrow>
    <mo>&it;</mo>
    <mfrac>
      <msqrt>
        <mrow>
          <mrow>
            <mo>(</mo>
            <mrow>
              <mrow>
                <mi>S</mi>
                <mo>&it;</mo>
                <mstyle>
                  <mtext>&emsp;</mtext>
                </mstyle>
                <mo>&it;</mo>
                <mn>2</mn>
              </mrow>
              <mo>+</mo>
              <mrow>
                <mi>S</mi>
                <mo>&it;</mo>
                <mstyle>
                  <mtext>&emsp;</mtext>
                </mstyle>
                <mo>&it;</mo>
                <mn>3</mn>
              </mrow>
            </mrow>
            <mo>)</mo>
          </mrow>
          <mo>&it;</mo>
          <mrow>
            <mo>(</mo>
            <mrow>
              <mrow>
                <mi>S</mi>
                <mo>&it;</mo>
                <mstyle>
                  <mtext>&emsp;</mtext>
                </mstyle>
                <mo>&it;</mo>
                <mn>2</mn>
              </mrow>
              <mo>+</mo>
              <mrow>
                <mrow>
                  <mn>2</mn>
                  <mo>&CenterDot;</mo>
                  <mi>S</mi>
                </mrow>
                <mo>&it;</mo>
                <mstyle>
                  <mtext>&emsp;</mtext>
                </mstyle>
                <mo>&it;</mo>
                <mn>3</mn>
              </mrow>
            </mrow>
            <mo>)</mo>
          </mrow>
        </mrow>
      </msqrt>
      <msqrt>
        <mrow>
          <mrow>
            <mi>.2235</mi>
            <mo>&CenterDot;</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>t</mi>
                <mo>+</mo>
                <mrow>
                  <mi>W</mi>
                  <mo>&it;</mo>
                  <mstyle>
                    <mtext>&emsp;</mtext>
                  </mstyle>
                  <mo>&it;</mo>
                  <mn>2</mn>
                </mrow>
              </mrow>
              <mo>)</mo>
            </mrow>
            <mo>&CenterDot;</mo>
            <mi>S</mi>
          </mrow>
          <mo>&it;</mo>
          <mstyle>
            <mtext>&emsp;</mtext>
          </mstyle>
          <mo>&it;</mo>
          <mn>3</mn>
        </mrow>
      </msqrt>
    </mfrac>
    <mo>&it;</mo>
    <msup>
      <mn>10</mn>
      <mrow>
        <mo>-</mo>
        <mn>7</mn>
      </mrow>
    </msup>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00005" file="US20030002268A1-20030102-M00005.NB"/>
<image id="EMI-M00005" wi="216.027" he="23.04855" file="US20030002268A1-20030102-M00005.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
 
<math-cwu id="MATH-US-00006">
<number>6</number>
<math>
<mrow>
  <msub>
    <mi>L</mi>
    <mrow>
      <mn>686</mn>
      <mo>,</mo>
      <mn>687</mn>
    </mrow>
  </msub>
  <mo>=</mo>
  <mrow>
    <mrow>
      <mn>2</mn>
      <mo>&CenterDot;</mo>
      <mi>ln</mi>
    </mrow>
    <mo>&it;</mo>
    <mfrac>
      <msqrt>
        <mrow>
          <mi>S</mi>
          <mo>&it;</mo>
          <mstyle>
            <mtext>&emsp;</mtext>
          </mstyle>
          <mo>&it;</mo>
          <mrow>
            <mn>2</mn>
            <mo>&CenterDot;</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mrow>
                  <mi>S</mi>
                  <mo>&it;</mo>
                  <mstyle>
                    <mtext>&emsp;</mtext>
                  </mstyle>
                  <mo>&it;</mo>
                  <mn>2</mn>
                </mrow>
                <mo>+</mo>
                <mrow>
                  <mi>S</mi>
                  <mo>&it;</mo>
                  <mstyle>
                    <mtext>&emsp;</mtext>
                  </mstyle>
                  <mo>&it;</mo>
                  <mn>3</mn>
                </mrow>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
      </msqrt>
      <msqrt>
        <mrow>
          <mrow>
            <mi>.2235</mi>
            <mo>&CenterDot;</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>t</mi>
                <mo>+</mo>
                <mrow>
                  <mi>W</mi>
                  <mo>&it;</mo>
                  <mstyle>
                    <mtext>&emsp;</mtext>
                  </mstyle>
                  <mo>&it;</mo>
                  <mn>2</mn>
                </mrow>
              </mrow>
              <mo>)</mo>
            </mrow>
            <mo>&CenterDot;</mo>
            <mi>S</mi>
          </mrow>
          <mo>&it;</mo>
          <mstyle>
            <mtext>&emsp;</mtext>
          </mstyle>
          <mo>&it;</mo>
          <mn>3</mn>
        </mrow>
      </msqrt>
    </mfrac>
    <mo>&it;</mo>
    <msup>
      <mn>10</mn>
      <mrow>
        <mo>-</mo>
        <mn>7</mn>
      </mrow>
    </msup>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00006" file="US20030002268A1-20030102-M00006.NB"/>
<image id="EMI-M00006" wi="216.027" he="23.04855" file="US20030002268A1-20030102-M00006.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0098" lvl="7"><number>&lsqb;0098&rsqb;</number> The pair inductance then is simply L<highlight><subscript>685,688 </subscript></highlight>in parallel with L<highlight><subscript>686,687</subscript></highlight>:  
<math-cwu id="MATH-US-00007">
<number>7</number>
<math>
<mrow>
  <msub>
    <mi>L</mi>
    <mi>pair</mi>
  </msub>
  <mo>=</mo>
  <mfrac>
    <mrow>
      <msub>
        <mi>L</mi>
        <mrow>
          <mn>685</mn>
          <mo>,</mo>
          <mn>688</mn>
        </mrow>
      </msub>
      <mo>&CenterDot;</mo>
      <msub>
        <mi>L</mi>
        <mrow>
          <mn>686</mn>
          <mo>,</mo>
          <mn>687</mn>
        </mrow>
      </msub>
    </mrow>
    <mrow>
      <msub>
        <mi>L</mi>
        <mrow>
          <mn>685</mn>
          <mo>,</mo>
          <mn>688</mn>
        </mrow>
      </msub>
      <mo>+</mo>
      <msub>
        <mi>L</mi>
        <mrow>
          <mn>686</mn>
          <mo>,</mo>
          <mn>687</mn>
        </mrow>
      </msub>
    </mrow>
  </mfrac>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00007" file="US20030002268A1-20030102-M00007.NB"/>
<image id="EMI-M00007" wi="216.027" he="18.96615" file="US20030002268A1-20030102-M00007.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> When the above equations are applied to practical conductor geometries, substantial reductions in inductance can be achieved by providing a slot in the contact arrangement as shown in <cross-reference target="DRAWINGS">FIG. 6I</cross-reference>. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> It is understood that in all of the previously described conductor embodiments, it is important to design the contact arrangement such as to avoid rotational forces that may be imparted to the base of the contact wherein the base is soldered to one of the substrates. The reason for this is to eliminate normal forces that are not in compression (along the z-axis) which apply a torsional force to the base portion of the conductor, and which may result in solder creepage, and ultimately the failure of the solder joint between the base of the conductor and the substrate pad. This can be accomplished by designing the conductor so that the interface portion that contacts the second circuit board contact and the base portion that contacts the first circuit board contacts are disposed substantially only along the z-axis from one another (e.g. either above or below each other, but not displaced in the x-y plane). This can be achieved, for example as demonstrated in the foregoing description where the compliant conductor beam is folded over the base of the conductor. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> It is also desirable to design the conductor and contacts to cooperatively interact with each other to minimize contact resistance and insure good electrical connection. This can be accomplished, for example, with the S-shaped conductor portions (such as that which is illustrated in <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference>, or other electrical contact-enhancing designs). </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a diagram illustrating a plan view (looking up into PCB <highlight><bold>120</bold></highlight>) of another embodiment of the present invention. As in previous embodiments, the z-axis compliant conductors, as well as the contacts on the PCB and substrate that interface with the z-axis compliant conductors are disposed about the periphery of the power dissipating device. Further, the power and ground (or positive and negative power) conductive paths formed by the conductors and contacts were interleaved to reduce inductance. In the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, the set contacts on the first circuit board and the set of contacts on the second circuit board are separated into two subsets of contacts, and the z-axis compliant conductors are separated into two subsets of conductors as well. As was the case in the embodiments discussed previously, the first subsets of the contacts on the first and second circuit boards and the z-axis compliant conductors are disposed circumferentially around the power dissipating device. However, in this embodiment, the second set of contacts on the first and second circuit boards and the z-axis compliant conductors are disposed circumferentially around the first subset of contacts on the first and second circuit boards and the z-axis compliant conductors. The result is two &ldquo;rings&rdquo; of circuit paths from the first circuit board, through the first subset <highlight><bold>122</bold></highlight>A and the second subset <highlight><bold>122</bold></highlight>B of z-axis compliant conductors, to the second circuit board, wherein each ring includes a plurality of interleaved ground and power paths. The multiple &ldquo;rings&rdquo; of contacts <highlight><bold>122</bold></highlight>A and <highlight><bold>122</bold></highlight>B, one behind and disposed circumferentially about the other, are used to achieve even lower interconnect impedance between the PCB <highlight><bold>120</bold></highlight> and the substrate <highlight><bold>130</bold></highlight>. This is accomplished at least in part because each of the multiple rows of contacts <highlight><bold>122</bold></highlight>A and <highlight><bold>122</bold></highlight>B effectively couple in parallel. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> One of the advantages of the present invention is that it permits simplification of the power/ground/signal interconnect between related printed circuit boards. <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a diagram illustrating a typical stackup arrangement <highlight><bold>5</bold></highlight> having power/ground/signal interconnect contention problems. The substrate <highlight><bold>847</bold></highlight> of the stackup <highlight><bold>5</bold></highlight> includes conductive circuit layers <highlight><bold>831</bold></highlight>, <highlight><bold>834</bold></highlight>, <highlight><bold>836</bold></highlight>, <highlight><bold>839</bold></highlight>, and <highlight><bold>841</bold></highlight>, and insulating layers (<highlight><bold>832</bold></highlight>, <highlight><bold>835</bold></highlight>, <highlight><bold>837</bold></highlight>, <highlight><bold>840</bold></highlight>, and <highlight><bold>842</bold></highlight>) reside between the circuit layers <highlight><bold>831</bold></highlight>, <highlight><bold>834</bold></highlight>, <highlight><bold>836</bold></highlight>, <highlight><bold>839</bold></highlight>, and <highlight><bold>841</bold></highlight>. A surface layer <highlight><bold>826</bold></highlight> typically is used for making contact through bumps to power dissipating device <highlight><bold>827</bold></highlight>. The number of insulating and conducting layers may be increased or decreased depending upon the signal and power demands of the power dissipating device. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> In most integrated circuit packages, power enters from pins <highlight><bold>845</bold></highlight> disposed on the opposite side of the power dissipating device <highlight><bold>827</bold></highlight> and is distributed through power vias <highlight><bold>833</bold></highlight>, <highlight><bold>838</bold></highlight> in the substrate <highlight><bold>847</bold></highlight>. The power dissipating device <highlight><bold>827</bold></highlight> has connectors for power and ground (<highlight><bold>828</bold></highlight>, <highlight><bold>829</bold></highlight> shown) which connect to a surface layer <highlight><bold>826</bold></highlight> of substrate <highlight><bold>847</bold></highlight>. To ensure a low impedance DC power distribution path, multiple power vias <highlight><bold>838</bold></highlight> and ground vias <highlight><bold>833</bold></highlight> must pass through substrate <highlight><bold>847</bold></highlight> to connect with multiple power and ground pins (e.g. <highlight><bold>844</bold></highlight> and <highlight><bold>843</bold></highlight> respectively). Power and ground is distributed from contacts <highlight><bold>845</bold></highlight> including lower contacts <highlight><bold>844</bold></highlight> and <highlight><bold>843</bold></highlight> (which may be a large numbers of pin connections in a socket). </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> Power contacts <highlight><bold>844</bold></highlight> are coupled to one or more power planes <highlight><bold>841</bold></highlight> and <highlight><bold>836</bold></highlight> by one or more power vias <highlight><bold>838</bold></highlight>, <highlight><bold>848</bold></highlight>, and thence to power bumps <highlight><bold>829</bold></highlight>. Similarly, ground contacts <highlight><bold>843</bold></highlight> are coupled to one or more ground planes <highlight><bold>839</bold></highlight>, <highlight><bold>834</bold></highlight> by one or more ground vias <highlight><bold>849</bold></highlight> and thence to ground bumps <highlight><bold>828</bold></highlight>. Signal contacts, e.g., <highlight><bold>830</bold></highlight>, connect to conductive signal layers <highlight><bold>831</bold></highlight> and then typically distribute signals to the periphery of the device through signal vias, e.g., <highlight><bold>825</bold></highlight>, and then down into a signal contact, e.g., <highlight><bold>846</bold></highlight>, for distribution to other components communicatively coupled to the contact <highlight><bold>846</bold></highlight> (for example, a motherboard). </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a diagram of an improved power distribution system configuration <highlight><bold>90</bold></highlight> in which power taps <highlight><bold>901</bold></highlight> are provided through the top side of substrate <highlight><bold>923</bold></highlight> instead of through the bottom. Power taps <highlight><bold>901</bold></highlight> represent where the compliant conductors make contact to the pads on the top surface of the substrate to distribute power from a power source to the power dissipating device <highlight><bold>906</bold></highlight> on substrate <highlight><bold>923</bold></highlight>. Power dissipating device <highlight><bold>906</bold></highlight> on substrate <highlight><bold>923</bold></highlight> is connected as described in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, except that that power layer <highlight><bold>908</bold></highlight> does not require substantial via distributions to lower layers such as layers <highlight><bold>912</bold></highlight> and <highlight><bold>914</bold></highlight>. Power enters power taps <highlight><bold>901</bold></highlight> whereby the power layer <highlight><bold>902</bold></highlight> connects to the right power tap <highlight><bold>901</bold></highlight>B and the ground plane <highlight><bold>910</bold></highlight> connects to left power tap <highlight><bold>901</bold></highlight>A through via <highlight><bold>903</bold></highlight>. Ground plane <highlight><bold>910</bold></highlight> then connects to vias <highlight><bold>924</bold></highlight>, which in turn connect to ground bumps <highlight><bold>905</bold></highlight> on power dissipating device <highlight><bold>906</bold></highlight>. Additionally, power is routed from power plane <highlight><bold>902</bold></highlight> to power bumps <highlight><bold>904</bold></highlight> on power dissipating device <highlight><bold>906</bold></highlight>. This completes the power distribution path for the substrate stackup <highlight><bold>923</bold></highlight> from the source to the load, e.g., the power dissipating device <highlight><bold>906</bold></highlight>. Note that for illustrative purposes, the bumps <highlight><bold>904</bold></highlight>, <highlight><bold>905</bold></highlight> on power dissipating device <highlight><bold>906</bold></highlight> are raised slightly off of the power plane <highlight><bold>902</bold></highlight>. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> Signal connections from power dissipating device <highlight><bold>906</bold></highlight> may now be routed to one or more bumps <highlight><bold>907</bold></highlight>, which connect to one or more vias <highlight><bold>915</bold></highlight> which route to one or mote signal planes <highlight><bold>917</bold></highlight>. Other signals may now be distributed to pin connections (or alternatively other bump interconnects such as in an interposer to substrate connection) for connection to pins (such as <highlight><bold>921</bold></highlight> through vias similar to <highlight><bold>922</bold></highlight>) which connect to a socket-like interconnect or PCB. Ground connections <highlight><bold>920</bold></highlight> through vias <highlight><bold>919</bold></highlight> and ground plane <highlight><bold>914</bold></highlight> may now be used for signal reference only rather than for power distribution as well. As in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, insulation layers <highlight><bold>909</bold></highlight>, <highlight><bold>911</bold></highlight>, <highlight><bold>913</bold></highlight>, <highlight><bold>916</bold></highlight>, and <highlight><bold>918</bold></highlight> make up the rest of the substrate <highlight><bold>923</bold></highlight> construction. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> This embodiment allows for a reduction in the number of layers because that power distribution is facilitated predominately through the top two layers <highlight><bold>908</bold></highlight>, <highlight><bold>910</bold></highlight> of substrate <highlight><bold>923</bold></highlight>. Additionally, since the power and ground conductive layers are disposed on a power dissipating device side of substantially all of the conductive signal layers, the passage of power through the planes of the conductive signal layers is minimized. The distribution of signals the x-y planes is also improved. This is due to elimination or reduction of the number of vias for power and ground distribution in substrate <highlight><bold>923</bold></highlight> that would normally have been used to connect to pins <highlight><bold>845</bold></highlight> as described in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. Through elimination of the power and ground vias in these lower layers (utilizing the top two layers), x-y plane real estate is henceforth available for additional signal routing in the lower layer(s), e.g., <highlight><bold>917</bold></highlight>. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> illustrates an embodiment of the present invention wherein the power conditioning circuit or module <highlight><bold>1000</bold></highlight> includes a plurality of power conditioning submodules <highlight><bold>1001</bold></highlight>A-<highlight><bold>1001</bold></highlight>D, which together provide a power signal having a plurality of phases. In this embodiment, the topology of the power conditioning circuit <highlight><bold>1000</bold></highlight> delivers power to a plurality of compliant conductors <highlight><bold>1003</bold></highlight> advantageously arranged to apply different phases of the power signal to different sides of the power dissipation device <highlight><bold>1006</bold></highlight>. The power dissipation device <highlight><bold>1006</bold></highlight> is shown connected to power and ground planes <highlight><bold>1005</bold></highlight> and <highlight><bold>1004</bold></highlight> located on substrate <highlight><bold>1002</bold></highlight>. It is understood that the power dissipation device/substrate <highlight><bold>1006</bold></highlight>/<highlight><bold>1002</bold></highlight> resides at a level either above or below the voltage regulation module <highlight><bold>1000</bold></highlight>. Power and ground planes <highlight><bold>1005</bold></highlight> and <highlight><bold>1004</bold></highlight> then connect to VRM <highlight><bold>1000</bold></highlight> through compliant conductors <highlight><bold>1003</bold></highlight> which circumscribe power dissipating device <highlight><bold>1006</bold></highlight> wherein the ground of each phase connects to ground plane <highlight><bold>1004</bold></highlight> and the voltage out of each phase connects to the power plane <highlight><bold>1005</bold></highlight>. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> Topologically, each phase is represented by an input voltage (VIN) to two FET switches and an L-C output circuit. In the illustrated embodiment, each phase operates 90 degrees out of phase with the other adjacent to it. Because of the organization of the phases and due to the placement of the compliant conductors <highlight><bold>1003</bold></highlight> one may lay out the PCB of VRM <highlight><bold>1000</bold></highlight> in this topological fashion which improves routing and interconnect impedance due to the partitioning of each phase about the periphery of the power dissipating device. This allows the inductors, capacitors, and electronic drive circuitry (FETs, etc.) of each phase to be logically placed adjacent to a linear compliant conductor <highlight><bold>1003</bold></highlight> resulting in a superior layout and interconnect scheme which is synergistic with the topology of the VRM itself. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> While the foregoing embodiment is described with respect to a four phase power signal applied to each of a four-sided power dissipating device, the principles described above can be applied to embodiments with fewer or more than four sides and power signal phases, or to embodiments with non-polygonal configurations (e.g. circular, for example). </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> In summary, the forgoing discussion discloses a low impedance power interconnect between the power dissipating device and the power source. The impedance of the power interconnect is low in inductance and resistance throughout a wide frequency band in order to ensure that the voltage drops across the interconnect are mitigated across it during dynamic switching of power. It can also be seen that the interconnect should provide large &lsquo;z&rsquo; axis compliance. The arrangement also reduces or eliminates the need for supporting electronic components on the device substrate because the interconnect impedance between the power conditioning circuit and the device can be reduced to the point where all or most of the support electronics can be located on the substrate having the power conditioning circuit itself. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> The present invention also significantly reduces contentious routing of power to the power dissipating device because the power interconnect impedance is significantly lowered and can be touted to one or more sides of the power dissipating device. </paragraph>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> Further, since the upper layers of the power dissipating device substrate are used primarily for power distribution, the area on additional layers beneath the upper layers are free for use with for signal and other conductive interconnects. These other conductive interconnects can connect other interconnects or substrates beneath or above the stackup. </paragraph>
</section>
<section>
<heading lvl="1">CONCLUSION </heading>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> The foregoing description of the preferred embodiment of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. For example, the substrate contacts and compliant conductors can be disposed proximate the outer periphery of the substrates rather than proximate the power dissipating device as described herein. Further, the compliant conductors may be rigid instead of compliant, while still permitting the detachable design described herein. Also, the compliant conductors can be integrated with other assemblies such as a socket, which might be used to interconnect signals to the microprocessor. Further, mote than one linear set of contacts can be arranged to circumscribe the power dissipating device in a manner to increase the total number of contacts providing power and/or ground to the device, thus reducing the overall connection inductance and increasing total current carrying capability. The z-axis compliant contacts can also be configured so as to permit acceptance of stackup height variations. </paragraph>
<paragraph id="P-0116" lvl="0"><number>&lsqb;0116&rsqb;</number> It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto. The above specification, examples and data provide a complete description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention resides in the claims hereinafter appended. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An apparatus for providing power to a power dissipating device, comprising: 
<claim-text>a first circuit board having a power conditioner circuit, the first circuit board having a first side and a second side having a plurality of first circuit board contacts thereon, the first circuit board contacts including a first set of first circuit board contacts communicatively coupled to a first power conditioner circuit connector and a second set of first circuit board contacts communicatively coupled to a second power conditioning circuit connector; </claim-text>
<claim-text>a second circuit board having: 
<claim-text>the power dissipating device mounted thereto; </claim-text>
<claim-text>a plurality of second circuit board contacts disposed on a first side of the second circuit board, the second circuit board contacts including a first set of second circuit board contacts communicatively coupled to a power dissipating device first connector and a second set of second circuit board contacts communicatively coupled to a second connector of the power dissipating device; </claim-text>
</claim-text>
<claim-text>a plurality of z-axis compliant conductors disposed at least partially between the first circuit board contacts and the second circuit board contacts; and 
<claim-text>wherein the plurality of z-axis compliant conductors includes a first set of z-axis compliant conductors in contact with and disposed between the first set of first circuit board contacts and the first set of second circuit board contacts, and a second set of z-axis compliant conductors disposed in contact with and between the second set of first circuit board contacts and the second set of second circuit board contacts, and </claim-text>
</claim-text>
<claim-text>wherein the first set of first circuit board contacts, the first set of z-axis compliant conductors, and the first set of second circuit board contacts define a plurality of first paths from the first circuit board to the second circuit board and wherein the second set of circuit board contacts, the second set of z-axis compliant conductors, and the second set of second circuit board contacts define a plurality of second paths from the first circuit board to the second circuit board. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the plurality of first paths and the plurality of second paths together provide a low impedance power path from the first circuit board to the second circuit board. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein at least of the z-axis compliant conductors comprises a slit forming a first current path and a second current path through a substantial portion of a length of the conductor, thereby reducing the inductance of the low impedance power path from the first circuit board to the second circuit board. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the number of first circuit paths and second circuit paths and a distance between the first circuit board and the second circuit board is selected to provide an aggregate circuit path impedance of less than approximately 100 pico-henries. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the plurality of first paths are ground paths and the plurality of second paths are power paths. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein: 
<claim-text>the plurality of ground paths are interleaved with the plurality of power paths. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the plurality of first paths are positive polarity paths and the plurality of second paths are negative polarity paths. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the plurality of positive polarity paths are interleaved with the plurality of negative polarity paths. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the plurality of z-axis compliant conductors are disposed adjacent more than one side of the power dissipating device. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein: 
<claim-text>the z-axis compliant conductors are at least partially contained within a socket mounted to the first circuit board. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein: 
<claim-text>the power dissipating device comprises a plurality of sides; </claim-text>
<claim-text>the power conditioner circuit provides power output signal having a plurality of phases, each phase at one of the sides of the power dissipating device. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the plurality of first circuit board contacts comprises a first subset of first circuit board contacts and a second set of first circuit board contacts; </claim-text>
<claim-text>the plurality of second circuit board contacts comprises a first subset of second circuit board contacts and a second set of second circuit board contacts; </claim-text>
<claim-text>the first set of z-axis compliant conductors comprises a first subset of first set of z-axis compliant conductors and a second subset of the first set of z-axis compliant conductors; </claim-text>
<claim-text>the second set of z-axis compliant conductors comprises a first subset of the second set of z-axis compliant conductors and a second subset of the second set of z-axis compliant conductors; </claim-text>
<claim-text>the first subset of first circuit board contacts, the first subset of the second circuit board contacts, the first subset of the first set of z-axis compliant conductors, and the first subset of the second set of z-axis compliant conductors are disposed circumferentially around the power dissipating device; and </claim-text>
<claim-text>the second subset of first circuit board contacts, the second subset of the second circuit board contacts, the second subset of the first set of z-axis compliant conductors and the second subset of the second set of z-axis compliant conductors are disposed circumferentially around the first subset of first circuit board contacts, the first subset of the second circuit board contacts, the first subset of the first set of z-axis compliant conductors, and the first subset of the second set of z-axis compliant conductors, respectively. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the first side of the second circuit board is an edge of the first circuit board </claim-text>
<claim-text>the plurality of z-axis compliant conductors are disposed circumferentially about the second circuit board. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the plurality of z-axis compliant conductors are permanently attached to the plurality of first circuit board contacts or the plurality of second circuit board contacts. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the first circuit board is detachable from the second circuit board. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at least one of the plurality of first paths and the plurality of second paths is a power control path or a signal path. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at least one of the z-axis compliant conductors comprises a cantilevered beam. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at least one of the z-axis compliant conductors is U-shaped. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>at least one z-axis compliant conductor comprises a base portion contacting one of the first circuit board contacts and an interface portion contacting one of the second circuit board contacts; and </claim-text>
<claim-text>the interface portion is disposed substantially along the only the z-axis from the base portion, thereby reducing torsional force on the base portion. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the first set of z-axis compliant conductors are removably in contact with the first set of first circuit board contacts and the first set of second circuit board contacts; </claim-text>
<claim-text>the second set of z-axis compliant conductors are removably in contact with the second set of first circuit board contacts and the second set of second circuit board contacts; and </claim-text>
<claim-text>the apparatus further comprises an insulating overmold disposed around at least a portion of the z-axis compliant conductors and between the first circuit board and the second circuit board, the overmold retaining the first set of z-axis compliant conductors in contact with and disposed between the first set of first circuit board contacts and the first set of second circuit board contacts, and a second set of z-axis compliant conductors disposed in contact with and between the second set of first circuit board contacts and the second set of second circuit board contacts. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at least one of the z-axis compliant conductors comprises: 
<claim-text>a base portion having a first end and a second end distal from the first end; </claim-text>
<claim-text>a first U-shaped bend portion having a first end adjacent the second end of the base portion and a second end; </claim-text>
<claim-text>a upper shaft portion having a first end adjacent the second end of the first U-shaped bend portion and a second end distal from the first end; </claim-text>
<claim-text>a second U-shaped bend portion having a first end adjacent the second end of the upper shaft portion and a second end; and </claim-text>
<claim-text>a middle shaft portion, disposed between the base portion and the upper shaft portion, the third shaft portion having a first end adjacent the second end of the second U-shaped bend portion and a second end distal from the third end. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, further comprising a bend portion having a first end disposed adjacent the second end of the third shaft portion and a second end distal from the first end and directed toward the second shaft portion. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at least one of the z-axis compliant conductors comprises a contiguous elongated conductor folded into a compliant paper-clip shape. </claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at least one of the z-axis compliant conductors comprises a continuous elongated conductor folded into a base portion, an upper shaft portion, and a middle shaft portion between the base portion and the upper shaft portion. </claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference> or <highlight><bold>24</bold></highlight>, wherein the base portion has a first side affixed to the second circuit board, the upper shaft portion is disposed adjacent to the first circuit board, and the middle shaft portion contacts a second side of the base portion opposite the first side of the base portion, thereby forming a first conductive path through the upper shaft portion to the base and a second conductive path through the middle shaft portion to the base. </claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the power conditioning circuit further comprises: 
<claim-text>a capacitive element disposed on the first side of the first circuit board and at a location opposite at least one of the first circuit board contacts on the second side of the first circuit board. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein the capacitive element comprises a first connector communicatively coupled to the at least one of the first circuit board contacts, and a second connector communicatively coupled to another first circuit board contact adjacent the at least one of the first circuit board contacts. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein 
<claim-text>the capacitive element comprises a first connector communicatively coupled to the at least one of the first circuit board contacts; </claim-text>
<claim-text>the capacitive element comprises a second connector communicatively coupled to another first circuit board contact; and </claim-text>
<claim-text>wherein the at least one of the first circuit board contacts is a power contact and the another first circuit board contact is a ground contact. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein 
<claim-text>the capacitive element comprises a first connector communicatively coupled to the at least one of the first circuit board contacts; </claim-text>
<claim-text>the capacitive element comprises a second connector communicatively coupled to another first circuit board contact; and </claim-text>
<claim-text>wherein the at least one of the first circuit board contacts is a positive polarity contact and the another first circuit board contact is a negative polarity contact. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00030">
<claim-text><highlight><bold>30</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the first set of z-axis compliant conductors are oriented in a first direction, and the second set of z-axis compliant conductors are oriented in a second direction rotated 180 degrees from the first direction. </claim-text>
</claim>
<claim id="CLM-00031">
<claim-text><highlight><bold>31</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the z-axis compliant conductors each comprise a base and an interface portion disposed away from the base along the z-axis; and </claim-text>
<claim-text>the interface portion of each of the first set of z-axis compliant conductors together define a first row of z-axis compliant conductors and the interface portion of each of the second set of z-axis compliant conductors together define a second row of z-axis compliant conductors displaced from the first row of z-axis compliant conductors along the x or y axis. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00032">
<claim-text><highlight><bold>32</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00033">claim 30</dependent-claim-reference> or <highlight><bold>31</bold></highlight>, wherein the first set of second circuit board contacts form a first continuous conductive surface for electrically communicating with the first set of z-axis compliant conductors and the second set of circuit board contacts form a second contiguous conductive surface for electrically communicating with the second set of z-axis compliant conductors. </claim-text>
</claim>
<claim id="CLM-00033">
<claim-text><highlight><bold>33</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00033">claim 30</dependent-claim-reference> or <highlight><bold>31</bold></highlight>, wherein the first set of second circuit board contacts form a first continuous conductive surface for electrically communicating with the first set of z-axis compliant conductors and the second set of circuit board contacts form a second contiguous conductive surface for electrically communicating with the second set of -axis compliant conductors, thereby providing a tolerance for misalignment of the z-axis compliant conductors. </claim-text>
</claim>
<claim id="CLM-00034">
<claim-text><highlight><bold>34</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the first set of first circuit board contacts includes a first subset of first circuit board contacts and a second subset of first circuit board contacts; and </claim-text>
<claim-text>the first set of z-axis compliant conductors comprises a contiguous elongated conductor having a base portion communicatively coupled to one of the first subset of first circuit board contacts, a cantilevered beam portion communicatively coupled to one of the first set of second circuit board contacts, and a wrap-around portion communicatively coupled to one of the second subset of first circuit board contacts. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00035">
<claim-text><highlight><bold>35</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00033">claim 34</dependent-claim-reference>, wherein: 
<claim-text>the contiguous elongated conductor base portion is soldered to the one of the first subset of first circuit board contacts; and </claim-text>
<claim-text>the cantilevered beam portion is removably communicatively coupled to the one of the first set of second circuit board contacts and the wrap-around portion is removably communicatively coupled to the one of the second subset of first circuit board contacts. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00036">
<claim-text><highlight><bold>36</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein each of the z-axis compliant conductors is held in place between the first circuit board and the second circuit board by a frame about at least a portion of the periphery of the power dissipating device. </claim-text>
</claim>
<claim id="CLM-00037">
<claim-text><highlight><bold>37</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the power dissipating device comprises a plurality of signal connectors, the plurality of signal connectors communicatively coupled to a plurality of signal pins disposed on a second side of the second circuit board by a plurality of signal vias disposed at least partially through the second circuit board and by conductive signal layers disposed within the second circuit board; </claim-text>
<claim-text>wherein the first set of second circuit board contacts is communicatively coupled to the power dissipating device first connector by a first conductive layer and one or more vias, and the second set of circuit board contacts is coupled to the power dissipating device second connector by a second conductive layer and one or more vias; and </claim-text>
<claim-text>wherein the first conductive layer and the second conductive layer are disposed on a power dissipating device side of substantially all of the conductive signal layers, thereby substantially minimizing the passage of power through signal interconnect planes.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2D</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002268A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002268A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002268A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002268A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002268A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002268A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002268A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030002268A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030002268A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030002268A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030002268A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030002268A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030002268A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030002268A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030002268A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030002268A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030002268A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030002268A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00018">
<image id="EMI-D00018" file="US20030002268A1-20030102-D00018.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00019">
<image id="EMI-D00019" file="US20030002268A1-20030102-D00019.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00020">
<image id="EMI-D00020" file="US20030002268A1-20030102-D00020.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00021">
<image id="EMI-D00021" file="US20030002268A1-20030102-D00021.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00022">
<image id="EMI-D00022" file="US20030002268A1-20030102-D00022.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00023">
<image id="EMI-D00023" file="US20030002268A1-20030102-D00023.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00024">
<image id="EMI-D00024" file="US20030002268A1-20030102-D00024.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00025">
<image id="EMI-D00025" file="US20030002268A1-20030102-D00025.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00026">
<image id="EMI-D00026" file="US20030002268A1-20030102-D00026.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00027">
<image id="EMI-D00027" file="US20030002268A1-20030102-D00027.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
