
../repos/coreutils/gnulib-tests/bench-sha256:     file format elf32-littlearm


Disassembly of section .init:

00010460 <.init>:
   10460:	push	{r3, lr}
   10464:	bl	10788 <abort@plt+0x278>
   10468:	pop	{r3, pc}

Disassembly of section .plt:

0001046c <memcpy@plt-0x14>:
   1046c:	push	{lr}		; (str lr, [sp, #-4]!)
   10470:	ldr	lr, [pc, #4]	; 1047c <memcpy@plt-0x4>
   10474:	add	lr, pc, lr
   10478:	ldr	pc, [lr, #8]!
   1047c:	andeq	r3, r1, r4, lsl #23

00010480 <memcpy@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #77824	; 0x13000
   10488:	ldr	pc, [ip, #2948]!	; 0xb84

0001048c <gettimeofday@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #77824	; 0x13000
   10494:	ldr	pc, [ip, #2940]!	; 0xb7c

00010498 <malloc@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #77824	; 0x13000
   104a0:	ldr	pc, [ip, #2932]!	; 0xb74

000104a4 <__libc_start_main@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #77824	; 0x13000
   104ac:	ldr	pc, [ip, #2924]!	; 0xb6c

000104b0 <__gmon_start__@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #77824	; 0x13000
   104b8:	ldr	pc, [ip, #2916]!	; 0xb64

000104bc <exit@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #77824	; 0x13000
   104c4:	ldr	pc, [ip, #2908]!	; 0xb5c

000104c8 <atol@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #77824	; 0x13000
   104d0:	ldr	pc, [ip, #2900]!	; 0xb54

000104d4 <__errno_location@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #77824	; 0x13000
   104dc:	ldr	pc, [ip, #2892]!	; 0xb4c

000104e0 <__printf_chk@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #77824	; 0x13000
   104e8:	ldr	pc, [ip, #2884]!	; 0xb44

000104ec <__fprintf_chk@plt>:
   104ec:	add	ip, pc, #0, 12
   104f0:	add	ip, ip, #77824	; 0x13000
   104f4:	ldr	pc, [ip, #2876]!	; 0xb3c

000104f8 <atoi@plt>:
   104f8:	add	ip, pc, #0, 12
   104fc:	add	ip, ip, #77824	; 0x13000
   10500:	ldr	pc, [ip, #2868]!	; 0xb34

00010504 <getrusage@plt>:
   10504:	add	ip, pc, #0, 12
   10508:	add	ip, ip, #77824	; 0x13000
   1050c:	ldr	pc, [ip, #2860]!	; 0xb2c

00010510 <abort@plt>:
   10510:	add	ip, pc, #0, 12
   10514:	add	ip, ip, #77824	; 0x13000
   10518:	ldr	pc, [ip, #2852]!	; 0xb24

Disassembly of section .text:

00010520 <.text>:
   10520:	cmp	r0, #3
   10524:	push	{r4, r5, r6, r7, r8, lr}
   10528:	mov	r7, r1
   1052c:	vpush	{d8}
   10530:	sub	sp, sp, #120	; 0x78
   10534:	beq	10558 <abort@plt+0x48>
   10538:	ldr	r0, [pc, #496]	; 10730 <abort@plt+0x220>
   1053c:	mov	r1, #1
   10540:	ldr	r2, [pc, #492]	; 10734 <abort@plt+0x224>
   10544:	ldr	r3, [r7]
   10548:	ldr	r0, [r0]
   1054c:	bl	104ec <__fprintf_chk@plt>
   10550:	mov	r0, #1
   10554:	bl	104bc <exit@plt>
   10558:	ldr	r0, [r1, #4]
   1055c:	bl	104c8 <atol@plt>
   10560:	mov	r4, r0
   10564:	ldr	r0, [r7, #8]
   10568:	bl	104f8 <atoi@plt>
   1056c:	mov	r6, r0
   10570:	mov	r0, r4
   10574:	bl	12e7c <abort@plt+0x296c>
   10578:	subs	r5, r0, #0
   1057c:	movne	r3, #0
   10580:	movwne	ip, #499	; 0x1f3
   10584:	movne	lr, #101	; 0x65
   10588:	bne	105e4 <abort@plt+0xd4>
   1058c:	ldr	r0, [pc, #412]	; 10730 <abort@plt+0x220>
   10590:	mov	r1, #1
   10594:	ldr	r2, [pc, #412]	; 10738 <abort@plt+0x228>
   10598:	ldr	r3, [r7]
   1059c:	ldr	r0, [r0]
   105a0:	bl	104ec <__fprintf_chk@plt>
   105a4:	mov	r0, #1
   105a8:	add	sp, sp, #120	; 0x78
   105ac:	vpop	{d8}
   105b0:	pop	{r4, r5, r6, r7, r8, pc}
   105b4:	sub	r1, r3, #1
   105b8:	sub	r2, r3, #5
   105bc:	udiv	r0, r3, lr
   105c0:	mul	r2, r2, r1
   105c4:	mul	r1, r3, r2
   105c8:	udiv	r2, r3, ip
   105cc:	mls	r0, lr, r0, r3
   105d0:	mls	r2, ip, r2, r3
   105d4:	add	r2, r2, r0
   105d8:	add	r2, r2, r1, lsr #6
   105dc:	strb	r2, [r5, r3]
   105e0:	add	r3, r3, #1
   105e4:	cmp	r3, r4
   105e8:	bne	105b4 <abort@plt+0xa4>
   105ec:	add	r7, sp, #48	; 0x30
   105f0:	mov	r0, #0
   105f4:	mov	r1, r7
   105f8:	mov	r8, #0
   105fc:	bl	10504 <getrusage@plt>
   10600:	ldm	r7, {r0, r1}
   10604:	add	r3, sp, #20
   10608:	add	r2, sp, #56	; 0x38
   1060c:	stm	r3, {r0, r1}
   10610:	add	r3, sp, #28
   10614:	ldm	r2, {r0, r1}
   10618:	stm	r3, {r0, r1}
   1061c:	mov	r1, #0
   10620:	add	r0, sp, #12
   10624:	bl	1048c <gettimeofday@plt>
   10628:	cmp	r8, r6
   1062c:	blt	1070c <abort@plt+0x1fc>
   10630:	mov	r1, #0
   10634:	add	r0, sp, #4
   10638:	vldr	d8, [pc, #232]	; 10728 <abort@plt+0x218>
   1063c:	bl	1048c <gettimeofday@plt>
   10640:	mov	r1, r7
   10644:	mov	r0, #0
   10648:	bl	10504 <getrusage@plt>
   1064c:	ldr	r3, [sp, #4]
   10650:	ldr	r2, [sp, #12]
   10654:	ldr	r0, [pc, #224]	; 1073c <abort@plt+0x22c>
   10658:	ldr	r1, [sp, #48]	; 0x30
   1065c:	sub	r3, r3, r2
   10660:	ldr	r2, [sp, #8]
   10664:	mla	r3, r0, r3, r2
   10668:	ldr	r2, [sp, #16]
   1066c:	sub	r3, r3, r2
   10670:	ldr	r2, [sp, #20]
   10674:	vmov	s15, r3
   10678:	str	r3, [sp, #36]	; 0x24
   1067c:	sub	r1, r1, r2
   10680:	ldr	r2, [sp, #52]	; 0x34
   10684:	mla	r1, r0, r1, r2
   10688:	ldr	r2, [sp, #24]
   1068c:	vcvt.f64.s32	d7, s15
   10690:	sub	r1, r1, r2
   10694:	ldr	r2, [sp, #56]	; 0x38
   10698:	str	r1, [sp, #40]	; 0x28
   1069c:	vdiv.f64	d7, d7, d8
   106a0:	ldr	r1, [sp, #28]
   106a4:	sub	r2, r2, r1
   106a8:	ldr	r1, [sp, #60]	; 0x3c
   106ac:	mla	r2, r0, r2, r1
   106b0:	ldr	r1, [sp, #32]
   106b4:	mov	r0, #1
   106b8:	sub	r2, r2, r1
   106bc:	ldr	r1, [pc, #124]	; 10740 <abort@plt+0x230>
   106c0:	str	r2, [sp, #44]	; 0x2c
   106c4:	vmov	r2, r3, d7
   106c8:	bl	104e0 <__printf_chk@plt>
   106cc:	vldr	s15, [sp, #40]	; 0x28
   106d0:	mov	r0, #1
   106d4:	ldr	r1, [pc, #104]	; 10744 <abort@plt+0x234>
   106d8:	vcvt.f64.s32	d7, s15
   106dc:	vdiv.f64	d7, d7, d8
   106e0:	vmov	r2, r3, d7
   106e4:	bl	104e0 <__printf_chk@plt>
   106e8:	vldr	s15, [sp, #44]	; 0x2c
   106ec:	mov	r0, #1
   106f0:	ldr	r1, [pc, #80]	; 10748 <abort@plt+0x238>
   106f4:	vcvt.f64.s32	d7, s15
   106f8:	vdiv.f64	d7, d7, d8
   106fc:	vmov	r2, r3, d7
   10700:	bl	104e0 <__printf_chk@plt>
   10704:	mov	r0, #0
   10708:	b	105a8 <abort@plt+0x98>
   1070c:	mov	r2, r7
   10710:	mov	r1, r4
   10714:	mov	r0, r5
   10718:	add	r8, r8, #1
   1071c:	bl	12e0c <abort@plt+0x28fc>
   10720:	b	10628 <abort@plt+0x118>
   10724:	nop	{0}
   10728:	andeq	r0, r0, r0
   1072c:	smlawbmi	lr, r0, r4, r8
   10730:	andeq	r4, r2, r0, asr r0
   10734:	andeq	r2, r1, r8, lsl pc
   10738:	andeq	r2, r1, r4, lsr pc
   1073c:	andeq	r4, pc, r0, asr #4
   10740:	andeq	r2, r1, sl, asr #30
   10744:	andeq	r2, r1, r7, asr pc
   10748:	andeq	r2, r1, r3, ror #30
   1074c:	mov	fp, #0
   10750:	mov	lr, #0
   10754:	pop	{r1}		; (ldr r1, [sp], #4)
   10758:	mov	r2, sp
   1075c:	push	{r2}		; (str r2, [sp, #-4]!)
   10760:	push	{r0}		; (str r0, [sp, #-4]!)
   10764:	ldr	ip, [pc, #16]	; 1077c <abort@plt+0x26c>
   10768:	push	{ip}		; (str ip, [sp, #-4]!)
   1076c:	ldr	r0, [pc, #12]	; 10780 <abort@plt+0x270>
   10770:	ldr	r3, [pc, #12]	; 10784 <abort@plt+0x274>
   10774:	bl	104a4 <__libc_start_main@plt>
   10778:	bl	10510 <abort@plt>
   1077c:	andeq	r2, r1, r8, lsl #30
   10780:	andeq	r0, r1, r0, lsr #10
   10784:	andeq	r2, r1, r8, lsr #29
   10788:	ldr	r3, [pc, #20]	; 107a4 <abort@plt+0x294>
   1078c:	ldr	r2, [pc, #20]	; 107a8 <abort@plt+0x298>
   10790:	add	r3, pc, r3
   10794:	ldr	r2, [r3, r2]
   10798:	cmp	r2, #0
   1079c:	bxeq	lr
   107a0:	b	104b0 <__gmon_start__@plt>
   107a4:	andeq	r3, r1, r8, ror #16
   107a8:	andeq	r0, r0, r0, asr #32
   107ac:	ldr	r0, [pc, #24]	; 107cc <abort@plt+0x2bc>
   107b0:	ldr	r3, [pc, #24]	; 107d0 <abort@plt+0x2c0>
   107b4:	cmp	r3, r0
   107b8:	bxeq	lr
   107bc:	ldr	r3, [pc, #16]	; 107d4 <abort@plt+0x2c4>
   107c0:	cmp	r3, #0
   107c4:	bxeq	lr
   107c8:	bx	r3
   107cc:	andeq	r4, r2, ip, asr #32
   107d0:	andeq	r4, r2, ip, asr #32
   107d4:	andeq	r0, r0, r0
   107d8:	ldr	r0, [pc, #36]	; 10804 <abort@plt+0x2f4>
   107dc:	ldr	r1, [pc, #36]	; 10808 <abort@plt+0x2f8>
   107e0:	sub	r1, r1, r0
   107e4:	asr	r1, r1, #2
   107e8:	add	r1, r1, r1, lsr #31
   107ec:	asrs	r1, r1, #1
   107f0:	bxeq	lr
   107f4:	ldr	r3, [pc, #16]	; 1080c <abort@plt+0x2fc>
   107f8:	cmp	r3, #0
   107fc:	bxeq	lr
   10800:	bx	r3
   10804:	andeq	r4, r2, ip, asr #32
   10808:	andeq	r4, r2, ip, asr #32
   1080c:	andeq	r0, r0, r0
   10810:	push	{r4, lr}
   10814:	ldr	r4, [pc, #24]	; 10834 <abort@plt+0x324>
   10818:	ldrb	r3, [r4]
   1081c:	cmp	r3, #0
   10820:	popne	{r4, pc}
   10824:	bl	107ac <abort@plt+0x29c>
   10828:	mov	r3, #1
   1082c:	strb	r3, [r4]
   10830:	pop	{r4, pc}
   10834:	andeq	r4, r2, r4, asr r0
   10838:	b	107d8 <abort@plt+0x2c8>
   1083c:	ldr	r2, [pc, #60]	; 10880 <abort@plt+0x370>
   10840:	ldr	r3, [pc, #60]	; 10884 <abort@plt+0x374>
   10844:	strd	r2, [r0]
   10848:	ldr	r2, [pc, #56]	; 10888 <abort@plt+0x378>
   1084c:	ldr	r3, [pc, #56]	; 1088c <abort@plt+0x37c>
   10850:	strd	r2, [r0, #8]
   10854:	ldr	r2, [pc, #52]	; 10890 <abort@plt+0x380>
   10858:	ldr	r3, [pc, #52]	; 10894 <abort@plt+0x384>
   1085c:	strd	r2, [r0, #16]
   10860:	ldr	r3, [pc, #48]	; 10898 <abort@plt+0x388>
   10864:	ldr	r2, [pc, #48]	; 1089c <abort@plt+0x38c>
   10868:	strd	r2, [r0, #24]
   1086c:	mov	r3, #0
   10870:	str	r3, [r0, #32]
   10874:	str	r3, [r0, #36]	; 0x24
   10878:	str	r3, [r0, #40]	; 0x28
   1087c:	bx	lr
   10880:	bvs	28a224 <stderr@@GLIBC_2.4+0x2661d4>
   10884:	bllt	19fc2a0 <stderr@@GLIBC_2.4+0x19d8250>
   10888:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1088c:	strbge	pc, [pc, #-1338]	; 1035a <memcpy@plt-0x126>	; <UNPREDICTABLE>
   10890:	tstpl	lr, pc, ror r2
   10894:	blls	16aacc <stderr@@GLIBC_2.4+0x146a7c>
   10898:	blpl	ff843d04 <stderr@@GLIBC_2.4+0xff81fcb4>
   1089c:	svcne	0x0083d9ab
   108a0:	ldr	r2, [pc, #80]	; 108f8 <abort@plt+0x3e8>
   108a4:	ldr	r3, [pc, #80]	; 108fc <abort@plt+0x3ec>
   108a8:	strd	r2, [r0]
   108ac:	add	r3, r3, #-117440512	; 0xf9000000
   108b0:	add	r3, r3, #15990784	; 0xf40000
   108b4:	ldr	r2, [pc, #68]	; 10900 <abort@plt+0x3f0>
   108b8:	add	r3, r3, #2064	; 0x810
   108bc:	str	r3, [r0, #8]
   108c0:	ldr	r3, [pc, #60]	; 10904 <abort@plt+0x3f4>
   108c4:	strd	r2, [r0, #12]
   108c8:	add	r3, r3, #1744830464	; 0x68000000
   108cc:	add	r3, r3, #9961472	; 0x980000
   108d0:	ldr	r2, [pc, #48]	; 10908 <abort@plt+0x3f8>
   108d4:	add	r3, r3, #2528	; 0x9e0
   108d8:	str	r3, [r0, #20]
   108dc:	ldr	r3, [pc, #40]	; 1090c <abort@plt+0x3fc>
   108e0:	strd	r2, [r0, #24]
   108e4:	mov	r3, #0
   108e8:	str	r3, [r0, #32]
   108ec:	str	r3, [r0, #36]	; 0x24
   108f0:	str	r3, [r0, #40]	; 0x28
   108f4:	bx	lr
   108f8:	ldrdgt	r9, [r5, -r8]
   108fc:	ldrbtcc	sp, [ip], -r7, lsl #10
   10900:			; <UNDEFINED> instruction: 0xf70e5939
   10904:			; <UNDEFINED> instruction: 0xffc00b31
   10908:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1090c:	cdplt	15, 15, cr4, cr10, cr4, {5}
   10910:	mov	r3, #0
   10914:	ldr	r2, [r0, r3]
   10918:	rev	r2, r2
   1091c:	str	r2, [r1, r3]
   10920:	add	r3, r3, #4
   10924:	cmp	r3, #32
   10928:	bne	10914 <abort@plt+0x404>
   1092c:	mov	r0, r1
   10930:	bx	lr
   10934:	mov	r3, #0
   10938:	ldr	r2, [r0, r3]
   1093c:	rev	r2, r2
   10940:	str	r2, [r1, r3]
   10944:	add	r3, r3, #4
   10948:	cmp	r3, #28
   1094c:	bne	10938 <abort@plt+0x428>
   10950:	mov	r0, r1
   10954:	bx	lr
   10958:	bic	r3, r1, #3
   1095c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10960:	sub	sp, sp, #148	; 0x94
   10964:	add	r3, r0, r3
   10968:	str	r2, [sp, #4]
   1096c:	str	r3, [sp, #76]	; 0x4c
   10970:	ldr	r7, [r2]
   10974:	ldmib	r2, {r6, fp, lr}
   10978:	ldr	sl, [r2, #16]
   1097c:	ldr	r3, [r2, #20]
   10980:	ldr	r9, [r2, #24]
   10984:	ldr	r5, [r2, #28]
   10988:	ldr	r2, [r2, #32]
   1098c:	adds	r2, r2, r1
   10990:	ldr	r1, [sp, #4]
   10994:	str	r2, [r1, #32]
   10998:	movcs	r1, #1
   1099c:	movcc	r1, #0
   109a0:	ldr	r2, [sp, #4]
   109a4:	ldr	r2, [r2, #36]	; 0x24
   109a8:	add	r2, r2, r1
   109ac:	ldr	r1, [sp, #4]
   109b0:	str	r2, [r1, #36]	; 0x24
   109b4:	add	r2, r0, #60	; 0x3c
   109b8:	str	r2, [sp, #72]	; 0x48
   109bc:	ldr	r2, [sp, #72]	; 0x48
   109c0:	ldr	r1, [sp, #76]	; 0x4c
   109c4:	sub	r2, r2, #60	; 0x3c
   109c8:	cmp	r1, r2
   109cc:	bhi	109d8 <abort@plt+0x4c8>
   109d0:	add	sp, sp, #148	; 0x94
   109d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   109d8:	ldr	r2, [sp, #72]	; 0x48
   109dc:	add	r0, sp, #80	; 0x50
   109e0:	sub	r2, r2, #64	; 0x40
   109e4:	ldr	r1, [r2, #4]!
   109e8:	rev	r1, r1
   109ec:	str	r1, [r0], #4
   109f0:	ldr	r1, [sp, #72]	; 0x48
   109f4:	cmp	r2, r1
   109f8:	bne	109e4 <abort@plt+0x4d4>
   109fc:	ldr	r2, [sp, #80]	; 0x50
   10a00:	ror	r1, sl, #11
   10a04:	eor	r1, r1, sl, ror #6
   10a08:	ldr	r8, [sp, #84]	; 0x54
   10a0c:	eor	r1, r1, sl, ror #25
   10a10:	add	r2, r2, #1107296256	; 0x42000000
   10a14:	add	r2, r2, #9043968	; 0x8a0000
   10a18:	add	r2, r2, #12160	; 0x2f80
   10a1c:	add	r2, r2, #24
   10a20:	add	r5, r2, r5
   10a24:	orr	r2, r7, r6
   10a28:	add	r0, r1, r5
   10a2c:	and	r2, r2, fp
   10a30:	and	r1, r7, r6
   10a34:	eor	r5, r3, r9
   10a38:	orr	r2, r2, r1
   10a3c:	ldr	r1, [pc, #4088]	; 11a3c <abort@plt+0x152c>
   10a40:	and	r5, r5, sl
   10a44:	eor	ip, r5, r9
   10a48:	add	r5, r0, ip
   10a4c:	eor	ip, sl, r3
   10a50:	ror	r0, r7, #13
   10a54:	add	lr, lr, r5
   10a58:	and	ip, ip, lr
   10a5c:	eor	r0, r0, r7, ror #2
   10a60:	add	r1, r8, r1
   10a64:	eor	ip, ip, r3
   10a68:	add	r9, r1, r9
   10a6c:	eor	r0, r0, r7, ror #22
   10a70:	add	ip, ip, r9
   10a74:	ror	r9, lr, #11
   10a78:	add	r0, r0, r2
   10a7c:	eor	r9, r9, lr, ror #6
   10a80:	add	r0, r0, r5
   10a84:	eor	r5, sl, lr
   10a88:	orr	r2, r7, r0
   10a8c:	eor	r4, r9, lr, ror #25
   10a90:	and	r2, r2, r6
   10a94:	add	r9, ip, r4
   10a98:	ror	r4, r0, #13
   10a9c:	and	ip, r7, r0
   10aa0:	orr	r2, r2, ip
   10aa4:	ldr	ip, [sp, #88]	; 0x58
   10aa8:	add	r1, fp, r9
   10aac:	eor	r4, r4, r0, ror #2
   10ab0:	and	r5, r5, r1
   10ab4:	eor	r5, r5, sl
   10ab8:	eor	r4, r4, r0, ror #22
   10abc:	add	r2, r4, r2
   10ac0:	ldr	r4, [pc, #3960]	; 11a40 <abort@plt+0x1530>
   10ac4:	add	r2, r2, r9
   10ac8:	add	r4, ip, r4
   10acc:	ror	ip, r1, #11
   10ad0:	add	r4, r4, r3
   10ad4:	orr	r3, r0, r2
   10ad8:	eor	ip, ip, r1, ror #6
   10adc:	add	r4, r5, r4
   10ae0:	and	r3, r3, r7
   10ae4:	and	r5, r0, r2
   10ae8:	eor	ip, ip, r1, ror #25
   10aec:	orr	r3, r3, r5
   10af0:	add	r4, r4, ip
   10af4:	ror	ip, r2, #13
   10af8:	add	r6, r6, r4
   10afc:	eor	ip, ip, r2, ror #2
   10b00:	eor	ip, ip, r2, ror #22
   10b04:	add	ip, ip, r3
   10b08:	ldr	r3, [sp, #92]	; 0x5c
   10b0c:	add	ip, ip, r4
   10b10:	eor	r4, lr, r1
   10b14:	and	r4, r4, r6
   10b18:	ror	r5, ip, #13
   10b1c:	eor	r4, r4, lr
   10b20:	eor	r5, r5, ip, ror #2
   10b24:	add	r3, r3, #-385875968	; 0xe9000000
   10b28:	add	r3, r3, #11862016	; 0xb50000
   10b2c:	eor	r5, r5, ip, ror #22
   10b30:	add	r3, r3, #56064	; 0xdb00
   10b34:	add	r3, r3, #165	; 0xa5
   10b38:	add	sl, r3, sl
   10b3c:	orr	r3, r2, ip
   10b40:	add	r4, r4, sl
   10b44:	ror	sl, r6, #11
   10b48:	and	r3, r3, r0
   10b4c:	eor	sl, sl, r6, ror #6
   10b50:	eor	r9, sl, r6, ror #25
   10b54:	add	sl, r4, r9
   10b58:	and	r4, r2, ip
   10b5c:	orr	r3, r3, r4
   10b60:	ldr	r4, [pc, #3804]	; 11a44 <abort@plt+0x1534>
   10b64:	add	r7, r7, sl
   10b68:	add	r5, r5, r3
   10b6c:	eor	r9, r1, r6
   10b70:	ldr	r3, [sp, #96]	; 0x60
   10b74:	and	r9, r9, r7
   10b78:	add	r5, r5, sl
   10b7c:	eor	r9, r9, r1
   10b80:	add	r4, r3, r4
   10b84:	ror	r3, r7, #11
   10b88:	add	lr, r4, lr
   10b8c:	orr	r4, ip, r5
   10b90:	eor	r3, r3, r7, ror #6
   10b94:	add	lr, r9, lr
   10b98:	and	r4, r4, r2
   10b9c:	and	r9, ip, r5
   10ba0:	eor	sl, r3, r7, ror #25
   10ba4:	orr	r4, r4, r9
   10ba8:	eor	r9, r6, r7
   10bac:	add	r3, lr, sl
   10bb0:	ror	lr, r5, #13
   10bb4:	add	r0, r0, r3
   10bb8:	eor	lr, lr, r5, ror #2
   10bbc:	and	r9, r9, r0
   10bc0:	eor	r9, r9, r6
   10bc4:	eor	lr, lr, r5, ror #22
   10bc8:	add	lr, lr, r4
   10bcc:	ldr	r4, [pc, #3700]	; 11a48 <abort@plt+0x1538>
   10bd0:	add	lr, lr, r3
   10bd4:	ldr	r3, [sp, #100]	; 0x64
   10bd8:	add	r4, r3, r4
   10bdc:	add	r1, r4, r1
   10be0:	add	r3, r9, r1
   10be4:	ror	r1, r0, #11
   10be8:	and	r9, r5, lr
   10bec:	eor	r1, r1, r0, ror #6
   10bf0:	eor	sl, r1, r0, ror #25
   10bf4:	add	r1, r3, sl
   10bf8:	ror	r3, lr, #13
   10bfc:	add	r4, r2, r1
   10c00:	orr	r2, r5, lr
   10c04:	eor	r3, r3, lr, ror #2
   10c08:	and	r2, r2, ip
   10c0c:	orr	r2, r2, r9
   10c10:	ldr	r9, [sp, #104]	; 0x68
   10c14:	eor	r3, r3, lr, ror #22
   10c18:	add	r3, r3, r2
   10c1c:	ldr	r2, [pc, #3624]	; 11a4c <abort@plt+0x153c>
   10c20:	add	r3, r3, r1
   10c24:	eor	r1, r7, r0
   10c28:	and	r1, r1, r4
   10c2c:	eor	r1, r1, r7
   10c30:	add	r2, r9, r2
   10c34:	add	r6, r2, r6
   10c38:	orr	r2, lr, r3
   10c3c:	add	fp, r1, r6
   10c40:	ror	r6, r4, #11
   10c44:	and	r1, lr, r3
   10c48:	and	r2, r2, r5
   10c4c:	eor	r6, r6, r4, ror #6
   10c50:	orr	r2, r2, r1
   10c54:	ldr	r1, [pc, #3572]	; 11a50 <abort@plt+0x1540>
   10c58:	eor	r6, r6, r4, ror #25
   10c5c:	add	r6, fp, r6
   10c60:	ror	fp, r3, #13
   10c64:	add	ip, ip, r6
   10c68:	eor	fp, fp, r3, ror #2
   10c6c:	eor	fp, fp, r3, ror #22
   10c70:	add	fp, fp, r2
   10c74:	ldr	r2, [sp, #108]	; 0x6c
   10c78:	add	fp, fp, r6
   10c7c:	eor	r6, r0, r4
   10c80:	and	r6, r6, ip
   10c84:	eor	r6, r6, r0
   10c88:	add	r1, r2, r1
   10c8c:	ror	r2, ip, #11
   10c90:	add	r7, r1, r7
   10c94:	orr	r1, r3, fp
   10c98:	eor	r2, r2, ip, ror #6
   10c9c:	add	r7, r6, r7
   10ca0:	and	r1, r1, lr
   10ca4:	and	r6, r3, fp
   10ca8:	eor	r9, r2, ip, ror #25
   10cac:	orr	r1, r1, r6
   10cb0:	add	r2, r7, r9
   10cb4:	ror	r7, fp, #13
   10cb8:	add	r5, r5, r2
   10cbc:	eor	r7, r7, fp, ror #2
   10cc0:	eor	r7, r7, fp, ror #22
   10cc4:	add	r7, r7, r1
   10cc8:	eor	r1, r4, ip
   10ccc:	add	r7, r7, r2
   10cd0:	ldr	r2, [sp, #112]	; 0x70
   10cd4:	and	r1, r1, r5
   10cd8:	eor	r1, r1, r4
   10cdc:	add	r2, r2, #-671088640	; 0xd8000000
   10ce0:	add	r2, r2, #499712	; 0x7a000
   10ce4:	add	r2, r2, #2704	; 0xa90
   10ce8:	add	r2, r2, #8
   10cec:	add	r0, r2, r0
   10cf0:	orr	r2, fp, r7
   10cf4:	add	r6, r1, r0
   10cf8:	ror	r0, r5, #11
   10cfc:	and	r1, fp, r7
   10d00:	and	r2, r2, r3
   10d04:	eor	r0, r0, r5, ror #6
   10d08:	orr	r2, r2, r1
   10d0c:	eor	r1, ip, r5
   10d10:	eor	r9, r0, r5, ror #25
   10d14:	add	r0, r6, r9
   10d18:	ror	r6, r7, #13
   10d1c:	add	lr, lr, r0
   10d20:	eor	r6, r6, r7, ror #2
   10d24:	and	r1, r1, lr
   10d28:	eor	r1, r1, ip
   10d2c:	eor	r6, r6, r7, ror #22
   10d30:	add	r6, r6, r2
   10d34:	ldr	r2, [sp, #116]	; 0x74
   10d38:	add	r6, r6, r0
   10d3c:	add	r2, r2, #310378496	; 0x12800000
   10d40:	add	r2, r2, #219136	; 0x35800
   10d44:	add	r2, r2, #768	; 0x300
   10d48:	add	r2, r2, #1
   10d4c:	add	r2, r2, r4
   10d50:	add	sl, r1, r2
   10d54:	ror	r2, lr, #11
   10d58:	orr	r1, r7, r6
   10d5c:	and	r1, r1, fp
   10d60:	eor	r2, r2, lr, ror #6
   10d64:	eor	r0, r2, lr, ror #25
   10d68:	add	r2, sl, r0
   10d6c:	ror	sl, r6, #13
   10d70:	and	r0, r7, r6
   10d74:	orr	r1, r1, r0
   10d78:	add	r3, r3, r2
   10d7c:	eor	sl, sl, r6, ror #2
   10d80:	eor	sl, sl, r6, ror #22
   10d84:	add	sl, sl, r1
   10d88:	eor	r1, r5, lr
   10d8c:	add	sl, sl, r2
   10d90:	ldr	r2, [sp, #120]	; 0x78
   10d94:	and	r1, r1, r3
   10d98:	eor	r1, r1, r5
   10d9c:	add	r2, r2, #603979776	; 0x24000000
   10da0:	add	r2, r2, #3244032	; 0x318000
   10da4:	add	r2, r2, #1456	; 0x5b0
   10da8:	add	r2, r2, #14
   10dac:	add	r2, r2, ip
   10db0:	ldr	ip, [sp, #128]	; 0x80
   10db4:	add	r9, r1, r2
   10db8:	ror	r2, r3, #11
   10dbc:	orr	r1, r6, sl
   10dc0:	and	r1, r1, r7
   10dc4:	eor	r2, r2, r3, ror #6
   10dc8:	eor	r0, r2, r3, ror #25
   10dcc:	add	r2, r9, r0
   10dd0:	ror	r9, sl, #13
   10dd4:	and	r0, r6, sl
   10dd8:	orr	r1, r1, r0
   10ddc:	add	fp, fp, r2
   10de0:	eor	r9, r9, sl, ror #2
   10de4:	eor	r0, lr, r3
   10de8:	and	r0, r0, fp
   10dec:	eor	r9, r9, sl, ror #22
   10df0:	eor	r0, r0, lr
   10df4:	add	r9, r9, r1
   10df8:	ldr	r1, [pc, #3156]	; 11a54 <abort@plt+0x1544>
   10dfc:	add	r9, r9, r2
   10e00:	ldr	r2, [sp, #124]	; 0x7c
   10e04:	add	r1, r2, r1
   10e08:	add	r5, r1, r5
   10e0c:	orr	r1, sl, r9
   10e10:	add	r2, r0, r5
   10e14:	ror	r5, fp, #11
   10e18:	and	r0, sl, r9
   10e1c:	and	r1, r1, r6
   10e20:	eor	r5, r5, fp, ror #6
   10e24:	orr	r1, r1, r0
   10e28:	eor	r0, r3, fp
   10e2c:	eor	r5, r5, fp, ror #25
   10e30:	add	r5, r2, r5
   10e34:	ror	r2, r9, #13
   10e38:	add	r7, r7, r5
   10e3c:	eor	r2, r2, r9, ror #2
   10e40:	and	r0, r0, r7
   10e44:	eor	r0, r0, r3
   10e48:	eor	r2, r2, r9, ror #22
   10e4c:	add	r2, r2, r1
   10e50:	ldr	r1, [pc, #3072]	; 11a58 <abort@plt+0x1548>
   10e54:	add	r2, r2, r5
   10e58:	add	r1, ip, r1
   10e5c:	ldr	ip, [sp, #132]	; 0x84
   10e60:	add	lr, r1, lr
   10e64:	orr	r1, r9, r2
   10e68:	add	r5, r0, lr
   10e6c:	ror	lr, r7, #11
   10e70:	and	r0, r9, r2
   10e74:	and	r1, r1, sl
   10e78:	eor	lr, lr, r7, ror #6
   10e7c:	orr	r1, r1, r0
   10e80:	eor	r0, fp, r7
   10e84:	eor	lr, lr, r7, ror #25
   10e88:	add	lr, r5, lr
   10e8c:	ror	r5, r2, #13
   10e90:	add	r6, r6, lr
   10e94:	eor	r5, r5, r2, ror #2
   10e98:	and	r0, r0, r6
   10e9c:	eor	r0, r0, fp
   10ea0:	eor	r5, r5, r2, ror #22
   10ea4:	add	r5, r5, r1
   10ea8:	ldr	r1, [pc, #2988]	; 11a5c <abort@plt+0x154c>
   10eac:	add	r5, r5, lr
   10eb0:	add	r1, ip, r1
   10eb4:	add	r3, r1, r3
   10eb8:	orr	r1, r2, r5
   10ebc:	add	lr, r0, r3
   10ec0:	ror	r3, r6, #11
   10ec4:	and	r0, r2, r5
   10ec8:	and	r1, r1, r9
   10ecc:	eor	r3, r3, r6, ror #6
   10ed0:	orr	r1, r1, r0
   10ed4:	ldr	r0, [pc, #2948]	; 11a60 <abort@plt+0x1550>
   10ed8:	eor	r3, r3, r6, ror #25
   10edc:	add	r3, lr, r3
   10ee0:	ror	lr, r5, #13
   10ee4:	add	sl, sl, r3
   10ee8:	eor	lr, lr, r5, ror #2
   10eec:	eor	lr, lr, r5, ror #22
   10ef0:	add	lr, lr, r1
   10ef4:	eor	r1, r7, r6
   10ef8:	add	lr, lr, r3
   10efc:	ldr	r3, [sp, #136]	; 0x88
   10f00:	and	r1, r1, sl
   10f04:	eor	r1, r1, r7
   10f08:	and	ip, r5, lr
   10f0c:	add	r0, r3, r0
   10f10:	ror	r3, sl, #11
   10f14:	add	r0, r0, fp
   10f18:	eor	r3, r3, sl, ror #6
   10f1c:	add	r0, r1, r0
   10f20:	orr	r1, r5, lr
   10f24:	and	r1, r1, r2
   10f28:	eor	r3, r3, sl, ror #25
   10f2c:	orr	r1, r1, ip
   10f30:	ldr	ip, [sp, #140]	; 0x8c
   10f34:	add	r0, r0, r3
   10f38:	ror	r3, lr, #13
   10f3c:	add	r9, r9, r0
   10f40:	eor	r3, r3, lr, ror #2
   10f44:	ror	r4, r9, #11
   10f48:	eor	r3, r3, lr, ror #22
   10f4c:	eor	r4, r4, r9, ror #6
   10f50:	add	r3, r3, r1
   10f54:	ldr	r1, [pc, #2824]	; 11a64 <abort@plt+0x1554>
   10f58:	add	r3, r3, r0
   10f5c:	eor	r0, r6, sl
   10f60:	eor	r4, r4, r9, ror #25
   10f64:	and	r0, r0, r9
   10f68:	eor	r0, r0, r6
   10f6c:	add	r1, ip, r1
   10f70:	and	ip, lr, r3
   10f74:	add	r1, r1, r7
   10f78:	add	r1, r0, r1
   10f7c:	orr	r0, lr, r3
   10f80:	add	r1, r1, r4
   10f84:	ror	r4, r3, #13
   10f88:	and	r0, r0, r5
   10f8c:	orr	r0, r0, ip
   10f90:	add	r2, r2, r1
   10f94:	eor	r4, r4, r3, ror #2
   10f98:	ror	ip, r2, #11
   10f9c:	eor	r4, r4, r3, ror #22
   10fa0:	eor	ip, ip, r2, ror #6
   10fa4:	add	r4, r4, r0
   10fa8:	ldr	r0, [sp, #116]	; 0x74
   10fac:	add	r4, r4, r1
   10fb0:	eor	ip, ip, r2, ror #25
   10fb4:	ldr	r1, [sp, #136]	; 0x88
   10fb8:	ror	r7, r1, #19
   10fbc:	eor	r7, r7, r1, ror #17
   10fc0:	eor	r7, r7, r1, lsr #10
   10fc4:	ldr	r1, [sp, #80]	; 0x50
   10fc8:	add	r1, r1, r0
   10fcc:	eor	r0, sl, r9
   10fd0:	add	r7, r7, r1
   10fd4:	ror	r1, r8, #18
   10fd8:	and	r0, r0, r2
   10fdc:	eor	r0, r0, sl
   10fe0:	eor	r1, r1, r8, ror #7
   10fe4:	eor	r1, r1, r8, lsr #3
   10fe8:	add	r7, r7, r1
   10fec:	ldr	r1, [pc, #2676]	; 11a68 <abort@plt+0x1558>
   10ff0:	ror	fp, r7, #19
   10ff4:	eor	fp, fp, r7, ror #17
   10ff8:	add	r1, r7, r1
   10ffc:	add	r1, r1, r6
   11000:	and	r6, r3, r4
   11004:	add	r1, r0, r1
   11008:	orr	r0, r3, r4
   1100c:	add	r1, r1, ip
   11010:	ror	ip, r4, #13
   11014:	and	r0, r0, lr
   11018:	orr	r0, r0, r6
   1101c:	add	r5, r5, r1
   11020:	eor	ip, ip, r4, ror #2
   11024:	eor	ip, ip, r4, ror #22
   11028:	add	ip, ip, r0
   1102c:	ldr	r0, [sp, #88]	; 0x58
   11030:	add	ip, ip, r1
   11034:	ldr	r1, [sp, #140]	; 0x8c
   11038:	ror	r6, r1, #19
   1103c:	eor	r6, r6, r1, ror #17
   11040:	eor	r6, r6, r1, lsr #10
   11044:	ldr	r1, [sp, #120]	; 0x78
   11048:	add	r1, r8, r1
   1104c:	eor	r8, r9, r2
   11050:	add	r6, r6, r1
   11054:	ldr	r1, [sp, #88]	; 0x58
   11058:	and	r8, r8, r5
   1105c:	eor	r8, r8, r9
   11060:	ror	r1, r1, #18
   11064:	eor	r1, r1, r0, ror #7
   11068:	eor	r1, r1, r0, lsr #3
   1106c:	ror	r0, r5, #11
   11070:	add	r6, r6, r1
   11074:	ldr	r1, [pc, #2544]	; 11a6c <abort@plt+0x155c>
   11078:	eor	r0, r0, r5, ror #6
   1107c:	eor	r0, r0, r5, ror #25
   11080:	add	r1, r6, r1
   11084:	add	r1, r1, sl
   11088:	and	sl, r4, ip
   1108c:	add	r1, r8, r1
   11090:	orr	r8, r4, ip
   11094:	add	r1, r1, r0
   11098:	ror	r0, ip, #13
   1109c:	and	r8, r8, r3
   110a0:	orr	r8, r8, sl
   110a4:	add	lr, lr, r1
   110a8:	ldr	sl, [sp, #92]	; 0x5c
   110ac:	eor	r0, r0, ip, ror #2
   110b0:	eor	r0, r0, ip, ror #22
   110b4:	add	r0, r0, r8
   110b8:	eor	r8, fp, r7, lsr #10
   110bc:	ldr	fp, [sp, #124]	; 0x7c
   110c0:	add	r0, r0, r1
   110c4:	ldr	r1, [sp, #92]	; 0x5c
   110c8:	ror	r1, r1, #18
   110cc:	eor	r1, r1, sl, ror #7
   110d0:	eor	r1, r1, sl, lsr #3
   110d4:	ldr	sl, [sp, #88]	; 0x58
   110d8:	add	fp, sl, fp
   110dc:	eor	sl, r2, r5
   110e0:	add	fp, r1, fp
   110e4:	ror	r1, lr, #11
   110e8:	and	sl, sl, lr
   110ec:	add	fp, fp, r8
   110f0:	ldr	r8, [pc, #2424]	; 11a70 <abort@plt+0x1560>
   110f4:	eor	sl, sl, r2
   110f8:	eor	r1, r1, lr, ror #6
   110fc:	eor	r1, r1, lr, ror #25
   11100:	add	r8, fp, r8
   11104:	add	r8, r8, r9
   11108:	orr	r9, ip, r0
   1110c:	add	r8, sl, r8
   11110:	and	r9, r9, r4
   11114:	add	r8, r8, r1
   11118:	ror	r1, r0, #13
   1111c:	and	sl, ip, r0
   11120:	orr	r9, r9, sl
   11124:	add	r3, r3, r8
   11128:	ror	sl, r6, #19
   1112c:	eor	r1, r1, r0, ror #2
   11130:	eor	sl, sl, r6, ror #17
   11134:	eor	r1, r1, r0, ror #22
   11138:	eor	sl, sl, r6, lsr #10
   1113c:	add	r1, r1, r9
   11140:	ldr	r9, [sp, #96]	; 0x60
   11144:	add	r1, r1, r8
   11148:	ldr	r8, [sp, #96]	; 0x60
   1114c:	ror	r8, r8, #18
   11150:	eor	r8, r8, r9, ror #7
   11154:	eor	r8, r8, r9, lsr #3
   11158:	ldr	r9, [sp, #92]	; 0x5c
   1115c:	str	r8, [sp, #8]
   11160:	ldr	r8, [sp, #128]	; 0x80
   11164:	add	r9, r9, r8
   11168:	ldr	r8, [sp, #8]
   1116c:	add	r8, r8, r9
   11170:	ldr	r9, [pc, #2300]	; 11a74 <abort@plt+0x1564>
   11174:	add	r8, r8, sl
   11178:	eor	sl, r5, lr
   1117c:	and	sl, sl, r3
   11180:	str	r8, [sp, #8]
   11184:	eor	sl, sl, r5
   11188:	add	r9, r8, r9
   1118c:	ror	r8, r3, #11
   11190:	add	r2, r9, r2
   11194:	orr	r9, r0, r1
   11198:	eor	r8, r8, r3, ror #6
   1119c:	add	r2, sl, r2
   111a0:	and	r9, r9, ip
   111a4:	and	sl, r0, r1
   111a8:	eor	r8, r8, r3, ror #25
   111ac:	orr	r9, r9, sl
   111b0:	ror	sl, fp, #19
   111b4:	add	r8, r2, r8
   111b8:	ror	r2, r1, #13
   111bc:	add	r4, r4, r8
   111c0:	eor	sl, sl, fp, ror #17
   111c4:	eor	r2, r2, r1, ror #2
   111c8:	eor	sl, sl, fp, lsr #10
   111cc:	eor	r2, r2, r1, ror #22
   111d0:	add	r2, r2, r9
   111d4:	ldr	r9, [sp, #100]	; 0x64
   111d8:	add	r2, r2, r8
   111dc:	ldr	r8, [sp, #100]	; 0x64
   111e0:	ror	r8, r8, #18
   111e4:	eor	r8, r8, r9, ror #7
   111e8:	eor	r8, r8, r9, lsr #3
   111ec:	ldr	r9, [sp, #96]	; 0x60
   111f0:	str	r8, [sp, #12]
   111f4:	ldr	r8, [sp, #132]	; 0x84
   111f8:	add	r9, r9, r8
   111fc:	ldr	r8, [sp, #12]
   11200:	add	r8, r8, r9
   11204:	ldr	r9, [pc, #2156]	; 11a78 <abort@plt+0x1568>
   11208:	add	r8, r8, sl
   1120c:	eor	sl, lr, r3
   11210:	and	sl, sl, r4
   11214:	str	r8, [sp, #12]
   11218:	eor	sl, sl, lr
   1121c:	add	r9, r8, r9
   11220:	ror	r8, r4, #11
   11224:	add	r5, r9, r5
   11228:	orr	r9, r1, r2
   1122c:	eor	r8, r8, r4, ror #6
   11230:	add	r5, sl, r5
   11234:	and	r9, r9, r0
   11238:	and	sl, r1, r2
   1123c:	eor	r8, r8, r4, ror #25
   11240:	orr	r9, r9, sl
   11244:	add	r8, r5, r8
   11248:	ror	r5, r2, #13
   1124c:	add	ip, ip, r8
   11250:	eor	r5, r5, r2, ror #2
   11254:	eor	r5, r5, r2, ror #22
   11258:	add	r5, r5, r9
   1125c:	ldr	r9, [sp, #104]	; 0x68
   11260:	add	r5, r5, r8
   11264:	ldr	r8, [sp, #8]
   11268:	ror	sl, r8, #19
   1126c:	eor	sl, sl, r8, ror #17
   11270:	eor	sl, sl, r8, lsr #10
   11274:	ldr	r8, [sp, #104]	; 0x68
   11278:	ror	r8, r8, #18
   1127c:	eor	r8, r8, r9, ror #7
   11280:	eor	r8, r8, r9, lsr #3
   11284:	ldr	r9, [sp, #100]	; 0x64
   11288:	str	r8, [sp, #16]
   1128c:	ldr	r8, [sp, #136]	; 0x88
   11290:	add	r9, r9, r8
   11294:	ldr	r8, [sp, #16]
   11298:	add	r8, r8, r9
   1129c:	ldr	r9, [pc, #2008]	; 11a7c <abort@plt+0x156c>
   112a0:	add	r8, r8, sl
   112a4:	eor	sl, r3, r4
   112a8:	and	sl, sl, ip
   112ac:	str	r8, [sp, #16]
   112b0:	eor	sl, sl, r3
   112b4:	add	r9, r8, r9
   112b8:	ror	r8, ip, #11
   112bc:	add	lr, r9, lr
   112c0:	orr	r9, r2, r5
   112c4:	eor	r8, r8, ip, ror #6
   112c8:	add	lr, sl, lr
   112cc:	and	r9, r9, r1
   112d0:	and	sl, r2, r5
   112d4:	eor	r8, r8, ip, ror #25
   112d8:	orr	r9, r9, sl
   112dc:	add	r8, lr, r8
   112e0:	ror	lr, r5, #13
   112e4:	add	r0, r0, r8
   112e8:	eor	lr, lr, r5, ror #2
   112ec:	eor	lr, lr, r5, ror #22
   112f0:	add	lr, lr, r9
   112f4:	ldr	r9, [sp, #108]	; 0x6c
   112f8:	add	lr, lr, r8
   112fc:	ldr	r8, [sp, #12]
   11300:	ror	sl, r8, #19
   11304:	eor	sl, sl, r8, ror #17
   11308:	eor	sl, sl, r8, lsr #10
   1130c:	ldr	r8, [sp, #108]	; 0x6c
   11310:	ror	r8, r8, #18
   11314:	eor	r8, r8, r9, ror #7
   11318:	eor	r8, r8, r9, lsr #3
   1131c:	ldr	r9, [sp, #104]	; 0x68
   11320:	str	r8, [sp, #20]
   11324:	ldr	r8, [sp, #140]	; 0x8c
   11328:	add	r9, r9, r8
   1132c:	ldr	r8, [sp, #20]
   11330:	add	r8, r8, r9
   11334:	ldr	r9, [pc, #1860]	; 11a80 <abort@plt+0x1570>
   11338:	add	r8, r8, sl
   1133c:	eor	sl, r4, ip
   11340:	and	sl, sl, r0
   11344:	str	r8, [sp, #20]
   11348:	eor	sl, sl, r4
   1134c:	add	r9, r8, r9
   11350:	ror	r8, r0, #11
   11354:	add	r3, r9, r3
   11358:	orr	r9, r5, lr
   1135c:	eor	r8, r8, r0, ror #6
   11360:	add	r3, sl, r3
   11364:	and	r9, r9, r2
   11368:	and	sl, r5, lr
   1136c:	eor	r8, r8, r0, ror #25
   11370:	orr	r9, r9, sl
   11374:	ldr	sl, [sp, #112]	; 0x70
   11378:	add	r8, r3, r8
   1137c:	ror	r3, lr, #13
   11380:	add	r1, r1, r8
   11384:	eor	r3, r3, lr, ror #2
   11388:	eor	r3, r3, lr, ror #22
   1138c:	add	r3, r3, r9
   11390:	add	r3, r3, r8
   11394:	ldr	r8, [sp, #16]
   11398:	ror	r9, r8, #19
   1139c:	eor	r9, r9, r8, ror #17
   113a0:	eor	r9, r9, r8, lsr #10
   113a4:	ldr	r8, [sp, #112]	; 0x70
   113a8:	ror	r8, r8, #18
   113ac:	eor	r8, r8, sl, ror #7
   113b0:	eor	r8, r8, sl, lsr #3
   113b4:	ldr	sl, [sp, #108]	; 0x6c
   113b8:	add	r8, r8, sl
   113bc:	eor	sl, ip, r0
   113c0:	add	r8, r8, r7
   113c4:	and	sl, sl, r1
   113c8:	add	r8, r9, r8
   113cc:	ldr	r9, [pc, #1712]	; 11a84 <abort@plt+0x1574>
   113d0:	eor	sl, sl, ip
   113d4:	str	r8, [sp, #24]
   113d8:	add	r9, r8, r9
   113dc:	ror	r8, r1, #11
   113e0:	add	r4, r9, r4
   113e4:	orr	r9, lr, r3
   113e8:	eor	r8, r8, r1, ror #6
   113ec:	add	r4, sl, r4
   113f0:	and	r9, r9, r5
   113f4:	and	sl, lr, r3
   113f8:	eor	r8, r8, r1, ror #25
   113fc:	orr	r9, r9, sl
   11400:	add	r8, r4, r8
   11404:	ror	r4, r3, #13
   11408:	add	r2, r2, r8
   1140c:	eor	r4, r4, r3, ror #2
   11410:	eor	r4, r4, r3, ror #22
   11414:	add	r4, r4, r9
   11418:	add	r4, r4, r8
   1141c:	ldr	r8, [sp, #20]
   11420:	ror	r9, r8, #19
   11424:	eor	r9, r9, r8, ror #17
   11428:	eor	r9, r9, r8, lsr #10
   1142c:	ldr	r8, [sp, #116]	; 0x74
   11430:	ldr	sl, [sp, #116]	; 0x74
   11434:	ror	r8, r8, #18
   11438:	eor	r8, r8, sl, ror #7
   1143c:	eor	r8, r8, sl, lsr #3
   11440:	ldr	sl, [sp, #112]	; 0x70
   11444:	add	r8, r8, sl
   11448:	eor	sl, r0, r1
   1144c:	add	r8, r8, r6
   11450:	and	sl, sl, r2
   11454:	add	r8, r9, r8
   11458:	ldr	r9, [pc, #1576]	; 11a88 <abort@plt+0x1578>
   1145c:	eor	sl, sl, r0
   11460:	str	r8, [sp, #28]
   11464:	add	r9, r8, r9
   11468:	ror	r8, r2, #11
   1146c:	add	ip, r9, ip
   11470:	orr	r9, r3, r4
   11474:	eor	r8, r8, r2, ror #6
   11478:	add	ip, sl, ip
   1147c:	and	r9, r9, lr
   11480:	and	sl, r3, r4
   11484:	eor	r8, r8, r2, ror #25
   11488:	orr	r9, r9, sl
   1148c:	ldr	sl, [sp, #120]	; 0x78
   11490:	add	r8, ip, r8
   11494:	ror	ip, r4, #13
   11498:	add	r5, r5, r8
   1149c:	eor	ip, ip, r4, ror #2
   114a0:	eor	ip, ip, r4, ror #22
   114a4:	add	ip, ip, r9
   114a8:	add	ip, ip, r8
   114ac:	ldr	r8, [sp, #24]
   114b0:	ror	r9, r8, #19
   114b4:	eor	r9, r9, r8, ror #17
   114b8:	eor	r9, r9, r8, lsr #10
   114bc:	ldr	r8, [sp, #120]	; 0x78
   114c0:	ror	r8, r8, #18
   114c4:	eor	r8, r8, sl, ror #7
   114c8:	eor	r8, r8, sl, lsr #3
   114cc:	ldr	sl, [sp, #116]	; 0x74
   114d0:	add	r8, r8, sl
   114d4:	eor	sl, r1, r2
   114d8:	add	r8, r8, fp
   114dc:	and	sl, sl, r5
   114e0:	add	r8, r9, r8
   114e4:	ldr	r9, [pc, #1440]	; 11a8c <abort@plt+0x157c>
   114e8:	eor	sl, sl, r1
   114ec:	str	r8, [sp, #32]
   114f0:	add	r9, r8, r9
   114f4:	ror	r8, r5, #11
   114f8:	add	r0, r9, r0
   114fc:	orr	r9, r4, ip
   11500:	eor	r8, r8, r5, ror #6
   11504:	add	r0, sl, r0
   11508:	and	r9, r9, r3
   1150c:	and	sl, r4, ip
   11510:	eor	r8, r8, r5, ror #25
   11514:	orr	r9, r9, sl
   11518:	ldr	sl, [sp, #124]	; 0x7c
   1151c:	add	r8, r0, r8
   11520:	ror	r0, ip, #13
   11524:	add	lr, lr, r8
   11528:	eor	r0, r0, ip, ror #2
   1152c:	eor	r0, r0, ip, ror #22
   11530:	add	r0, r0, r9
   11534:	add	r0, r0, r8
   11538:	ldr	r8, [sp, #28]
   1153c:	ror	r9, r8, #19
   11540:	eor	r9, r9, r8, ror #17
   11544:	eor	r9, r9, r8, lsr #10
   11548:	ldr	r8, [sp, #124]	; 0x7c
   1154c:	ror	r8, r8, #18
   11550:	eor	r8, r8, sl, ror #7
   11554:	eor	r8, r8, sl, lsr #3
   11558:	ldr	sl, [sp, #120]	; 0x78
   1155c:	add	r8, r8, sl
   11560:	ldr	sl, [sp, #8]
   11564:	add	r8, r8, sl
   11568:	eor	sl, r2, r5
   1156c:	add	r8, r9, r8
   11570:	ldr	r9, [pc, #1304]	; 11a90 <abort@plt+0x1580>
   11574:	and	sl, sl, lr
   11578:	eor	sl, sl, r2
   1157c:	str	r8, [sp, #36]	; 0x24
   11580:	add	r9, r8, r9
   11584:	ror	r8, lr, #11
   11588:	add	r1, r9, r1
   1158c:	orr	r9, ip, r0
   11590:	eor	r8, r8, lr, ror #6
   11594:	add	r1, sl, r1
   11598:	and	r9, r9, r4
   1159c:	and	sl, ip, r0
   115a0:	eor	r8, r8, lr, ror #25
   115a4:	orr	r9, r9, sl
   115a8:	ldr	sl, [sp, #128]	; 0x80
   115ac:	add	r8, r1, r8
   115b0:	ror	r1, r0, #13
   115b4:	add	r3, r3, r8
   115b8:	eor	r1, r1, r0, ror #2
   115bc:	eor	r1, r1, r0, ror #22
   115c0:	add	r1, r1, r9
   115c4:	add	r1, r1, r8
   115c8:	ldr	r8, [sp, #32]
   115cc:	ror	r9, r8, #19
   115d0:	eor	r9, r9, r8, ror #17
   115d4:	eor	r9, r9, r8, lsr #10
   115d8:	ldr	r8, [sp, #128]	; 0x80
   115dc:	ror	r8, r8, #18
   115e0:	eor	r8, r8, sl, ror #7
   115e4:	eor	r8, r8, sl, lsr #3
   115e8:	ldr	sl, [sp, #124]	; 0x7c
   115ec:	add	r8, r8, sl
   115f0:	ldr	sl, [sp, #12]
   115f4:	add	r8, r8, sl
   115f8:	eor	sl, r5, lr
   115fc:	add	r8, r9, r8
   11600:	ldr	r9, [pc, #1164]	; 11a94 <abort@plt+0x1584>
   11604:	and	sl, sl, r3
   11608:	eor	sl, sl, r5
   1160c:	str	r8, [sp, #40]	; 0x28
   11610:	add	r9, r8, r9
   11614:	ror	r8, r3, #11
   11618:	add	r2, r9, r2
   1161c:	orr	r9, r0, r1
   11620:	eor	r8, r8, r3, ror #6
   11624:	add	r2, sl, r2
   11628:	and	r9, r9, ip
   1162c:	and	sl, r0, r1
   11630:	eor	r8, r8, r3, ror #25
   11634:	orr	r9, r9, sl
   11638:	ldr	sl, [sp, #132]	; 0x84
   1163c:	add	r8, r2, r8
   11640:	ror	r2, r1, #13
   11644:	add	r4, r4, r8
   11648:	eor	r2, r2, r1, ror #2
   1164c:	eor	r2, r2, r1, ror #22
   11650:	add	r2, r2, r9
   11654:	add	r2, r2, r8
   11658:	ldr	r8, [sp, #36]	; 0x24
   1165c:	ror	r9, r8, #19
   11660:	eor	r9, r9, r8, ror #17
   11664:	eor	r9, r9, r8, lsr #10
   11668:	ldr	r8, [sp, #132]	; 0x84
   1166c:	ror	r8, r8, #18
   11670:	eor	r8, r8, sl, ror #7
   11674:	eor	r8, r8, sl, lsr #3
   11678:	ldr	sl, [sp, #128]	; 0x80
   1167c:	add	r8, r8, sl
   11680:	ldr	sl, [sp, #16]
   11684:	add	r8, r8, sl
   11688:	eor	sl, lr, r3
   1168c:	add	r8, r9, r8
   11690:	ldr	r9, [pc, #1024]	; 11a98 <abort@plt+0x1588>
   11694:	and	sl, sl, r4
   11698:	eor	sl, sl, lr
   1169c:	str	r8, [sp, #44]	; 0x2c
   116a0:	add	r9, r8, r9
   116a4:	ror	r8, r4, #11
   116a8:	add	r5, r9, r5
   116ac:	orr	r9, r1, r2
   116b0:	eor	r8, r8, r4, ror #6
   116b4:	add	r5, sl, r5
   116b8:	and	r9, r9, r0
   116bc:	and	sl, r1, r2
   116c0:	eor	r8, r8, r4, ror #25
   116c4:	orr	r9, r9, sl
   116c8:	ldr	sl, [sp, #136]	; 0x88
   116cc:	add	r8, r5, r8
   116d0:	ror	r5, r2, #13
   116d4:	add	ip, ip, r8
   116d8:	eor	r5, r5, r2, ror #2
   116dc:	eor	r5, r5, r2, ror #22
   116e0:	add	r5, r5, r9
   116e4:	add	r5, r5, r8
   116e8:	ldr	r8, [sp, #40]	; 0x28
   116ec:	ror	r9, r8, #19
   116f0:	eor	r9, r9, r8, ror #17
   116f4:	eor	r9, r9, r8, lsr #10
   116f8:	ldr	r8, [sp, #136]	; 0x88
   116fc:	ror	r8, r8, #18
   11700:	eor	r8, r8, sl, ror #7
   11704:	eor	r8, r8, sl, lsr #3
   11708:	ldr	sl, [sp, #132]	; 0x84
   1170c:	add	r8, r8, sl
   11710:	ldr	sl, [sp, #20]
   11714:	add	r8, r8, sl
   11718:	eor	sl, r3, r4
   1171c:	add	r8, r9, r8
   11720:	ldr	r9, [pc, #884]	; 11a9c <abort@plt+0x158c>
   11724:	and	sl, sl, ip
   11728:	eor	sl, sl, r3
   1172c:	str	r8, [sp, #48]	; 0x30
   11730:	add	r9, r8, r9
   11734:	ror	r8, ip, #11
   11738:	add	lr, r9, lr
   1173c:	orr	r9, r2, r5
   11740:	eor	r8, r8, ip, ror #6
   11744:	add	lr, sl, lr
   11748:	and	r9, r9, r1
   1174c:	and	sl, r2, r5
   11750:	eor	r8, r8, ip, ror #25
   11754:	orr	r9, r9, sl
   11758:	add	r8, lr, r8
   1175c:	ror	lr, r5, #13
   11760:	add	r0, r0, r8
   11764:	eor	lr, lr, r5, ror #2
   11768:	eor	lr, lr, r5, ror #22
   1176c:	add	lr, lr, r9
   11770:	add	lr, lr, r8
   11774:	ldr	r8, [sp, #44]	; 0x2c
   11778:	ldr	sl, [sp, #140]	; 0x8c
   1177c:	ror	r9, r8, #19
   11780:	eor	r9, r9, r8, ror #17
   11784:	eor	r9, r9, r8, lsr #10
   11788:	ldr	r8, [sp, #140]	; 0x8c
   1178c:	ror	r8, r8, #18
   11790:	eor	r8, r8, sl, ror #7
   11794:	eor	r8, r8, sl, lsr #3
   11798:	ldr	sl, [sp, #136]	; 0x88
   1179c:	add	r8, r8, sl
   117a0:	ldr	sl, [sp, #24]
   117a4:	add	r8, r8, sl
   117a8:	eor	sl, r4, ip
   117ac:	add	r8, r9, r8
   117b0:	ldr	r9, [pc, #744]	; 11aa0 <abort@plt+0x1590>
   117b4:	and	sl, sl, r0
   117b8:	eor	sl, sl, r4
   117bc:	str	r8, [sp, #52]	; 0x34
   117c0:	add	r9, r8, r9
   117c4:	ror	r8, r0, #11
   117c8:	add	r3, r9, r3
   117cc:	orr	r9, r5, lr
   117d0:	eor	r8, r8, r0, ror #6
   117d4:	add	r3, sl, r3
   117d8:	and	r9, r9, r2
   117dc:	and	sl, r5, lr
   117e0:	eor	r8, r8, r0, ror #25
   117e4:	orr	r9, r9, sl
   117e8:	ldr	sl, [sp, #140]	; 0x8c
   117ec:	add	r8, r3, r8
   117f0:	ror	r3, lr, #13
   117f4:	add	r1, r1, r8
   117f8:	eor	r3, r3, lr, ror #2
   117fc:	eor	r3, r3, lr, ror #22
   11800:	add	r3, r3, r9
   11804:	add	r3, r3, r8
   11808:	ldr	r8, [sp, #48]	; 0x30
   1180c:	ror	r9, r8, #19
   11810:	eor	r9, r9, r8, ror #17
   11814:	eor	r9, r9, r8, lsr #10
   11818:	ror	r8, r7, #18
   1181c:	eor	r8, r8, r7, ror #7
   11820:	eor	r8, r8, r7, lsr #3
   11824:	add	r8, r8, sl
   11828:	ldr	sl, [sp, #28]
   1182c:	add	r8, r8, sl
   11830:	eor	sl, ip, r0
   11834:	add	r8, r9, r8
   11838:	ldr	r9, [pc, #612]	; 11aa4 <abort@plt+0x1594>
   1183c:	and	sl, sl, r1
   11840:	eor	sl, sl, ip
   11844:	str	r8, [sp, #56]	; 0x38
   11848:	add	r9, r8, r9
   1184c:	ror	r8, r1, #11
   11850:	add	r4, r9, r4
   11854:	orr	r9, lr, r3
   11858:	eor	r8, r8, r1, ror #6
   1185c:	add	r4, sl, r4
   11860:	and	r9, r9, r5
   11864:	and	sl, lr, r3
   11868:	eor	r8, r8, r1, ror #25
   1186c:	orr	r9, r9, sl
   11870:	add	r8, r4, r8
   11874:	ror	r4, r3, #13
   11878:	add	r2, r2, r8
   1187c:	eor	r4, r4, r3, ror #2
   11880:	eor	r4, r4, r3, ror #22
   11884:	add	r4, r4, r9
   11888:	add	r4, r4, r8
   1188c:	ldr	r8, [sp, #52]	; 0x34
   11890:	ror	r9, r8, #19
   11894:	eor	r9, r9, r8, ror #17
   11898:	eor	r9, r9, r8, lsr #10
   1189c:	ror	r8, r6, #18
   118a0:	eor	r8, r8, r6, ror #7
   118a4:	eor	r8, r8, r6, lsr #3
   118a8:	add	r7, r8, r7
   118ac:	ldr	r8, [sp, #32]
   118b0:	add	r7, r7, r8
   118b4:	ldr	r8, [pc, #492]	; 11aa8 <abort@plt+0x1598>
   118b8:	add	r7, r9, r7
   118bc:	eor	r9, r0, r1
   118c0:	and	r9, r9, r2
   118c4:	str	r7, [sp, #60]	; 0x3c
   118c8:	eor	r9, r9, r0
   118cc:	add	r8, r7, r8
   118d0:	ror	r7, r2, #11
   118d4:	add	ip, r8, ip
   118d8:	orr	r8, r3, r4
   118dc:	eor	r7, r7, r2, ror #6
   118e0:	add	ip, r9, ip
   118e4:	and	r8, r8, lr
   118e8:	and	r9, r3, r4
   118ec:	eor	r7, r7, r2, ror #25
   118f0:	orr	r8, r8, r9
   118f4:	add	r7, ip, r7
   118f8:	ror	ip, r4, #13
   118fc:	add	r5, r5, r7
   11900:	eor	ip, ip, r4, ror #2
   11904:	eor	ip, ip, r4, ror #22
   11908:	add	ip, ip, r8
   1190c:	add	ip, ip, r7
   11910:	ldr	r7, [sp, #56]	; 0x38
   11914:	ror	r8, r7, #19
   11918:	eor	r8, r8, r7, ror #17
   1191c:	eor	r8, r8, r7, lsr #10
   11920:	ror	r7, fp, #18
   11924:	eor	r7, r7, fp, ror #7
   11928:	eor	r7, r7, fp, lsr #3
   1192c:	add	r6, r7, r6
   11930:	ldr	r7, [sp, #36]	; 0x24
   11934:	add	r6, r6, r7
   11938:	ldr	r7, [pc, #364]	; 11aac <abort@plt+0x159c>
   1193c:	add	r6, r8, r6
   11940:	eor	r8, r1, r2
   11944:	and	r8, r8, r5
   11948:	str	r6, [sp, #64]	; 0x40
   1194c:	eor	r8, r8, r1
   11950:	add	r7, r6, r7
   11954:	ror	r6, r5, #11
   11958:	add	r0, r7, r0
   1195c:	orr	r7, r4, ip
   11960:	eor	r6, r6, r5, ror #6
   11964:	add	r0, r8, r0
   11968:	and	r7, r7, r3
   1196c:	and	r8, r4, ip
   11970:	eor	r6, r6, r5, ror #25
   11974:	orr	r7, r7, r8
   11978:	ldr	r8, [sp, #8]
   1197c:	add	r6, r0, r6
   11980:	ror	r0, ip, #13
   11984:	add	lr, lr, r6
   11988:	eor	r0, r0, ip, ror #2
   1198c:	eor	r9, r5, lr
   11990:	eor	r0, r0, ip, ror #22
   11994:	add	r0, r0, r7
   11998:	add	r0, r0, r6
   1199c:	ldr	r6, [sp, #60]	; 0x3c
   119a0:	ror	r7, r6, #19
   119a4:	eor	r7, r7, r6, ror #17
   119a8:	eor	r7, r7, r6, lsr #10
   119ac:	ldr	r6, [sp, #8]
   119b0:	ror	r6, r6, #18
   119b4:	eor	r6, r6, r8, ror #7
   119b8:	eor	r6, r6, r8, lsr #3
   119bc:	eor	r8, r2, r5
   119c0:	and	r8, r8, lr
   119c4:	add	fp, r6, fp
   119c8:	ldr	r6, [sp, #40]	; 0x28
   119cc:	eor	r8, r8, r2
   119d0:	add	fp, fp, r6
   119d4:	add	r6, r7, fp
   119d8:	ldr	r7, [pc, #208]	; 11ab0 <abort@plt+0x15a0>
   119dc:	str	r6, [sp, #68]	; 0x44
   119e0:	add	r7, r6, r7
   119e4:	ror	r6, lr, #11
   119e8:	add	r1, r7, r1
   119ec:	orr	r7, ip, r0
   119f0:	eor	r6, r6, lr, ror #6
   119f4:	add	r1, r8, r1
   119f8:	and	r7, r7, r4
   119fc:	and	r8, ip, r0
   11a00:	eor	r6, r6, lr, ror #25
   11a04:	orr	r7, r7, r8
   11a08:	ldr	r8, [pc, #164]	; 11ab4 <abort@plt+0x15a4>
   11a0c:	add	r6, r1, r6
   11a10:	ror	r1, r0, #13
   11a14:	add	r3, r3, r6
   11a18:	eor	r1, r1, r0, ror #2
   11a1c:	and	r9, r9, r3
   11a20:	eor	r9, r9, r5
   11a24:	eor	r1, r1, r0, ror #22
   11a28:	add	r1, r1, r7
   11a2c:	ldr	r7, [sp, #64]	; 0x40
   11a30:	add	r1, r1, r6
   11a34:	ldr	r6, [sp, #64]	; 0x40
   11a38:	b	11b24 <abort@plt+0x1614>
   11a3c:	teqvc	r7, r1	; <illegal shifter operand>
   11a40:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   11a44:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   11a48:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   11a4c:	eorsls	r8, pc, #164, 4	; 0x4000000a
   11a50:	blge	7295ac <stderr@@GLIBC_2.4+0x70555c>
   11a54:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   11a58:	adcsvc	r5, lr, #116, 26	; 0x1d00
   11a5c:	ldrshhi	fp, [lr], #30
   11a60:	blls	ff713504 <stderr@@GLIBC_2.4+0xff6ef4b4>
   11a64:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   11a68:	ldr	r6, [fp], #2497	; 0x9c1
   11a6c:	svc	0x00be4786
   11a70:	svceq	0x00c19dc6
   11a74:	strcs	sl, [ip], #-460	; 0xfffffe34
   11a78:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   11a7c:	bmi	1d32d2c <stderr@@GLIBC_2.4+0x1d0ecdc>
   11a80:			; <UNDEFINED> instruction: 0x5cb0a9dc
   11a84:	usatvc	r8, #25, sl, asr #17
   11a88:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   11a8c:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   11a90:	andlt	r2, r3, r8, asr #15
   11a94:	svclt	0x00597fc7
   11a98:			; <UNDEFINED> instruction: 0xc6e00bf3
   11a9c:	strle	r9, [r7, #327]!	; 0x147
   11aa0:			; <UNDEFINED> instruction: 0x06ca6351
   11aa4:	strtne	r2, [r9], #-2407	; 0xfffff699
   11aa8:	ldrcs	r0, [r7, r5, lsl #21]!
   11aac:	mrccs	1, 0, r2, cr11, cr8, {1}
   11ab0:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   11ab4:	teqpl	r8, #1216	; 0x4c0
   11ab8:	strvs	r7, [sl, #-852]	; 0xfffffcac
   11abc:			; <UNDEFINED> instruction: 0x766a0abb
   11ac0:	bichi	ip, r2, lr, lsr #18
   11ac4:	rsbsls	r2, r2, #34048	; 0x8500
   11ac8:	adcsge	lr, pc, #10551296	; 0xa10000
   11acc:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   11ad0:	subgt	r8, fp, #112, 22	; 0x1c000
   11ad4:	strbgt	r5, [ip, -r3, lsr #3]!
   11ad8:	orrsle	lr, r2, r9, lsl r8
   11adc:	ldrle	r0, [r9], r4, lsr #12
   11ae0:	vst3.32	{d3,d5,d7}, [lr], r5
   11ae4:	rsbne	sl, sl, r0, ror r0
   11ae8:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   11aec:	cdpne	12, 3, cr6, cr7, cr8, {0}
   11af0:	strbcs	r7, [r8, -ip, asr #14]
   11af4:	ldrtcc	fp, [r0], #3253	; 0xcb5
   11af8:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   11afc:	vfnmami.f32	s21, s16, s20
   11b00:	blpl	fe744444 <stderr@@GLIBC_2.4+0xfe7203f4>
   11b04:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   11b08:	strvc	r8, [pc], #750	; 11b10 <abort@plt+0x1600>
   11b0c:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   11b10:	strbhi	r7, [r8], #2068	; 0x814
   11b14:	sfmhi	f0, 2, [r7], {8}
   11b18:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   11b1c:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   11b20:	mrclt	3, 7, sl, cr9, cr7, {7}
   11b24:	ror	r6, r6, #19
   11b28:	eor	r6, r6, r7, ror #17
   11b2c:	eor	r6, r6, r7, lsr #10
   11b30:	ldr	r7, [sp, #12]
   11b34:	ror	sl, r7, #18
   11b38:	eor	sl, sl, r7, ror #7
   11b3c:	eor	sl, sl, r7, lsr #3
   11b40:	ldr	r7, [sp, #8]
   11b44:	add	sl, sl, r7
   11b48:	ldr	r7, [sp, #44]	; 0x2c
   11b4c:	add	sl, sl, r7
   11b50:	add	r6, r6, sl
   11b54:	add	r8, r6, r8
   11b58:	str	r6, [sp, #8]
   11b5c:	ror	r6, r3, #11
   11b60:	add	r2, r8, r2
   11b64:	add	r9, r9, r2
   11b68:	orr	r2, r0, r1
   11b6c:	eor	r6, r6, r3, ror #6
   11b70:	and	r8, r0, r1
   11b74:	and	r2, r2, ip
   11b78:	orr	r2, r2, r8
   11b7c:	eor	r6, r6, r3, ror #25
   11b80:	add	r7, r9, r6
   11b84:	ror	r6, r1, #13
   11b88:	add	r4, r4, r7
   11b8c:	eor	r6, r6, r1, ror #2
   11b90:	ror	fp, r4, #11
   11b94:	eor	r6, r6, r1, ror #22
   11b98:	eor	fp, fp, r4, ror #6
   11b9c:	add	r2, r6, r2
   11ba0:	add	r6, r2, r7
   11ba4:	ldr	r2, [sp, #68]	; 0x44
   11ba8:	eor	fp, fp, r4, ror #25
   11bac:	ldr	r7, [sp, #68]	; 0x44
   11bb0:	ror	r2, r2, #19
   11bb4:	eor	r2, r2, r7, ror #17
   11bb8:	eor	r2, r2, r7, lsr #10
   11bbc:	ldr	r7, [sp, #16]
   11bc0:	ror	r8, r7, #18
   11bc4:	eor	r8, r8, r7, ror #7
   11bc8:	eor	r8, r8, r7, lsr #3
   11bcc:	ldr	r7, [sp, #12]
   11bd0:	add	r8, r8, r7
   11bd4:	ldr	r7, [sp, #48]	; 0x30
   11bd8:	add	r8, r8, r7
   11bdc:	eor	r7, lr, r3
   11be0:	add	r2, r2, r8
   11be4:	and	r7, r7, r4
   11be8:	eor	r7, r7, lr
   11bec:	str	r2, [sp, #12]
   11bf0:	ldr	r2, [pc, #-320]	; 11ab8 <abort@plt+0x15a8>
   11bf4:	ldr	r8, [sp, #12]
   11bf8:	add	r2, r8, r2
   11bfc:	add	r5, r2, r5
   11c00:	orr	r2, r1, r6
   11c04:	add	r5, r7, r5
   11c08:	and	r2, r2, r0
   11c0c:	add	r5, r5, fp
   11c10:	ror	fp, r6, #13
   11c14:	and	r7, r1, r6
   11c18:	orr	r2, r2, r7
   11c1c:	add	ip, ip, r5
   11c20:	eor	fp, fp, r6, ror #2
   11c24:	eor	r7, r3, r4
   11c28:	and	r7, r7, ip
   11c2c:	eor	fp, fp, r6, ror #22
   11c30:	eor	r7, r7, r3
   11c34:	add	fp, fp, r2
   11c38:	ldr	r2, [sp, #8]
   11c3c:	add	fp, fp, r5
   11c40:	ldr	r5, [sp, #8]
   11c44:	ror	r2, r2, #19
   11c48:	eor	r2, r2, r5, ror #17
   11c4c:	eor	r2, r2, r5, lsr #10
   11c50:	ldr	r5, [sp, #20]
   11c54:	ror	r8, r5, #18
   11c58:	eor	r8, r8, r5, ror #7
   11c5c:	eor	r8, r8, r5, lsr #3
   11c60:	ldr	r5, [sp, #16]
   11c64:	add	r8, r8, r5
   11c68:	ldr	r5, [sp, #52]	; 0x34
   11c6c:	add	r8, r8, r5
   11c70:	ldr	r5, [pc, #-444]	; 11abc <abort@plt+0x15ac>
   11c74:	add	r2, r2, r8
   11c78:	str	r2, [sp, #16]
   11c7c:	add	r5, r2, r5
   11c80:	ror	r2, ip, #11
   11c84:	add	lr, r5, lr
   11c88:	orr	r5, r6, fp
   11c8c:	eor	r2, r2, ip, ror #6
   11c90:	add	lr, r7, lr
   11c94:	and	r5, r5, r1
   11c98:	and	r7, r6, fp
   11c9c:	eor	r2, r2, ip, ror #25
   11ca0:	orr	r5, r5, r7
   11ca4:	add	r2, lr, r2
   11ca8:	ror	lr, fp, #13
   11cac:	add	r0, r0, r2
   11cb0:	eor	lr, lr, fp, ror #2
   11cb4:	ror	r9, r0, #11
   11cb8:	eor	lr, lr, fp, ror #22
   11cbc:	eor	r9, r9, r0, ror #6
   11cc0:	add	lr, lr, r5
   11cc4:	ldr	r5, [sp, #12]
   11cc8:	add	lr, lr, r2
   11ccc:	eor	r9, r9, r0, ror #25
   11cd0:	ldr	r2, [sp, #12]
   11cd4:	ror	r2, r2, #19
   11cd8:	eor	r2, r2, r5, ror #17
   11cdc:	eor	r2, r2, r5, lsr #10
   11ce0:	ldr	r5, [sp, #24]
   11ce4:	ror	r8, r5, #18
   11ce8:	eor	r8, r8, r5, ror #7
   11cec:	eor	r8, r8, r5, lsr #3
   11cf0:	ldr	r5, [sp, #20]
   11cf4:	add	r8, r8, r5
   11cf8:	ldr	r5, [sp, #56]	; 0x38
   11cfc:	add	r8, r8, r5
   11d00:	eor	r5, r4, ip
   11d04:	add	r2, r2, r8
   11d08:	and	r5, r5, r0
   11d0c:	eor	r5, r5, r4
   11d10:	str	r2, [sp, #20]
   11d14:	ldr	r2, [pc, #-604]	; 11ac0 <abort@plt+0x15b0>
   11d18:	ldr	r7, [sp, #20]
   11d1c:	add	r2, r7, r2
   11d20:	add	r3, r2, r3
   11d24:	orr	r2, fp, lr
   11d28:	add	r3, r5, r3
   11d2c:	and	r2, r2, r6
   11d30:	add	r3, r3, r9
   11d34:	ror	r9, lr, #13
   11d38:	and	r5, fp, lr
   11d3c:	orr	r2, r2, r5
   11d40:	add	r1, r1, r3
   11d44:	eor	r9, r9, lr, ror #2
   11d48:	eor	r9, r9, lr, ror #22
   11d4c:	add	r9, r9, r2
   11d50:	ldr	r2, [sp, #16]
   11d54:	add	r9, r9, r3
   11d58:	ldr	r3, [sp, #16]
   11d5c:	ror	r3, r3, #19
   11d60:	eor	r3, r3, r2, ror #17
   11d64:	eor	r3, r3, r2, lsr #10
   11d68:	ldr	r2, [sp, #28]
   11d6c:	ror	r8, r2, #18
   11d70:	eor	r8, r8, r2, ror #7
   11d74:	eor	r8, r8, r2, lsr #3
   11d78:	ldr	r2, [sp, #24]
   11d7c:	add	r8, r8, r2
   11d80:	ldr	r2, [sp, #60]	; 0x3c
   11d84:	add	r8, r8, r2
   11d88:	eor	r2, ip, r0
   11d8c:	add	r3, r3, r8
   11d90:	and	r2, r2, r1
   11d94:	eor	r2, r2, ip
   11d98:	str	r3, [sp, #24]
   11d9c:	ldr	r3, [pc, #-736]	; 11ac4 <abort@plt+0x15b4>
   11da0:	ldr	r5, [sp, #24]
   11da4:	add	r3, r5, r3
   11da8:	ror	r5, r1, #11
   11dac:	add	r4, r3, r4
   11db0:	orr	r3, lr, r9
   11db4:	eor	r5, r5, r1, ror #6
   11db8:	add	r4, r2, r4
   11dbc:	and	r3, r3, fp
   11dc0:	eor	r5, r5, r1, ror #25
   11dc4:	add	r4, r4, r5
   11dc8:	ror	r5, r9, #13
   11dcc:	add	r2, r6, r4
   11dd0:	and	r6, lr, r9
   11dd4:	eor	r5, r5, r9, ror #2
   11dd8:	orr	r3, r3, r6
   11ddc:	eor	r5, r5, r9, ror #22
   11de0:	add	r5, r5, r3
   11de4:	ror	r3, r7, #19
   11de8:	add	r5, r5, r4
   11dec:	ldr	r4, [sp, #32]
   11df0:	eor	r3, r3, r7, ror #17
   11df4:	eor	r3, r3, r7, lsr #10
   11df8:	ror	r8, r4, #18
   11dfc:	eor	r8, r8, r4, ror #7
   11e00:	eor	r8, r8, r4, lsr #3
   11e04:	ldr	r4, [sp, #28]
   11e08:	add	r8, r8, r4
   11e0c:	ldr	r4, [sp, #64]	; 0x40
   11e10:	add	r8, r8, r4
   11e14:	eor	r4, r0, r1
   11e18:	add	r3, r3, r8
   11e1c:	ror	r8, r2, #11
   11e20:	and	r4, r4, r2
   11e24:	eor	r4, r4, r0
   11e28:	str	r3, [sp, #28]
   11e2c:	eor	r8, r8, r2, ror #6
   11e30:	ldr	r3, [pc, #-880]	; 11ac8 <abort@plt+0x15b8>
   11e34:	eor	r8, r8, r2, ror #25
   11e38:	ldr	r6, [sp, #28]
   11e3c:	add	r3, r6, r3
   11e40:	add	ip, r3, ip
   11e44:	orr	r3, r9, r5
   11e48:	add	ip, r4, ip
   11e4c:	and	r3, r3, lr
   11e50:	add	ip, ip, r8
   11e54:	ror	r8, r5, #13
   11e58:	and	r4, r9, r5
   11e5c:	orr	r3, r3, r4
   11e60:	add	fp, fp, ip
   11e64:	ldr	r4, [sp, #36]	; 0x24
   11e68:	eor	r8, r8, r5, ror #2
   11e6c:	ror	r7, fp, #11
   11e70:	eor	r8, r8, r5, ror #22
   11e74:	eor	r7, r7, fp, ror #6
   11e78:	add	r8, r8, r3
   11e7c:	ldr	r3, [sp, #24]
   11e80:	add	r8, r8, ip
   11e84:	eor	r7, r7, fp, ror #25
   11e88:	ldr	ip, [sp, #24]
   11e8c:	ror	r3, r3, #19
   11e90:	eor	r3, r3, ip, ror #17
   11e94:	eor	r3, r3, ip, lsr #10
   11e98:	ldr	ip, [sp, #36]	; 0x24
   11e9c:	ror	ip, ip, #18
   11ea0:	eor	ip, ip, r4, ror #7
   11ea4:	eor	ip, ip, r4, lsr #3
   11ea8:	ldr	r4, [sp, #32]
   11eac:	add	ip, ip, r4
   11eb0:	ldr	r4, [sp, #68]	; 0x44
   11eb4:	add	ip, ip, r4
   11eb8:	add	r3, r3, ip
   11ebc:	eor	ip, r1, r2
   11ec0:	and	ip, ip, fp
   11ec4:	str	r3, [sp, #32]
   11ec8:	eor	ip, ip, r1
   11ecc:	ldr	r3, [pc, #-1032]	; 11acc <abort@plt+0x15bc>
   11ed0:	ldr	r4, [sp, #32]
   11ed4:	add	r3, r4, r3
   11ed8:	add	r0, r3, r0
   11edc:	orr	r3, r5, r8
   11ee0:	add	r0, ip, r0
   11ee4:	and	r3, r3, r9
   11ee8:	add	r0, r0, r7
   11eec:	ror	r7, r8, #13
   11ef0:	and	ip, r5, r8
   11ef4:	orr	r3, r3, ip
   11ef8:	add	lr, lr, r0
   11efc:	ldr	ip, [sp, #40]	; 0x28
   11f00:	eor	r7, r7, r8, ror #2
   11f04:	eor	r7, r7, r8, ror #22
   11f08:	add	r7, r7, r3
   11f0c:	ror	r3, r6, #19
   11f10:	add	r7, r7, r0
   11f14:	ldr	r0, [sp, #40]	; 0x28
   11f18:	eor	r3, r3, r6, ror #17
   11f1c:	eor	r3, r3, r6, lsr #10
   11f20:	ror	r6, lr, #11
   11f24:	ror	r0, r0, #18
   11f28:	eor	r6, r6, lr, ror #6
   11f2c:	eor	r0, r0, ip, ror #7
   11f30:	eor	r6, r6, lr, ror #25
   11f34:	eor	r0, r0, ip, lsr #3
   11f38:	ldr	ip, [sp, #36]	; 0x24
   11f3c:	add	r0, r0, ip
   11f40:	ldr	ip, [sp, #8]
   11f44:	add	r0, r0, ip
   11f48:	add	r3, r3, r0
   11f4c:	eor	r0, r2, fp
   11f50:	and	r0, r0, lr
   11f54:	str	r3, [sp, #36]	; 0x24
   11f58:	eor	r0, r0, r2
   11f5c:	ldr	r3, [pc, #-1172]	; 11ad0 <abort@plt+0x15c0>
   11f60:	ldr	ip, [sp, #36]	; 0x24
   11f64:	add	r3, ip, r3
   11f68:	add	r1, r3, r1
   11f6c:	orr	r3, r8, r7
   11f70:	add	r1, r0, r1
   11f74:	and	r3, r3, r5
   11f78:	add	r1, r1, r6
   11f7c:	ror	r6, r7, #13
   11f80:	and	r0, r8, r7
   11f84:	orr	r3, r3, r0
   11f88:	add	r9, r9, r1
   11f8c:	ldr	r0, [sp, #44]	; 0x2c
   11f90:	eor	r6, r6, r7, ror #2
   11f94:	eor	r6, r6, r7, ror #22
   11f98:	add	r6, r6, r3
   11f9c:	ror	r3, r4, #19
   11fa0:	add	r6, r6, r1
   11fa4:	ldr	r1, [sp, #44]	; 0x2c
   11fa8:	eor	r3, r3, r4, ror #17
   11fac:	eor	r3, r3, r4, lsr #10
   11fb0:	ror	r1, r1, #18
   11fb4:	eor	r1, r1, r0, ror #7
   11fb8:	eor	r1, r1, r0, lsr #3
   11fbc:	ldr	r0, [sp, #40]	; 0x28
   11fc0:	add	r1, r1, r0
   11fc4:	ldr	r0, [sp, #12]
   11fc8:	add	r1, r1, r0
   11fcc:	eor	r0, fp, lr
   11fd0:	add	r3, r3, r1
   11fd4:	and	r0, r0, r9
   11fd8:	eor	r0, r0, fp
   11fdc:	str	r3, [sp, #40]	; 0x28
   11fe0:	ldr	r3, [pc, #-1300]	; 11ad4 <abort@plt+0x15c4>
   11fe4:	ldr	r1, [sp, #40]	; 0x28
   11fe8:	add	r3, r1, r3
   11fec:	ror	r1, r9, #11
   11ff0:	add	r2, r3, r2
   11ff4:	orr	r3, r7, r6
   11ff8:	eor	r1, r1, r9, ror #6
   11ffc:	add	r2, r0, r2
   12000:	and	r3, r3, r8
   12004:	and	r0, r7, r6
   12008:	eor	r1, r1, r9, ror #25
   1200c:	orr	r3, r3, r0
   12010:	ldr	r0, [sp, #48]	; 0x30
   12014:	add	r2, r2, r1
   12018:	ror	r1, r6, #13
   1201c:	add	r5, r5, r2
   12020:	eor	r1, r1, r6, ror #2
   12024:	eor	r1, r1, r6, ror #22
   12028:	add	r1, r1, r3
   1202c:	ror	r3, ip, #19
   12030:	add	r1, r1, r2
   12034:	ldr	r2, [sp, #48]	; 0x30
   12038:	eor	r3, r3, ip, ror #17
   1203c:	eor	r3, r3, ip, lsr #10
   12040:	ror	r2, r2, #18
   12044:	eor	r2, r2, r0, ror #7
   12048:	eor	r2, r2, r0, lsr #3
   1204c:	ldr	r0, [sp, #44]	; 0x2c
   12050:	add	r2, r2, r0
   12054:	ldr	r0, [sp, #16]
   12058:	add	r2, r2, r0
   1205c:	eor	r0, lr, r9
   12060:	add	r3, r3, r2
   12064:	ldr	r2, [pc, #-1428]	; 11ad8 <abort@plt+0x15c8>
   12068:	and	r0, r0, r5
   1206c:	eor	r0, r0, lr
   12070:	str	r3, [sp, #44]	; 0x2c
   12074:	add	r2, r3, r2
   12078:	ror	r3, r5, #11
   1207c:	add	fp, r2, fp
   12080:	orr	r2, r6, r1
   12084:	eor	r3, r3, r5, ror #6
   12088:	add	fp, r0, fp
   1208c:	and	r2, r2, r7
   12090:	and	r0, r6, r1
   12094:	eor	r3, r3, r5, ror #25
   12098:	orr	r2, r2, r0
   1209c:	ldr	r0, [sp, #52]	; 0x34
   120a0:	add	r3, fp, r3
   120a4:	ror	fp, r1, #13
   120a8:	add	r8, r8, r3
   120ac:	eor	fp, fp, r1, ror #2
   120b0:	eor	fp, fp, r1, ror #22
   120b4:	add	fp, fp, r2
   120b8:	ldr	r2, [sp, #40]	; 0x28
   120bc:	add	fp, fp, r3
   120c0:	ldr	r3, [sp, #40]	; 0x28
   120c4:	ror	r3, r3, #19
   120c8:	eor	r3, r3, r2, ror #17
   120cc:	eor	r3, r3, r2, lsr #10
   120d0:	ldr	r2, [sp, #52]	; 0x34
   120d4:	ror	r2, r2, #18
   120d8:	eor	r2, r2, r0, ror #7
   120dc:	eor	r2, r2, r0, lsr #3
   120e0:	ldr	r0, [sp, #48]	; 0x30
   120e4:	add	r2, r2, r0
   120e8:	ldr	r0, [sp, #20]
   120ec:	add	r2, r2, r0
   120f0:	eor	r0, r9, r5
   120f4:	add	r3, r3, r2
   120f8:	ldr	r2, [pc, #-1572]	; 11adc <abort@plt+0x15cc>
   120fc:	and	r0, r0, r8
   12100:	eor	r0, r0, r9
   12104:	str	r3, [sp, #48]	; 0x30
   12108:	add	r2, r3, r2
   1210c:	ror	r3, r8, #11
   12110:	add	lr, r2, lr
   12114:	orr	r2, r1, fp
   12118:	eor	r3, r3, r8, ror #6
   1211c:	add	lr, r0, lr
   12120:	and	r2, r2, r6
   12124:	and	r0, r1, fp
   12128:	eor	r3, r3, r8, ror #25
   1212c:	orr	r2, r2, r0
   12130:	ldr	r0, [sp, #56]	; 0x38
   12134:	add	r3, lr, r3
   12138:	ror	lr, fp, #13
   1213c:	add	r7, r7, r3
   12140:	eor	lr, lr, fp, ror #2
   12144:	eor	lr, lr, fp, ror #22
   12148:	add	lr, lr, r2
   1214c:	ldr	r2, [sp, #44]	; 0x2c
   12150:	add	lr, lr, r3
   12154:	ldr	r3, [sp, #44]	; 0x2c
   12158:	ror	r3, r3, #19
   1215c:	eor	r3, r3, r2, ror #17
   12160:	eor	r3, r3, r2, lsr #10
   12164:	ldr	r2, [sp, #56]	; 0x38
   12168:	ror	r2, r2, #18
   1216c:	eor	r2, r2, r0, ror #7
   12170:	eor	r2, r2, r0, lsr #3
   12174:	ldr	r0, [sp, #52]	; 0x34
   12178:	add	r2, r2, r0
   1217c:	ldr	r0, [sp, #24]
   12180:	add	r2, r2, r0
   12184:	eor	r0, r5, r8
   12188:	add	r3, r3, r2
   1218c:	ldr	r2, [pc, #-1716]	; 11ae0 <abort@plt+0x15d0>
   12190:	and	r0, r0, r7
   12194:	eor	r0, r0, r5
   12198:	str	r3, [sp, #52]	; 0x34
   1219c:	add	r2, r3, r2
   121a0:	add	r9, r2, r9
   121a4:	orr	r2, fp, lr
   121a8:	add	r3, r0, r9
   121ac:	ror	r9, r7, #11
   121b0:	and	r0, fp, lr
   121b4:	and	r2, r2, r1
   121b8:	eor	r9, r9, r7, ror #6
   121bc:	orr	r2, r2, r0
   121c0:	eor	r9, r9, r7, ror #25
   121c4:	add	r9, r3, r9
   121c8:	ror	r3, lr, #13
   121cc:	add	r6, r6, r9
   121d0:	eor	r3, r3, lr, ror #2
   121d4:	eor	r3, r3, lr, ror #22
   121d8:	add	r3, r3, r2
   121dc:	ldr	r2, [sp, #48]	; 0x30
   121e0:	add	r3, r3, r9
   121e4:	ldr	r0, [sp, #48]	; 0x30
   121e8:	ror	r2, r2, #19
   121ec:	eor	r2, r2, r0, ror #17
   121f0:	eor	r2, r2, r0, lsr #10
   121f4:	ldr	r0, [sp, #60]	; 0x3c
   121f8:	ror	r9, r0, #18
   121fc:	eor	r9, r9, r0, ror #7
   12200:	eor	r9, r9, r0, lsr #3
   12204:	ldr	r0, [sp, #56]	; 0x38
   12208:	add	r9, r9, r0
   1220c:	ldr	r0, [sp, #28]
   12210:	add	r9, r9, r0
   12214:	eor	r0, r8, r7
   12218:	add	r2, r2, r9
   1221c:	and	r0, r0, r6
   12220:	eor	r0, r0, r8
   12224:	str	r2, [sp, #56]	; 0x38
   12228:	ldr	r2, [pc, #-1868]	; 11ae4 <abort@plt+0x15d4>
   1222c:	ldr	ip, [sp, #56]	; 0x38
   12230:	add	r2, ip, r2
   12234:	add	r5, r2, r5
   12238:	orr	r2, lr, r3
   1223c:	add	sl, r0, r5
   12240:	ror	r5, r6, #11
   12244:	and	r0, lr, r3
   12248:	and	r2, r2, fp
   1224c:	eor	r5, r5, r6, ror #6
   12250:	orr	r2, r2, r0
   12254:	ldr	r0, [sp, #52]	; 0x34
   12258:	eor	r5, r5, r6, ror #25
   1225c:	add	r5, sl, r5
   12260:	ror	sl, r3, #13
   12264:	add	r1, r1, r5
   12268:	eor	sl, sl, r3, ror #2
   1226c:	eor	sl, sl, r3, ror #22
   12270:	add	sl, sl, r2
   12274:	ldr	r2, [sp, #52]	; 0x34
   12278:	add	sl, sl, r5
   1227c:	ror	r2, r2, #19
   12280:	eor	r2, r2, r0, ror #17
   12284:	eor	r2, r2, r0, lsr #10
   12288:	ldr	r0, [sp, #64]	; 0x40
   1228c:	ror	r9, r0, #18
   12290:	eor	r9, r9, r0, ror #7
   12294:	eor	r9, r9, r0, lsr #3
   12298:	ldr	r0, [sp, #60]	; 0x3c
   1229c:	add	r9, r9, r0
   122a0:	eor	r0, r7, r6
   122a4:	add	r9, r9, r4
   122a8:	and	r0, r0, r1
   122ac:	add	r2, r2, r9
   122b0:	eor	r0, r0, r7
   122b4:	str	r2, [sp, #60]	; 0x3c
   122b8:	str	r2, [sp, #80]	; 0x50
   122bc:	ldr	r2, [pc, #-2012]	; 11ae8 <abort@plt+0x15d8>
   122c0:	ldr	ip, [sp, #60]	; 0x3c
   122c4:	add	r2, ip, r2
   122c8:	ldr	ip, [sp, #68]	; 0x44
   122cc:	add	r8, r2, r8
   122d0:	orr	r2, r3, sl
   122d4:	add	r5, r0, r8
   122d8:	ror	r8, r1, #11
   122dc:	and	r0, r3, sl
   122e0:	and	r2, r2, lr
   122e4:	eor	r8, r8, r1, ror #6
   122e8:	orr	r2, r2, r0
   122ec:	eor	r8, r8, r1, ror #25
   122f0:	add	r8, r5, r8
   122f4:	ror	r5, sl, #13
   122f8:	add	fp, fp, r8
   122fc:	eor	r5, r5, sl, ror #2
   12300:	eor	r5, r5, sl, ror #22
   12304:	add	r5, r5, r2
   12308:	ldr	r2, [sp, #56]	; 0x38
   1230c:	add	r5, r5, r8
   12310:	ror	r8, r2, #19
   12314:	eor	r8, r8, r2, ror #17
   12318:	eor	r0, r8, r2, lsr #10
   1231c:	ldr	r2, [sp, #68]	; 0x44
   12320:	ror	r2, r2, #18
   12324:	eor	r2, r2, ip, ror #7
   12328:	eor	r2, r2, ip, lsr #3
   1232c:	ldr	ip, [sp, #64]	; 0x40
   12330:	add	r8, r2, ip
   12334:	ldr	ip, [sp, #8]
   12338:	ldr	r2, [sp, #36]	; 0x24
   1233c:	add	r8, r8, r2
   12340:	ldr	r2, [pc, #-2140]	; 11aec <abort@plt+0x15dc>
   12344:	add	r8, r0, r8
   12348:	eor	r0, r6, r1
   1234c:	and	r0, r0, fp
   12350:	eor	r0, r0, r6
   12354:	str	r8, [sp, #84]	; 0x54
   12358:	add	r2, r8, r2
   1235c:	add	r7, r2, r7
   12360:	orr	r2, sl, r5
   12364:	add	r9, r0, r7
   12368:	ror	r7, fp, #11
   1236c:	and	r0, sl, r5
   12370:	and	r2, r2, r3
   12374:	eor	r7, r7, fp, ror #6
   12378:	orr	r2, r2, r0
   1237c:	eor	r7, r7, fp, ror #25
   12380:	add	r7, r9, r7
   12384:	ror	r9, r5, #13
   12388:	add	lr, lr, r7
   1238c:	eor	r9, r9, r5, ror #2
   12390:	ror	r4, lr, #11
   12394:	eor	r9, r9, r5, ror #22
   12398:	eor	r4, r4, lr, ror #6
   1239c:	add	r9, r9, r2
   123a0:	ldr	r2, [sp, #60]	; 0x3c
   123a4:	add	r9, r9, r7
   123a8:	eor	r4, r4, lr, ror #25
   123ac:	ror	r7, r2, #19
   123b0:	eor	r7, r7, r2, ror #17
   123b4:	eor	r0, r7, r2, lsr #10
   123b8:	ldr	r2, [sp, #8]
   123bc:	ror	r2, r2, #18
   123c0:	eor	r2, r2, ip, ror #7
   123c4:	eor	r2, r2, ip, lsr #3
   123c8:	ldr	ip, [sp, #68]	; 0x44
   123cc:	add	r7, r2, ip
   123d0:	ldr	r2, [sp, #40]	; 0x28
   123d4:	and	ip, r5, r9
   123d8:	add	r7, r7, r2
   123dc:	eor	r2, r1, fp
   123e0:	add	r7, r0, r7
   123e4:	ldr	r0, [pc, #-2300]	; 11af0 <abort@plt+0x15e0>
   123e8:	and	r2, r2, lr
   123ec:	eor	r2, r2, r1
   123f0:	str	r7, [sp, #88]	; 0x58
   123f4:	add	r0, r7, r0
   123f8:	add	r0, r0, r6
   123fc:	ror	r6, r8, #19
   12400:	add	r0, r2, r0
   12404:	orr	r2, r5, r9
   12408:	add	r0, r0, r4
   1240c:	ror	r4, r9, #13
   12410:	and	r2, r2, sl
   12414:	orr	r2, r2, ip
   12418:	add	r3, r3, r0
   1241c:	eor	r6, r6, r8, ror #17
   12420:	eor	r4, r4, r9, ror #2
   12424:	eor	r6, r6, r8, lsr #10
   12428:	eor	r4, r4, r9, ror #22
   1242c:	ror	ip, r3, #11
   12430:	add	r4, r4, r2
   12434:	ldr	r2, [sp, #12]
   12438:	add	r4, r4, r0
   1243c:	eor	ip, ip, r3, ror #6
   12440:	ldr	r0, [sp, #12]
   12444:	eor	ip, ip, r3, ror #25
   12448:	ror	r2, r2, #18
   1244c:	eor	r2, r2, r0, ror #7
   12450:	eor	r2, r2, r0, lsr #3
   12454:	ldr	r0, [sp, #8]
   12458:	add	r2, r2, r0
   1245c:	ldr	r0, [sp, #44]	; 0x2c
   12460:	add	r2, r2, r0
   12464:	eor	r0, fp, lr
   12468:	add	r6, r6, r2
   1246c:	ldr	r2, [pc, #-2432]	; 11af4 <abort@plt+0x15e4>
   12470:	and	r0, r0, r3
   12474:	eor	r0, r0, fp
   12478:	str	r6, [sp, #92]	; 0x5c
   1247c:	add	r2, r6, r2
   12480:	add	r2, r2, r1
   12484:	orr	r1, r9, r4
   12488:	add	r2, r0, r2
   1248c:	and	r1, r1, r5
   12490:	add	r2, r2, ip
   12494:	ror	ip, r4, #13
   12498:	and	r0, r9, r4
   1249c:	orr	r1, r1, r0
   124a0:	add	sl, sl, r2
   124a4:	eor	ip, ip, r4, ror #2
   124a8:	eor	ip, ip, r4, ror #22
   124ac:	add	ip, ip, r1
   124b0:	ror	r1, r7, #19
   124b4:	add	ip, ip, r2
   124b8:	ldr	r2, [sp, #16]
   124bc:	eor	r1, r1, r7, ror #17
   124c0:	ldr	r0, [sp, #16]
   124c4:	eor	r1, r1, r7, lsr #10
   124c8:	ror	r2, r2, #18
   124cc:	eor	r2, r2, r0, ror #7
   124d0:	eor	r2, r2, r0, lsr #3
   124d4:	ldr	r0, [sp, #12]
   124d8:	add	r2, r2, r0
   124dc:	ldr	r0, [sp, #48]	; 0x30
   124e0:	add	r2, r2, r0
   124e4:	add	r2, r1, r2
   124e8:	eor	r1, lr, r3
   124ec:	and	r1, r1, sl
   124f0:	str	r2, [sp, #8]
   124f4:	eor	r1, r1, lr
   124f8:	str	r2, [sp, #96]	; 0x60
   124fc:	ldr	r2, [pc, #-2572]	; 11af8 <abort@plt+0x15e8>
   12500:	ldr	r0, [sp, #8]
   12504:	add	r2, r0, r2
   12508:	ror	r0, sl, #11
   1250c:	add	r2, r2, fp
   12510:	and	fp, r4, ip
   12514:	eor	r0, r0, sl, ror #6
   12518:	add	r2, r1, r2
   1251c:	orr	r1, r4, ip
   12520:	and	r1, r1, r9
   12524:	eor	r0, r0, sl, ror #25
   12528:	orr	r1, r1, fp
   1252c:	ldr	fp, [sp, #20]
   12530:	add	r2, r2, r0
   12534:	ror	r0, ip, #13
   12538:	add	r5, r5, r2
   1253c:	eor	r0, r0, ip, ror #2
   12540:	eor	r0, r0, ip, ror #22
   12544:	add	r0, r0, r1
   12548:	ror	r1, r6, #19
   1254c:	add	r0, r0, r2
   12550:	ldr	r2, [sp, #20]
   12554:	eor	r1, r1, r6, ror #17
   12558:	eor	r1, r1, r6, lsr #10
   1255c:	ror	r2, r2, #18
   12560:	eor	r2, r2, fp, ror #7
   12564:	eor	r2, r2, fp, lsr #3
   12568:	ldr	fp, [sp, #16]
   1256c:	add	r2, r2, fp
   12570:	ldr	fp, [sp, #52]	; 0x34
   12574:	add	r2, r2, fp
   12578:	eor	fp, r3, sl
   1257c:	add	r2, r1, r2
   12580:	and	fp, fp, r5
   12584:	eor	fp, fp, r3
   12588:	str	r2, [sp, #12]
   1258c:	str	r2, [sp, #100]	; 0x64
   12590:	ldr	r2, [pc, #-2716]	; 11afc <abort@plt+0x15ec>
   12594:	ldr	r1, [sp, #12]
   12598:	add	r2, r1, r2
   1259c:	ror	r1, r5, #11
   125a0:	add	lr, r2, lr
   125a4:	orr	r2, ip, r0
   125a8:	eor	r1, r1, r5, ror #6
   125ac:	add	lr, fp, lr
   125b0:	and	r2, r2, r4
   125b4:	and	fp, ip, r0
   125b8:	eor	r1, r1, r5, ror #25
   125bc:	orr	r2, r2, fp
   125c0:	ldr	fp, [sp, #24]
   125c4:	add	lr, lr, r1
   125c8:	ror	r1, r0, #13
   125cc:	add	r9, r9, lr
   125d0:	eor	r1, r1, r0, ror #2
   125d4:	eor	r1, r1, r0, ror #22
   125d8:	add	r1, r1, r2
   125dc:	ldr	r2, [sp, #8]
   125e0:	add	r1, r1, lr
   125e4:	ror	lr, r2, #19
   125e8:	eor	lr, lr, r2, ror #17
   125ec:	eor	lr, lr, r2, lsr #10
   125f0:	ldr	r2, [sp, #24]
   125f4:	ror	r2, r2, #18
   125f8:	eor	r2, r2, fp, ror #7
   125fc:	eor	r2, r2, fp, lsr #3
   12600:	ldr	fp, [sp, #20]
   12604:	add	r2, r2, fp
   12608:	ldr	fp, [sp, #56]	; 0x38
   1260c:	add	r2, r2, fp
   12610:	eor	fp, sl, r5
   12614:	add	r2, lr, r2
   12618:	ldr	lr, [pc, #-2848]	; 11b00 <abort@plt+0x15f0>
   1261c:	and	fp, fp, r9
   12620:	eor	fp, fp, sl
   12624:	str	r2, [sp, #16]
   12628:	str	r2, [sp, #104]	; 0x68
   1262c:	add	lr, r2, lr
   12630:	ror	r2, r9, #11
   12634:	add	r3, lr, r3
   12638:	orr	lr, r0, r1
   1263c:	eor	r2, r2, r9, ror #6
   12640:	add	r3, fp, r3
   12644:	and	lr, lr, ip
   12648:	and	fp, r0, r1
   1264c:	eor	r2, r2, r9, ror #25
   12650:	orr	lr, lr, fp
   12654:	ldr	fp, [sp, #28]
   12658:	add	r3, r3, r2
   1265c:	ror	r2, r1, #13
   12660:	add	r4, r4, r3
   12664:	eor	r2, r2, r1, ror #2
   12668:	eor	r2, r2, r1, ror #22
   1266c:	add	r2, r2, lr
   12670:	add	r2, r2, r3
   12674:	ldr	r3, [sp, #12]
   12678:	ror	lr, r3, #19
   1267c:	eor	lr, lr, r3, ror #17
   12680:	eor	lr, lr, r3, lsr #10
   12684:	ldr	r3, [sp, #28]
   12688:	ror	r3, r3, #18
   1268c:	eor	r3, r3, fp, ror #7
   12690:	eor	r3, r3, fp, lsr #3
   12694:	ldr	fp, [sp, #24]
   12698:	add	r3, r3, fp
   1269c:	ldr	fp, [sp, #60]	; 0x3c
   126a0:	add	r3, r3, fp
   126a4:	add	r3, lr, r3
   126a8:	eor	lr, r5, r9
   126ac:	and	lr, lr, r4
   126b0:	str	r3, [sp, #20]
   126b4:	eor	lr, lr, r5
   126b8:	str	r3, [sp, #108]	; 0x6c
   126bc:	ldr	r3, [pc, #-3008]	; 11b04 <abort@plt+0x15f4>
   126c0:	ldr	fp, [sp, #20]
   126c4:	add	r3, fp, r3
   126c8:	and	fp, r1, r2
   126cc:	add	sl, r3, sl
   126d0:	ror	r3, r4, #11
   126d4:	add	sl, lr, sl
   126d8:	orr	lr, r1, r2
   126dc:	eor	r3, r3, r4, ror #6
   126e0:	and	lr, lr, r0
   126e4:	orr	lr, lr, fp
   126e8:	ldr	fp, [sp, #32]
   126ec:	eor	r3, r3, r4, ror #25
   126f0:	add	sl, sl, r3
   126f4:	ror	r3, r2, #13
   126f8:	add	ip, ip, sl
   126fc:	eor	r3, r3, r2, ror #2
   12700:	eor	r3, r3, r2, ror #22
   12704:	add	lr, r3, lr
   12708:	ldr	r3, [sp, #16]
   1270c:	add	sl, lr, sl
   12710:	ror	lr, r3, #19
   12714:	eor	lr, lr, r3, ror #17
   12718:	eor	lr, lr, r3, lsr #10
   1271c:	ldr	r3, [sp, #32]
   12720:	ror	r3, r3, #18
   12724:	eor	r3, r3, fp, ror #7
   12728:	eor	r3, r3, fp, lsr #3
   1272c:	ldr	fp, [sp, #28]
   12730:	add	r3, r3, fp
   12734:	add	r8, r3, r8
   12738:	add	r3, lr, r8
   1273c:	ldr	lr, [pc, #-3132]	; 11b08 <abort@plt+0x15f8>
   12740:	eor	r8, r9, r4
   12744:	and	r8, r8, ip
   12748:	eor	r8, r8, r9
   1274c:	str	r3, [sp, #24]
   12750:	str	r3, [sp, #112]	; 0x70
   12754:	add	lr, r3, lr
   12758:	add	r5, lr, r5
   1275c:	orr	lr, r2, sl
   12760:	add	r8, r8, r5
   12764:	ror	r5, ip, #11
   12768:	and	lr, lr, r1
   1276c:	eor	r5, r5, ip, ror #6
   12770:	eor	r5, r5, ip, ror #25
   12774:	add	r3, r8, r5
   12778:	ror	r5, sl, #13
   1277c:	and	r8, r2, sl
   12780:	orr	lr, lr, r8
   12784:	add	r0, r0, r3
   12788:	ldr	r8, [sp, #36]	; 0x24
   1278c:	eor	r5, r5, sl, ror #2
   12790:	eor	r5, r5, sl, ror #22
   12794:	add	r5, r5, lr
   12798:	add	r5, r5, r3
   1279c:	ldr	r3, [sp, #20]
   127a0:	ror	lr, r3, #19
   127a4:	eor	lr, lr, r3, ror #17
   127a8:	eor	lr, lr, r3, lsr #10
   127ac:	ldr	r3, [sp, #36]	; 0x24
   127b0:	ror	r3, r3, #18
   127b4:	eor	r3, r3, r8, ror #7
   127b8:	eor	r3, r3, r8, lsr #3
   127bc:	ldr	r8, [sp, #32]
   127c0:	add	r3, r3, r8
   127c4:	eor	r8, r4, ip
   127c8:	add	r7, r3, r7
   127cc:	and	r8, r8, r0
   127d0:	add	r7, lr, r7
   127d4:	ldr	lr, [pc, #-3280]	; 11b0c <abort@plt+0x15fc>
   127d8:	eor	r8, r8, r4
   127dc:	str	r7, [sp, #116]	; 0x74
   127e0:	add	lr, r7, lr
   127e4:	add	r9, lr, r9
   127e8:	orr	lr, sl, r5
   127ec:	add	r8, r8, r9
   127f0:	ror	r9, r0, #11
   127f4:	and	lr, lr, r2
   127f8:	eor	r9, r9, r0, ror #6
   127fc:	eor	r9, r9, r0, ror #25
   12800:	add	r3, r8, r9
   12804:	ror	r9, r5, #13
   12808:	and	r8, sl, r5
   1280c:	orr	lr, lr, r8
   12810:	add	r1, r1, r3
   12814:	ldr	r8, [sp, #40]	; 0x28
   12818:	eor	r9, r9, r5, ror #2
   1281c:	eor	r9, r9, r5, ror #22
   12820:	add	r9, r9, lr
   12824:	add	r9, r9, r3
   12828:	ldr	r3, [sp, #24]
   1282c:	ror	lr, r3, #19
   12830:	eor	lr, lr, r3, ror #17
   12834:	eor	lr, lr, r3, lsr #10
   12838:	ldr	r3, [sp, #40]	; 0x28
   1283c:	ror	r3, r3, #18
   12840:	eor	r3, r3, r8, ror #7
   12844:	eor	r3, r3, r8, lsr #3
   12848:	ldr	r8, [sp, #36]	; 0x24
   1284c:	add	r3, r3, r8
   12850:	and	r8, r5, r9
   12854:	add	r6, r3, r6
   12858:	ldr	r3, [pc, #-3408]	; 11b10 <abort@plt+0x1600>
   1285c:	add	r6, lr, r6
   12860:	eor	lr, ip, r0
   12864:	and	lr, lr, r1
   12868:	eor	lr, lr, ip
   1286c:	str	r6, [sp, #120]	; 0x78
   12870:	add	r3, r6, r3
   12874:	add	r4, r3, r4
   12878:	ror	r3, r1, #11
   1287c:	add	r4, lr, r4
   12880:	orr	lr, r5, r9
   12884:	eor	r3, r3, r1, ror #6
   12888:	and	lr, lr, sl
   1288c:	orr	lr, lr, r8
   12890:	eor	r3, r3, r1, ror #25
   12894:	add	r4, r4, r3
   12898:	ror	r3, r9, #13
   1289c:	add	r2, r2, r4
   128a0:	eor	r3, r3, r9, ror #2
   128a4:	ror	r8, r2, #11
   128a8:	eor	r3, r3, r9, ror #22
   128ac:	eor	r8, r8, r2, ror #6
   128b0:	add	lr, r3, lr
   128b4:	ror	r3, r7, #19
   128b8:	add	r4, lr, r4
   128bc:	ldr	lr, [sp, #44]	; 0x2c
   128c0:	eor	r8, r8, r2, ror #25
   128c4:	eor	r3, r3, r7, ror #17
   128c8:	eor	r7, r3, r7, lsr #10
   128cc:	ldr	r3, [sp, #44]	; 0x2c
   128d0:	ror	r3, r3, #18
   128d4:	eor	r3, r3, lr, ror #7
   128d8:	eor	r3, r3, lr, lsr #3
   128dc:	ldr	lr, [sp, #40]	; 0x28
   128e0:	add	r3, r3, lr
   128e4:	ldr	lr, [sp, #8]
   128e8:	add	r3, r3, lr
   128ec:	eor	lr, r0, r1
   128f0:	add	r7, r7, r3
   128f4:	ldr	r3, [pc, #-3560]	; 11b14 <abort@plt+0x1604>
   128f8:	and	lr, lr, r2
   128fc:	eor	lr, lr, r0
   12900:	str	r7, [sp, #124]	; 0x7c
   12904:	add	r3, r7, r3
   12908:	add	ip, r3, ip
   1290c:	orr	r3, r9, r4
   12910:	add	ip, lr, ip
   12914:	and	r3, r3, r5
   12918:	add	ip, ip, r8
   1291c:	ror	r8, r4, #13
   12920:	and	lr, r9, r4
   12924:	orr	r3, r3, lr
   12928:	add	sl, sl, ip
   1292c:	ldr	lr, [sp, #48]	; 0x30
   12930:	eor	r8, r8, r4, ror #2
   12934:	eor	r8, r8, r4, ror #22
   12938:	add	r3, r8, r3
   1293c:	add	ip, r3, ip
   12940:	ror	r3, r6, #19
   12944:	and	r8, r4, ip
   12948:	eor	r3, r3, r6, ror #17
   1294c:	eor	r6, r3, r6, lsr #10
   12950:	ldr	r3, [sp, #48]	; 0x30
   12954:	ror	r3, r3, #18
   12958:	eor	r3, r3, lr, ror #7
   1295c:	eor	r3, r3, lr, lsr #3
   12960:	ldr	lr, [sp, #44]	; 0x2c
   12964:	add	r3, r3, lr
   12968:	ldr	lr, [sp, #12]
   1296c:	add	r3, r3, lr
   12970:	eor	lr, r1, r2
   12974:	add	r6, r6, r3
   12978:	ldr	r3, [pc, #-3688]	; 11b18 <abort@plt+0x1608>
   1297c:	and	lr, lr, sl
   12980:	eor	lr, lr, r1
   12984:	str	r6, [sp, #128]	; 0x80
   12988:	add	r3, r6, r3
   1298c:	add	r0, r3, r0
   12990:	ror	r3, sl, #11
   12994:	add	r0, lr, r0
   12998:	orr	lr, r4, ip
   1299c:	eor	r3, r3, sl, ror #6
   129a0:	and	lr, lr, r9
   129a4:	orr	lr, lr, r8
   129a8:	eor	r3, r3, sl, ror #25
   129ac:	add	r0, r0, r3
   129b0:	ror	r3, ip, #13
   129b4:	add	r5, r5, r0
   129b8:	eor	r3, r3, ip, ror #2
   129bc:	ror	fp, r5, #11
   129c0:	eor	r3, r3, ip, ror #22
   129c4:	eor	fp, fp, r5, ror #6
   129c8:	add	lr, r3, lr
   129cc:	ldr	r3, [sp, #52]	; 0x34
   129d0:	add	r0, lr, r0
   129d4:	ror	lr, r7, #19
   129d8:	eor	fp, fp, r5, ror #25
   129dc:	eor	lr, lr, r7, ror #17
   129e0:	eor	r7, lr, r7, lsr #10
   129e4:	ldr	lr, [sp, #52]	; 0x34
   129e8:	ror	r3, r3, #18
   129ec:	eor	r3, r3, lr, ror #7
   129f0:	eor	r3, r3, lr, lsr #3
   129f4:	ldr	lr, [sp, #48]	; 0x30
   129f8:	add	r3, r3, lr
   129fc:	ldr	lr, [sp, #16]
   12a00:	add	lr, r3, lr
   12a04:	ldr	r3, [pc, #-3824]	; 11b1c <abort@plt+0x160c>
   12a08:	add	r7, r7, lr
   12a0c:	eor	lr, r2, sl
   12a10:	and	lr, lr, r5
   12a14:	eor	lr, lr, r2
   12a18:	str	r7, [sp, #132]	; 0x84
   12a1c:	add	r3, r7, r3
   12a20:	add	r1, r3, r1
   12a24:	orr	r3, ip, r0
   12a28:	add	r1, lr, r1
   12a2c:	and	r3, r3, r4
   12a30:	add	r1, r1, fp
   12a34:	ror	fp, r0, #13
   12a38:	and	lr, ip, r0
   12a3c:	orr	r3, r3, lr
   12a40:	add	r9, r9, r1
   12a44:	ldr	lr, [sp, #56]	; 0x38
   12a48:	eor	fp, fp, r0, ror #2
   12a4c:	eor	fp, fp, r0, ror #22
   12a50:	add	r3, fp, r3
   12a54:	add	r1, r3, r1
   12a58:	ror	r3, r6, #19
   12a5c:	eor	r3, r3, r6, ror #17
   12a60:	eor	r6, r3, r6, lsr #10
   12a64:	ldr	r3, [sp, #56]	; 0x38
   12a68:	ror	r3, r3, #18
   12a6c:	eor	r3, r3, lr, ror #7
   12a70:	eor	r3, r3, lr, lsr #3
   12a74:	ldr	lr, [sp, #52]	; 0x34
   12a78:	add	r3, r3, lr
   12a7c:	ldr	lr, [sp, #20]
   12a80:	add	r3, r3, lr
   12a84:	eor	lr, sl, r5
   12a88:	add	r6, r6, r3
   12a8c:	ldr	r3, [pc, #-3956]	; 11b20 <abort@plt+0x1610>
   12a90:	and	lr, lr, r9
   12a94:	eor	lr, lr, sl
   12a98:	str	r6, [sp, #136]	; 0x88
   12a9c:	add	r3, r6, r3
   12aa0:	ror	r6, r1, #13
   12aa4:	add	r2, r3, r2
   12aa8:	ror	r3, r9, #11
   12aac:	add	r2, lr, r2
   12ab0:	eor	r6, r6, r1, ror #2
   12ab4:	and	lr, r0, r1
   12ab8:	eor	r3, r3, r9, ror #6
   12abc:	eor	r6, r6, r1, ror #22
   12ac0:	eor	r3, r3, r9, ror #25
   12ac4:	add	r2, r2, r3
   12ac8:	orr	r3, r0, r1
   12acc:	and	r3, r3, ip
   12ad0:	add	r4, r4, r2
   12ad4:	orr	r3, r3, lr
   12ad8:	ror	lr, r7, #19
   12adc:	add	r6, r6, r3
   12ae0:	ldr	r3, [sp, #60]	; 0x3c
   12ae4:	add	r6, r6, r2
   12ae8:	eor	lr, lr, r7, ror #17
   12aec:	ldr	r2, [sp, #60]	; 0x3c
   12af0:	eor	r7, lr, r7, lsr #10
   12af4:	ror	r3, r3, #18
   12af8:	eor	r3, r3, r2, ror #7
   12afc:	eor	r3, r3, r2, lsr #3
   12b00:	ldr	r2, [sp, #56]	; 0x38
   12b04:	add	r3, r3, r2
   12b08:	ldr	r2, [sp, #24]
   12b0c:	add	r3, r3, r2
   12b10:	eor	r2, r5, r9
   12b14:	add	r7, r7, r3
   12b18:	ldr	r3, [pc, #188]	; 12bdc <abort@plt+0x26cc>
   12b1c:	and	r2, r2, r4
   12b20:	eor	r2, r2, r5
   12b24:	str	r7, [sp, #140]	; 0x8c
   12b28:	add	r3, r7, r3
   12b2c:	and	r7, r1, r6
   12b30:	add	sl, r3, sl
   12b34:	ror	r3, r4, #11
   12b38:	add	sl, r2, sl
   12b3c:	ror	r2, r6, #13
   12b40:	eor	r3, r3, r4, ror #6
   12b44:	eor	r2, r2, r6, ror #2
   12b48:	eor	r3, r3, r4, ror #25
   12b4c:	eor	r2, r2, r6, ror #22
   12b50:	add	sl, sl, r3
   12b54:	orr	r3, r1, r6
   12b58:	and	r3, r3, r0
   12b5c:	orr	r7, r3, r7
   12b60:	ldr	r3, [sp, #4]
   12b64:	add	r2, r2, r7
   12b68:	ldr	r7, [r3]
   12b6c:	ldr	fp, [r3, #8]
   12b70:	ldr	r8, [r3, #16]
   12b74:	add	r7, r2, r7
   12b78:	ldr	r2, [r3, #4]
   12b7c:	add	r7, r7, sl
   12b80:	add	fp, r1, fp
   12b84:	ldr	lr, [r3, #12]
   12b88:	add	ip, ip, r8
   12b8c:	str	r7, [r3]
   12b90:	add	sl, ip, sl
   12b94:	add	r6, r6, r2
   12b98:	ldr	r2, [sp, #4]
   12b9c:	str	sl, [r3, #16]
   12ba0:	add	lr, r0, lr
   12ba4:	stmib	r3, {r6, fp, lr}
   12ba8:	ldr	r3, [r3, #20]
   12bac:	add	r3, r4, r3
   12bb0:	str	r3, [r2, #20]
   12bb4:	ldr	r2, [r2, #24]
   12bb8:	add	r9, r9, r2
   12bbc:	ldr	r2, [sp, #4]
   12bc0:	ldr	r0, [r2, #28]
   12bc4:	str	r9, [r2, #24]
   12bc8:	add	r5, r5, r0
   12bcc:	str	r5, [r2, #28]
   12bd0:	ldr	r2, [sp, #72]	; 0x48
   12bd4:	add	r2, r2, #64	; 0x40
   12bd8:	b	109b8 <abort@plt+0x4a8>
   12bdc:			; <UNDEFINED> instruction: 0xc67178f2
   12be0:	push	{r4, r5, r6, lr}
   12be4:	mov	r4, r0
   12be8:	add	r6, r4, #44	; 0x2c
   12bec:	ldr	r0, [r0, #40]	; 0x28
   12bf0:	ldr	r3, [r4, #32]
   12bf4:	cmp	r0, #56	; 0x38
   12bf8:	movcc	r5, #16
   12bfc:	movcs	r5, #32
   12c00:	adds	r3, r3, r0
   12c04:	ldrcs	r2, [r4, #36]	; 0x24
   12c08:	str	r3, [r4, #32]
   12c0c:	addcs	r2, r2, #1
   12c10:	strcs	r2, [r4, #36]	; 0x24
   12c14:	lsr	r2, r3, #29
   12c18:	ldr	r1, [r4, #36]	; 0x24
   12c1c:	lsl	r3, r3, #3
   12c20:	rev	r3, r3
   12c24:	orr	r2, r2, r1, lsl #3
   12c28:	add	r1, r4, r5, lsl #2
   12c2c:	sub	r5, r5, #-1073741822	; 0xc0000002
   12c30:	lsl	r5, r5, #2
   12c34:	rev	r2, r2
   12c38:	strd	r2, [r1, #36]	; 0x24
   12c3c:	sub	r2, r5, r0
   12c40:	add	r0, r6, r0
   12c44:	ldr	r1, [pc, #20]	; 12c60 <abort@plt+0x2750>
   12c48:	bl	10480 <memcpy@plt>
   12c4c:	mov	r2, r4
   12c50:	add	r1, r5, #8
   12c54:	mov	r0, r6
   12c58:	pop	{r4, r5, r6, lr}
   12c5c:	b	10958 <abort@plt+0x448>
   12c60:	andeq	r2, r1, pc, ror #30
   12c64:	push	{r4, r5, r6, lr}
   12c68:	mov	r4, r0
   12c6c:	mov	r5, r1
   12c70:	bl	12be0 <abort@plt+0x26d0>
   12c74:	mov	r1, r5
   12c78:	mov	r0, r4
   12c7c:	pop	{r4, r5, r6, lr}
   12c80:	b	10910 <abort@plt+0x400>
   12c84:	push	{r4, r5, r6, lr}
   12c88:	mov	r4, r0
   12c8c:	mov	r5, r1
   12c90:	bl	12be0 <abort@plt+0x26d0>
   12c94:	mov	r1, r5
   12c98:	mov	r0, r4
   12c9c:	pop	{r4, r5, r6, lr}
   12ca0:	b	10934 <abort@plt+0x424>
   12ca4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12ca8:	mov	r6, r0
   12cac:	mov	r4, r1
   12cb0:	mov	r5, r2
   12cb4:	ldr	r8, [r2, #40]	; 0x28
   12cb8:	cmp	r8, #0
   12cbc:	beq	12d2c <abort@plt+0x281c>
   12cc0:	rsb	r7, r8, #128	; 0x80
   12cc4:	add	r9, r2, #44	; 0x2c
   12cc8:	cmp	r7, r1
   12ccc:	movcs	r7, r1
   12cd0:	mov	r1, r0
   12cd4:	mov	r2, r7
   12cd8:	add	r0, r9, r8
   12cdc:	bl	10480 <memcpy@plt>
   12ce0:	ldr	r1, [r5, #40]	; 0x28
   12ce4:	add	r1, r7, r1
   12ce8:	cmp	r1, #64	; 0x40
   12cec:	str	r1, [r5, #40]	; 0x28
   12cf0:	bls	12d24 <abort@plt+0x2814>
   12cf4:	mov	r2, r5
   12cf8:	bic	r1, r1, #63	; 0x3f
   12cfc:	mov	r0, r9
   12d00:	bl	10958 <abort@plt+0x448>
   12d04:	ldr	r2, [r5, #40]	; 0x28
   12d08:	add	r1, r8, r7
   12d0c:	mov	r0, r9
   12d10:	bic	r1, r1, #63	; 0x3f
   12d14:	add	r1, r9, r1
   12d18:	and	r2, r2, #63	; 0x3f
   12d1c:	str	r2, [r5, #40]	; 0x28
   12d20:	bl	10480 <memcpy@plt>
   12d24:	add	r6, r6, r7
   12d28:	sub	r4, r4, r7
   12d2c:	cmp	r4, #63	; 0x3f
   12d30:	bls	12d64 <abort@plt+0x2854>
   12d34:	tst	r6, #3
   12d38:	movne	r7, r4
   12d3c:	addne	r9, r6, r4
   12d40:	addne	r8, r5, #44	; 0x2c
   12d44:	bne	12d9c <abort@plt+0x288c>
   12d48:	bic	r7, r4, #63	; 0x3f
   12d4c:	mov	r0, r6
   12d50:	mov	r2, r5
   12d54:	mov	r1, r7
   12d58:	add	r6, r6, r7
   12d5c:	and	r4, r4, #63	; 0x3f
   12d60:	bl	10958 <abort@plt+0x448>
   12d64:	cmp	r4, #0
   12d68:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12d6c:	b	12dbc <abort@plt+0x28ac>
   12d70:	mov	r2, r8
   12d74:	add	r1, r3, #64	; 0x40
   12d78:	ldr	r0, [r3], #4
   12d7c:	cmp	r3, r1
   12d80:	str	r0, [r2], #4
   12d84:	bne	12d78 <abort@plt+0x2868>
   12d88:	mov	r2, r5
   12d8c:	mov	r1, #64	; 0x40
   12d90:	mov	r0, r8
   12d94:	sub	r7, r7, #64	; 0x40
   12d98:	bl	10958 <abort@plt+0x448>
   12d9c:	cmp	r7, #64	; 0x40
   12da0:	sub	r3, r9, r7
   12da4:	bhi	12d70 <abort@plt+0x2860>
   12da8:	sub	r3, r4, #1
   12dac:	mvn	r2, #63	; 0x3f
   12db0:	lsr	r3, r3, #6
   12db4:	add	r6, r6, r3, lsl #6
   12db8:	mla	r4, r2, r3, r4
   12dbc:	ldr	r7, [r5, #40]	; 0x28
   12dc0:	add	r8, r5, #44	; 0x2c
   12dc4:	mov	r2, r4
   12dc8:	mov	r1, r6
   12dcc:	add	r0, r8, r7
   12dd0:	add	r4, r7, r4
   12dd4:	bl	10480 <memcpy@plt>
   12dd8:	cmp	r4, #63	; 0x3f
   12ddc:	bls	12e04 <abort@plt+0x28f4>
   12de0:	mov	r2, r5
   12de4:	mov	r1, #64	; 0x40
   12de8:	mov	r0, r8
   12dec:	sub	r4, r4, #64	; 0x40
   12df0:	bl	10958 <abort@plt+0x448>
   12df4:	mov	r2, r4
   12df8:	add	r1, r5, #108	; 0x6c
   12dfc:	mov	r0, r8
   12e00:	bl	10480 <memcpy@plt>
   12e04:	str	r4, [r5, #40]	; 0x28
   12e08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12e0c:	push	{r4, r5, lr}
   12e10:	sub	sp, sp, #180	; 0xb4
   12e14:	mov	r5, r0
   12e18:	add	r0, sp, #4
   12e1c:	mov	r4, r2
   12e20:	bl	1083c <abort@plt+0x32c>
   12e24:	add	r2, sp, #4
   12e28:	mov	r0, r5
   12e2c:	bl	12ca4 <abort@plt+0x2794>
   12e30:	mov	r1, r4
   12e34:	add	r0, sp, #4
   12e38:	bl	12c64 <abort@plt+0x2754>
   12e3c:	add	sp, sp, #180	; 0xb4
   12e40:	pop	{r4, r5, pc}
   12e44:	push	{r4, r5, lr}
   12e48:	sub	sp, sp, #180	; 0xb4
   12e4c:	mov	r5, r0
   12e50:	add	r0, sp, #4
   12e54:	mov	r4, r2
   12e58:	bl	108a0 <abort@plt+0x390>
   12e5c:	add	r2, sp, #4
   12e60:	mov	r0, r5
   12e64:	bl	12ca4 <abort@plt+0x2794>
   12e68:	mov	r1, r4
   12e6c:	add	r0, sp, #4
   12e70:	bl	12c84 <abort@plt+0x2774>
   12e74:	add	sp, sp, #180	; 0xb4
   12e78:	pop	{r4, r5, pc}
   12e7c:	cmp	r0, #0
   12e80:	beq	12ea0 <abort@plt+0x2990>
   12e84:	bge	12ea4 <abort@plt+0x2994>
   12e88:	push	{r4, lr}
   12e8c:	bl	104d4 <__errno_location@plt>
   12e90:	mov	r3, #12
   12e94:	str	r3, [r0]
   12e98:	mov	r0, #0
   12e9c:	pop	{r4, pc}
   12ea0:	mov	r0, #1
   12ea4:	b	10498 <malloc@plt>
   12ea8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12eac:	mov	r7, r0
   12eb0:	ldr	r6, [pc, #72]	; 12f00 <abort@plt+0x29f0>
   12eb4:	ldr	r5, [pc, #72]	; 12f04 <abort@plt+0x29f4>
   12eb8:	add	r6, pc, r6
   12ebc:	add	r5, pc, r5
   12ec0:	sub	r6, r6, r5
   12ec4:	mov	r8, r1
   12ec8:	mov	r9, r2
   12ecc:	bl	10460 <memcpy@plt-0x20>
   12ed0:	asrs	r6, r6, #2
   12ed4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12ed8:	mov	r4, #0
   12edc:	add	r4, r4, #1
   12ee0:	ldr	r3, [r5], #4
   12ee4:	mov	r2, r9
   12ee8:	mov	r1, r8
   12eec:	mov	r0, r7
   12ef0:	blx	r3
   12ef4:	cmp	r6, r4
   12ef8:	bne	12edc <abort@plt+0x29cc>
   12efc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12f00:	andeq	r1, r1, r4, asr r0
   12f04:	andeq	r1, r1, ip, asr #32
   12f08:	bx	lr

Disassembly of section .fini:

00012f0c <.fini>:
   12f0c:	push	{r3, lr}
   12f10:	pop	{r3, pc}
