Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 10 14:27:39 2023
| Host         : LAPTOP-B536QLCF running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 317
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 99         |
| DPIR-1    | Warning          | Asynchronous driver check     | 96         |
| SYNTH-10  | Warning          | Wide multiplier               | 6          |
| TIMING-16 | Warning          | Large setup violation         | 86         |
| TIMING-18 | Warning          | Missing input or output delay | 30         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/cnt_clk_test_reg_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/gate_a_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/gate_a_test_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin u_freq_meter_calc/gate_a_test_reg_reg/C is not reached by a timing clock
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1 input pin u_freq_meter_calc/freq_reg1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__0 input pin u_freq_meter_calc/freq_reg1__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__1 input pin u_freq_meter_calc/freq_reg1__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__2 input pin u_freq_meter_calc/freq_reg1__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__3 input pin u_freq_meter_calc/freq_reg1__3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP u_freq_meter_calc/freq_reg1__4 input pin u_freq_meter_calc/freq_reg1__4/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at u_freq_meter_calc/freq_reg1 of size 11x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at u_freq_meter_calc/freq_reg1__0 of size 11x15, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at u_freq_meter_calc/freq_reg1__1 of size 11x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at u_freq_meter_calc/freq_reg1__2 of size 18x15, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at u_freq_meter_calc/freq_reg1__3 of size 18x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at u_freq_meter_calc/freq_reg1__4 of size 18x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -116.346 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[27]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -119.778 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[26]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -123.196 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[25]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -126.724 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[24]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -130.060 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[23]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -133.513 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[22]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -136.827 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[21]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -140.322 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[20]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -143.843 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[19]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -147.254 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[18]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -150.071 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[17]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -153.527 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[16]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -157.168 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[15]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -160.447 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[14]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -163.715 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[13]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -167.161 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[12]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -170.492 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[11]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -173.775 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[10]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -177.195 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[9]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -180.480 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[8]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -183.846 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[7]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -187.391 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[6]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -190.718 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[5]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -194.079 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[4]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -197.354 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[3]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -200.788 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[2]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -204.134 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[1]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -207.453 ns between u_freq_meter_calc/cnt_clk_stand_reg_reg[1]_replica_7/C (clocked by SysClk) and u_freq_meter_calc/freq_reg_reg[0]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -90.149 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[9]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -90.154 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[2]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -90.201 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[10]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -90.203 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[1]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -90.532 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[12]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -90.541 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[11]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -90.590 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[6]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -90.590 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[8]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -90.604 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[5]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -90.608 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[7]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -90.703 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[16]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -90.755 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[15]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -90.970 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[4]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -90.988 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[3]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -91.025 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[14]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -91.030 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[20]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -91.077 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[13]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -91.079 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[19]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -91.102 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[24]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -91.122 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[23]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -91.227 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[18]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -91.244 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[17]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -91.443 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[27]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -91.459 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[0]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -91.466 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[22]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -91.466 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[26]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -91.480 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[21]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -91.484 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt_reg[25]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -92.121 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_clk_a_reg/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -94.531 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[27]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -94.581 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[26]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -94.714 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[15]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -94.763 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[14]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -94.882 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[19]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -94.931 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[18]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -95.031 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[17]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -95.083 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[16]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -95.141 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[11]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -95.150 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[25]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -95.161 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[10]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -95.163 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[13]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -95.164 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[24]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -95.183 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[12]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -95.318 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[21]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -95.318 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[23]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -95.332 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[20]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -95.336 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[22]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -95.424 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[5]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -95.473 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[4]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -95.682 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[3]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -95.702 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[2]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -95.846 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[9]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -95.864 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[8]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -96.033 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[7]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -96.047 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[6]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -96.096 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[1]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -96.114 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_div_cnt1_reg[0]/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -97.333 ns between r_freq_num_reg[3]/C (clocked by SysClk) and u_div_clk/r_clk_b_reg/D (clocked by SysClk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_key[0] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_key[1] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_key[2] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_key[3] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_key[4] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on rstn relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on o_seg1[0] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on o_seg1[1] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on o_seg1[2] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on o_seg1[3] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on o_seg1[4] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_seg1[5] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_seg1[6] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_seg1[7] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_seg2[0] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_seg2[1] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_seg2[2] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_seg2[3] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_seg2[4] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_seg2[5] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_seg2[6] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on o_seg2[7] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on o_seg_pos[0] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on o_seg_pos[1] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on o_seg_pos[2] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on o_seg_pos[3] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on o_seg_pos[4] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on o_seg_pos[5] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on o_seg_pos[6] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on o_seg_pos[7] relative to the rising and/or falling clock edge(s) of SysClk.
Related violations: <none>


