Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 12 00:03:35 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.519        0.000                      0                  574        0.097        0.000                      0                  574        2.000        0.000                       0                   331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.519        0.000                      0                  574        0.097        0.000                      0                  574        2.000        0.000                       0                   331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 buffer3/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.056ns (25.547%)  route 3.078ns (74.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer3/clk
    SLICE_X44Y64         FDRE                                         r  buffer3/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  buffer3/rptr_reg[2]/Q
                         net (fo=6, routed)           0.848     2.277    buffer3/rptr_reg[2]
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  buffer3/rptr[4]_i_2/O
                         net (fo=8, routed)           0.850     3.251    buffer3/rptr[4]_i_2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I2_O)        0.150     3.401 r  buffer3/rptr[9]_i_2/O
                         net (fo=1, routed)           0.763     4.164    buffer3/rptr[9]_i_2_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I3_O)        0.326     4.490 r  buffer3/rptr[9]_i_1/O
                         net (fo=1, routed)           0.617     5.107    buffer3/rptr[9]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  buffer3/rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer3/clk
    SLICE_X45Y65         FDRE                                         r  buffer3/rptr_reg[9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X45Y65         FDRE (Setup_fdre_C_D)       -0.263     5.626    buffer3/rptr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 buffer3/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.455ns (33.197%)  route 2.928ns (66.803%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer3/clk
    SLICE_X49Y65         FDRE                                         r  buffer3/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  buffer3/wptr_reg[2]/Q
                         net (fo=7, routed)           0.894     2.323    buffer3/wptr_reg[2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.447 r  buffer3/wptr[8]_i_2__1/O
                         net (fo=9, routed)           0.572     3.019    buffer3/wptr[8]_i_2__1_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I2_O)        0.124     3.143 r  buffer3/wptr[7]_i_1__1/O
                         net (fo=3, routed)           1.028     4.171    buffer3/wptr[7]_i_1__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.295 r  buffer3/full_i_5__1/O
                         net (fo=1, routed)           0.000     4.295    buffer3/full_i_5__1_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.609 r  buffer3/full_reg_i_2__1/CO[2]
                         net (fo=1, routed)           0.434     5.043    buffer3/full10_in
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.313     5.356 r  buffer3/full_i_1/O
                         net (fo=1, routed)           0.000     5.356    buffer3/full_n
    SLICE_X47Y64         FDRE                                         r  buffer3/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer3/clk
    SLICE_X47Y64         FDRE                                         r  buffer3/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X47Y64         FDRE (Setup_fdre_C_D)        0.031     5.920    buffer3/full_reg
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 buffer2/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.517ns (35.011%)  route 2.816ns (64.989%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer2/clk
    SLICE_X46Y60         FDRE                                         r  buffer2/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  buffer2/wptr_reg[2]/Q
                         net (fo=7, routed)           0.894     2.385    buffer2/wptr_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.509 r  buffer2/wptr[8]_i_2__0/O
                         net (fo=9, routed)           0.614     3.123    buffer2/wptr[8]_i_2__0_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.124     3.247 r  buffer2/wptr[7]_i_1__0/O
                         net (fo=3, routed)           0.961     4.208    buffer2/wptr[7]_i_1__0_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.332 r  buffer2/full_i_5__0/O
                         net (fo=1, routed)           0.000     4.332    buffer2/full_i_5__0_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.646 r  buffer2/full_reg_i_2__0/CO[2]
                         net (fo=1, routed)           0.346     4.993    buffer2/full10_in
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.313     5.306 r  buffer2/full_i_1__0/O
                         net (fo=1, routed)           0.000     5.306    buffer2/full_n
    SLICE_X47Y59         FDRE                                         r  buffer2/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer2/clk
    SLICE_X47Y59         FDRE                                         r  buffer2/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)        0.029     5.918    buffer2/full_reg
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 buffer1/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.907ns (43.595%)  route 2.467ns (56.405%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer1/clk
    SLICE_X48Y63         FDRE                                         r  buffer1/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  buffer1/rptr_reg[2]/Q
                         net (fo=6, routed)           0.970     2.399    buffer1/rptr_reg[2]
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  buffer1/rptr[4]_i_2__1/O
                         net (fo=8, routed)           0.745     3.267    buffer1/rptr[4]_i_2__1_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.118     3.385 r  buffer1/rptr[5]_i_1__1/O
                         net (fo=3, routed)           0.434     3.819    buffer1/rptr[5]_i_1__1_n_0
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.326     4.145 r  buffer1/full_i_6/O
                         net (fo=1, routed)           0.000     4.145    buffer1/full_i_6_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.715 r  buffer1/full_reg_i_2/CO[2]
                         net (fo=1, routed)           0.319     5.034    buffer1/full10_in
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.313     5.347 r  buffer1/full_i_1__1/O
                         net (fo=1, routed)           0.000     5.347    buffer1/full_n
    SLICE_X50Y60         FDRE                                         r  buffer1/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer1/clk
    SLICE_X50Y60         FDRE                                         r  buffer1/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.077     5.966    buffer1/full_reg
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 buffer1/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.574ns (39.799%)  route 2.381ns (60.201%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer1/clk
    SLICE_X48Y63         FDRE                                         r  buffer1/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  buffer1/rptr_reg[2]/Q
                         net (fo=6, routed)           0.970     2.399    buffer1/rptr_reg[2]
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  buffer1/rptr[4]_i_2__1/O
                         net (fo=8, routed)           0.745     3.267    buffer1/rptr[4]_i_2__1_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.118     3.385 r  buffer1/rptr[5]_i_1__1/O
                         net (fo=3, routed)           0.667     4.052    buffer1/rptr[5]_i_1__1_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I0_O)        0.326     4.378 r  buffer1/empty0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.378    buffer1/empty0_carry_i_3__1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.928 r  buffer1/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.928    buffer1/empty_n
    SLICE_X48Y60         FDSE                                         r  buffer1/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer1/clk
    SLICE_X48Y60         FDSE                                         r  buffer1/empty_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X48Y60         FDSE (Setup_fdse_C_D)       -0.198     5.691    buffer1/empty_reg
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 buffer3/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.425ns (35.796%)  route 2.556ns (64.204%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer3/clk
    SLICE_X49Y65         FDRE                                         r  buffer3/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  buffer3/wptr_reg[2]/Q
                         net (fo=7, routed)           0.894     2.323    buffer3/wptr_reg[2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.447 r  buffer3/wptr[8]_i_2__1/O
                         net (fo=9, routed)           0.696     3.143    buffer3/wptr[8]_i_2__1_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.117     3.260 r  buffer3/wptr[6]_i_1__1/O
                         net (fo=3, routed)           0.966     4.226    buffer3/wptr[6]_i_1__1_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I2_O)        0.348     4.574 r  buffer3/empty0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.574    buffer3/empty0_carry_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.954 r  buffer3/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.954    buffer3/empty0_carry_n_0
    SLICE_X46Y64         FDSE                                         r  buffer3/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer3/clk
    SLICE_X46Y64         FDSE                                         r  buffer3/empty_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X46Y64         FDSE (Setup_fdse_C_D)       -0.150     5.739    buffer3/empty_reg
  -------------------------------------------------------------------
                         required time                          5.739    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 buffer2/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.112ns (29.259%)  route 2.689ns (70.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer2/clk
    SLICE_X46Y62         FDRE                                         r  buffer2/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  buffer2/rptr_reg[2]/Q
                         net (fo=6, routed)           0.894     2.385    buffer2/rptr_reg[2]
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.509 r  buffer2/rptr[4]_i_2__0/O
                         net (fo=8, routed)           0.789     3.298    buffer2/rptr[4]_i_2__0_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I2_O)        0.116     3.414 r  buffer2/rptr[9]_i_2__0/O
                         net (fo=1, routed)           0.623     4.037    buffer2/rptr[9]_i_2__0_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I3_O)        0.354     4.391 r  buffer2/rptr[9]_i_1__0/O
                         net (fo=1, routed)           0.383     4.774    buffer2/rptr[9]_i_1__0_n_0
    SLICE_X47Y58         FDRE                                         r  buffer2/rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer2/clk
    SLICE_X47Y58         FDRE                                         r  buffer2/rptr_reg[9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)       -0.266     5.623    buffer2/rptr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 buffer2/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.493ns (38.407%)  route 2.394ns (61.593%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer2/clk
    SLICE_X46Y62         FDRE                                         r  buffer2/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  buffer2/rptr_reg[2]/Q
                         net (fo=6, routed)           0.894     2.385    buffer2/rptr_reg[2]
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.509 r  buffer2/rptr[4]_i_2__0/O
                         net (fo=8, routed)           0.775     3.284    buffer2/rptr[4]_i_2__0_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.118     3.402 r  buffer2/rptr[6]_i_1__0/O
                         net (fo=3, routed)           0.726     4.127    buffer2/rptr[6]_i_1__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.353     4.480 r  buffer2/empty0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.480    buffer2/empty0_carry_i_2__0_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.860 r  buffer2/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.860    buffer2/empty0_carry_n_0
    SLICE_X46Y61         FDSE                                         r  buffer2/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer2/clk
    SLICE_X46Y61         FDSE                                         r  buffer2/empty_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X46Y61         FDSE (Setup_fdse_C_D)       -0.150     5.739    buffer2/empty_reg
  -------------------------------------------------------------------
                         required time                          5.739    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 buffer1/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.841%)  route 2.797ns (77.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer1/clk
    SLICE_X48Y63         FDRE                                         r  buffer1/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  buffer1/rptr_reg[2]/Q
                         net (fo=6, routed)           0.970     2.399    buffer1/rptr_reg[2]
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  buffer1/rptr[4]_i_2__1/O
                         net (fo=8, routed)           0.749     3.271    buffer1/rptr[4]_i_2__1_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124     3.395 r  buffer1/rptr[9]_i_2__1/O
                         net (fo=1, routed)           0.450     3.846    buffer1/rptr[9]_i_2__1_n_0
    SLICE_X49Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.970 r  buffer1/rptr[9]_i_1__1/O
                         net (fo=1, routed)           0.628     4.598    buffer1/p_0_in
    SLICE_X49Y59         FDRE                                         r  buffer1/rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    buffer1/clk
    SLICE_X49Y59         FDRE                                         r  buffer1/rptr_reg[9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)       -0.058     5.831    buffer1/rptr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 buffer1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg1/o_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 2.454ns (70.312%)  route 1.036ns (29.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    buffer1/clk
    RAMB18_X1Y24         RAMB18E1                                     r  buffer1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  buffer1/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.036     4.463    reg1/D[1]
    SLICE_X48Y67         FDCE                                         r  reg1/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=330, unset)          0.924     5.924    reg1/clk
    SLICE_X48Y67         FDCE                                         r  reg1/o_data_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X48Y67         FDCE (Setup_fdce_C_D)       -0.092     5.797    reg1/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          5.797    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  1.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    reg3/clk
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg3/o_data_reg[14]/Q
                         net (fo=1, routed)           0.056     0.607    reg3/o_data_reg_n_0_[14]
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    reg3/clk
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.078     0.510    reg3/o_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    clk
    SLICE_X49Y64         FDCE                                         r  wdata_2_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  wdata_2_1_reg[7]/Q
                         net (fo=1, routed)           0.056     0.607    wdata_2_1[7]
    SLICE_X49Y64         FDCE                                         r  wdata_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X49Y64         FDCE                                         r  wdata_2_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y64         FDCE (Hold_fdce_C_D)         0.078     0.510    wdata_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    reg3/clk
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg3/o_data_reg[13]/Q
                         net (fo=1, routed)           0.056     0.607    reg3/o_data_reg_n_0_[13]
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    reg3/clk
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.076     0.508    reg3/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    clk
    SLICE_X49Y64         FDCE                                         r  wdata_2_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  wdata_2_1_reg[6]/Q
                         net (fo=1, routed)           0.056     0.607    wdata_2_1[6]
    SLICE_X49Y64         FDCE                                         r  wdata_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X49Y64         FDCE                                         r  wdata_2_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y64         FDCE (Hold_fdce_C_D)         0.076     0.508    wdata_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    reg3/clk
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg3/o_data_reg[11]/Q
                         net (fo=1, routed)           0.056     0.607    reg3/o_data_reg_n_0_[11]
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    reg3/clk
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.075     0.507    reg3/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    clk
    SLICE_X49Y64         FDCE                                         r  wdata_2_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  wdata_2_1_reg[4]/Q
                         net (fo=1, routed)           0.056     0.607    wdata_2_1[4]
    SLICE_X49Y64         FDCE                                         r  wdata_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X49Y64         FDCE                                         r  wdata_2_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y64         FDCE (Hold_fdce_C_D)         0.075     0.507    wdata_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 wdata_3_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    clk
    SLICE_X48Y66         FDCE                                         r  wdata_3_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  wdata_3_1_reg[2]/Q
                         net (fo=1, routed)           0.059     0.610    wdata_3_1[2]
    SLICE_X48Y66         FDCE                                         r  wdata_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X48Y66         FDCE                                         r  wdata_3_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y66         FDCE (Hold_fdce_C_D)         0.076     0.508    wdata_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 wdata_3_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    clk
    SLICE_X48Y66         FDCE                                         r  wdata_3_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  wdata_3_1_reg[3]/Q
                         net (fo=1, routed)           0.062     0.613    wdata_3_1[3]
    SLICE_X48Y66         FDCE                                         r  wdata_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X48Y66         FDCE                                         r  wdata_3_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y66         FDCE (Hold_fdce_C_D)         0.078     0.510    wdata_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    reg3/clk
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg3/o_data_reg[12]/Q
                         net (fo=1, routed)           0.056     0.607    reg3/o_data_reg_n_0_[12]
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    reg3/clk
    SLICE_X39Y68         FDCE                                         r  reg3/o_data_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.071     0.503    reg3/o_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    clk
    SLICE_X49Y64         FDCE                                         r  wdata_2_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  wdata_2_1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.607    wdata_2_1[5]
    SLICE_X49Y64         FDCE                                         r  wdata_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X49Y64         FDCE                                         r  wdata_2_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y64         FDCE (Hold_fdce_C_D)         0.071     0.503    wdata_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y24  buffer1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y25  buffer2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y26  buffer3/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y24  buffer1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y25  buffer2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y26  buffer3/mem_reg/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X44Y62  start_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X44Y62  start_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X48Y62  wdata_1_1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X45Y62  wdata_1_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y62  start_1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y62  start_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y62  start_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y62  start_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y62  wdata_1_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y62  wdata_1_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X45Y62  wdata_1_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X45Y62  wdata_1_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y62  wdata_1_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y62  wdata_1_1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y62  start_1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y62  start_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y62  start_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y62  start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y62  wdata_1_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y62  wdata_1_1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X45Y62  wdata_1_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X45Y62  wdata_1_1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y62  wdata_1_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y62  wdata_1_1_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[0]
                                                                      r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[2]
                                                                      r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[4]
                                                                      r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[6]
                                                                      r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X47Y67         FDCE                                         r  conv_block/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/data_ready_reg/Q
                         net (fo=3, unset)            0.973     2.402    output_valid
                                                                      r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[1]
                                                                      r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[3]
                                                                      r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[5]
                                                                      r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.973     0.973    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[7]
                                                                      r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[1]
                                                                      r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[3]
                                                                      r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[5]
                                                                      r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[7]
                                                                      r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[0]
                                                                      r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[2]
                                                                      r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[4]
                                                                      r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X45Y68         FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[6]
                                                                      r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.410     0.410    conv_block/clk
    SLICE_X47Y67         FDCE                                         r  conv_block/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/data_ready_reg/Q
                         net (fo=3, unset)            0.410     0.961    output_valid
                                                                      r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           351 Endpoints
Min Delay           351 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer3/wptr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 0.124ns (3.063%)  route 3.924ns (96.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.951     4.048    buffer3/wptr_reg[0]_0
    SLICE_X46Y65         FDRE                                         r  buffer3/wptr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    buffer3/clk
    SLICE_X46Y65         FDRE                                         r  buffer3/wptr_reg[5]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer3/wptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 0.124ns (3.063%)  route 3.924ns (96.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.951     4.048    buffer3/wptr_reg[0]_0
    SLICE_X46Y65         FDRE                                         r  buffer3/wptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    buffer3/clk
    SLICE_X46Y65         FDRE                                         r  buffer3/wptr_reg[6]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer3/wptr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 0.124ns (3.063%)  route 3.924ns (96.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.951     4.048    buffer3/wptr_reg[0]_0
    SLICE_X47Y65         FDRE                                         r  buffer3/wptr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    buffer3/clk
    SLICE_X47Y65         FDRE                                         r  buffer3/wptr_reg[7]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer3/wptr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 0.124ns (3.063%)  route 3.924ns (96.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.951     4.048    buffer3/wptr_reg[0]_0
    SLICE_X46Y65         FDRE                                         r  buffer3/wptr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    buffer3/clk
    SLICE_X46Y65         FDRE                                         r  buffer3/wptr_reg[8]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer3/wptr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 0.124ns (3.063%)  route 3.924ns (96.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.951     4.048    buffer3/wptr_reg[0]_0
    SLICE_X46Y65         FDRE                                         r  buffer3/wptr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    buffer3/clk
    SLICE_X46Y65         FDRE                                         r  buffer3/wptr_reg[9]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg2/o_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.879ns  (logic 0.124ns (3.197%)  route 3.755ns (96.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.782     3.879    reg2/o_data_reg[23]_0
    SLICE_X44Y65         FDCE                                         f  reg2/o_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    reg2/clk
    SLICE_X44Y65         FDCE                                         r  reg2/o_data_reg[13]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg2/o_data_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.879ns  (logic 0.124ns (3.197%)  route 3.755ns (96.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.782     3.879    reg2/o_data_reg[23]_0
    SLICE_X44Y65         FDCE                                         f  reg2/o_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    reg2/clk
    SLICE_X44Y65         FDCE                                         r  reg2/o_data_reg[21]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg2/o_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.879ns  (logic 0.124ns (3.197%)  route 3.755ns (96.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.782     3.879    reg2/o_data_reg[23]_0
    SLICE_X44Y65         FDCE                                         f  reg2/o_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    reg2/clk
    SLICE_X44Y65         FDCE                                         r  reg2/o_data_reg[5]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer3/rptr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.874ns  (logic 0.124ns (3.201%)  route 3.750ns (96.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.777     3.874    buffer3/wptr_reg[0]_0
    SLICE_X45Y65         FDRE                                         r  buffer3/rptr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    buffer3/clk
    SLICE_X45Y65         FDRE                                         r  buffer3/rptr_reg[7]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer3/rptr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.874ns  (logic 0.124ns (3.201%)  route 3.750ns (96.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=325, routed)         2.777     3.874    buffer3/wptr_reg[0]_0
    SLICE_X45Y65         FDRE                                         r  buffer3/rptr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.924     0.924    buffer3/clk
    SLICE_X45Y65         FDRE                                         r  buffer3/rptr_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            start_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.410     0.410    i_start
    SLICE_X44Y62         FDCE                                         r  start_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X44Y62         FDCE                                         r  start_1_reg/C

Slack:                    inf
  Source:                 i_wdata_1[0]
                            (input port)
  Destination:            wdata_1_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[0] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[0]
    SLICE_X48Y62         FDCE                                         r  wdata_1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X48Y62         FDCE                                         r  wdata_1_1_reg[0]/C

Slack:                    inf
  Source:                 i_wdata_1[1]
                            (input port)
  Destination:            wdata_1_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[1] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[1]
    SLICE_X45Y62         FDCE                                         r  wdata_1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X45Y62         FDCE                                         r  wdata_1_1_reg[1]/C

Slack:                    inf
  Source:                 i_wdata_1[2]
                            (input port)
  Destination:            wdata_1_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[2] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[2]
    SLICE_X48Y62         FDCE                                         r  wdata_1_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X48Y62         FDCE                                         r  wdata_1_1_reg[2]/C

Slack:                    inf
  Source:                 i_wdata_1[3]
                            (input port)
  Destination:            wdata_1_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[3] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[3]
    SLICE_X47Y62         FDCE                                         r  wdata_1_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X47Y62         FDCE                                         r  wdata_1_1_reg[3]/C

Slack:                    inf
  Source:                 i_wdata_1[4]
                            (input port)
  Destination:            wdata_1_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[4] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[4]
    SLICE_X48Y62         FDCE                                         r  wdata_1_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X48Y62         FDCE                                         r  wdata_1_1_reg[4]/C

Slack:                    inf
  Source:                 i_wdata_1[5]
                            (input port)
  Destination:            wdata_1_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[5] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[5]
    SLICE_X48Y64         FDCE                                         r  wdata_1_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X48Y64         FDCE                                         r  wdata_1_1_reg[5]/C

Slack:                    inf
  Source:                 i_wdata_1[6]
                            (input port)
  Destination:            wdata_1_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[6] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[6]
    SLICE_X51Y61         FDCE                                         r  wdata_1_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X51Y61         FDCE                                         r  wdata_1_1_reg[6]/C

Slack:                    inf
  Source:                 i_wdata_1[7]
                            (input port)
  Destination:            wdata_1_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[7] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[7]
    SLICE_X48Y62         FDCE                                         r  wdata_1_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X48Y62         FDCE                                         r  wdata_1_1_reg[7]/C

Slack:                    inf
  Source:                 i_wdata_2[0]
                            (input port)
  Destination:            wdata_2_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_2[0] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_2[0]
    SLICE_X45Y62         FDCE                                         r  wdata_2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=330, unset)          0.432     0.432    clk
    SLICE_X45Y62         FDCE                                         r  wdata_2_1_reg[0]/C





