Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 16 12:35:43 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 1232        0.022        0.000                      0                 1232        1.116        0.000                       0                   435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.075        0.000                      0                 1232        0.022        0.000                      0                 1232        1.116        0.000                       0                   435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.727ns (37.845%)  route 2.836ns (62.155%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 10.046 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.475     7.427    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.551 f  fft/w_address_gen/addr_reg/g7_b2/O
                         net (fo=1, routed)           0.000     7.551    fft/w_address_gen/addr_reg/g7_b2_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     7.765 f  fft/w_address_gen/addr_reg/mult_out_20_i_73/O
                         net (fo=1, routed)           0.728     8.493    fft/w_address_gen_n_34
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.297     8.790 r  fft/mult_out_20_i_31/O
                         net (fo=1, routed)           0.000     8.790    fft/mult_out_20_i_31_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.170 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.179    fft/mult_out_20_i_19_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.435 r  fft/mult_out_20_i_18/O[2]
                         net (fo=2, routed)           0.625    10.060    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[6]
    SLICE_X15Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563    10.046    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_9/C
                         clock pessimism              0.394    10.440    
                         clock uncertainty           -0.035    10.405    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)       -0.270    10.135    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_9
  -------------------------------------------------------------------
                         required time                         10.135    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.827ns (40.271%)  route 2.710ns (59.729%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.475     7.427    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.551 f  fft/w_address_gen/addr_reg/g7_b2/O
                         net (fo=1, routed)           0.000     7.551    fft/w_address_gen/addr_reg/g7_b2_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     7.765 f  fft/w_address_gen/addr_reg/mult_out_20_i_73/O
                         net (fo=1, routed)           0.728     8.493    fft/w_address_gen_n_34
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.297     8.790 r  fft/mult_out_20_i_31/O
                         net (fo=1, routed)           0.000     8.790    fft/mult_out_20_i_31_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.170 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.179    fft/mult_out_20_i_19_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.296    fft/mult_out_20_i_18_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.535 r  fft/mult_out_20_i_17/O[2]
                         net (fo=2, routed)           0.499    10.033    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[10]
    SLICE_X15Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.562    10.045    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_5/C
                         clock pessimism              0.394    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)       -0.270    10.134    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_5
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.922ns (42.065%)  route 2.647ns (57.935%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     6.014 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/Q
                         net (fo=99, routed)          1.459     7.473    fft/w_address_gen/addr_reg/addr[0]
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  fft/w_address_gen/addr_reg/g5_b8/O
                         net (fo=1, routed)           0.000     7.597    fft/w_address_gen/addr_reg/g5_b8_n_0
    SLICE_X18Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     7.811 f  fft/w_address_gen/addr_reg/mult_out_20_i_48/O
                         net (fo=1, routed)           0.806     8.617    fft/w_address_gen_n_57
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.297     8.914 r  fft/mult_out_20_i_25/O
                         net (fo=1, routed)           0.000     8.914    fft/mult_out_20_i_25_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.427 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.427    fft/mult_out_20_i_17_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.683 r  fft/mult_out_20_i_16/O[2]
                         net (fo=2, routed)           0.382    10.066    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[14]
    SLICE_X15Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.562    10.045    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_1/C
                         clock pessimism              0.394    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)       -0.220    10.184    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.690ns (37.205%)  route 2.852ns (62.795%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.475     7.427    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.551 f  fft/w_address_gen/addr_reg/g7_b2/O
                         net (fo=1, routed)           0.000     7.551    fft/w_address_gen/addr_reg/g7_b2_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     7.765 f  fft/w_address_gen/addr_reg/mult_out_20_i_73/O
                         net (fo=1, routed)           0.728     8.493    fft/w_address_gen_n_34
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.297     8.790 r  fft/mult_out_20_i_31/O
                         net (fo=1, routed)           0.000     8.790    fft/mult_out_20_i_31_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.170 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.179    fft/mult_out_20_i_19_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.398 r  fft/mult_out_20_i_18/O[0]
                         net (fo=2, routed)           0.641    10.039    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[4]
    SLICE_X15Y25         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.560    10.043    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_11/C
                         clock pessimism              0.394    10.437    
                         clock uncertainty           -0.035    10.402    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)       -0.229    10.173    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp_11
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.898ns (42.149%)  route 2.605ns (57.851%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 10.046 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     6.014 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/Q
                         net (fo=99, routed)          1.459     7.473    fft/w_address_gen/addr_reg/addr[0]
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  fft/w_address_gen/addr_reg/g5_b8/O
                         net (fo=1, routed)           0.000     7.597    fft/w_address_gen/addr_reg/g5_b8_n_0
    SLICE_X18Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     7.811 f  fft/w_address_gen/addr_reg/mult_out_20_i_48/O
                         net (fo=1, routed)           0.806     8.617    fft/w_address_gen_n_57
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.297     8.914 r  fft/mult_out_20_i_25/O
                         net (fo=1, routed)           0.000     8.914    fft/mult_out_20_i_25_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.427 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.427    fft/mult_out_20_i_17_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.659 r  fft/mult_out_20_i_16/O[0]
                         net (fo=2, routed)           0.340    10.000    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[12]
    SLICE_X17Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563    10.046    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_3/C
                         clock pessimism              0.394    10.440    
                         clock uncertainty           -0.035    10.405    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)       -0.211    10.194    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_3
  -------------------------------------------------------------------
                         required time                         10.194    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.981ns (44.627%)  route 2.458ns (55.373%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 10.046 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     6.014 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/Q
                         net (fo=99, routed)          1.459     7.473    fft/w_address_gen/addr_reg/addr[0]
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  fft/w_address_gen/addr_reg/g5_b8/O
                         net (fo=1, routed)           0.000     7.597    fft/w_address_gen/addr_reg/g5_b8_n_0
    SLICE_X18Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     7.811 f  fft/w_address_gen/addr_reg/mult_out_20_i_48/O
                         net (fo=1, routed)           0.806     8.617    fft/w_address_gen_n_57
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.297     8.914 r  fft/mult_out_20_i_25/O
                         net (fo=1, routed)           0.000     8.914    fft/mult_out_20_i_25_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.427 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.427    fft/mult_out_20_i_17_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.742 r  fft/mult_out_20_i_16/O[3]
                         net (fo=2, routed)           0.193     9.935    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    SLICE_X15Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563    10.046    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp/C
                         clock pessimism              0.394    10.440    
                         clock uncertainty           -0.035    10.405    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)       -0.272    10.133    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[15]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 2.003ns (44.897%)  route 2.458ns (55.103%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 10.046 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     6.014 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/Q
                         net (fo=99, routed)          1.459     7.473    fft/w_address_gen/addr_reg/addr[0]
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  fft/w_address_gen/addr_reg/g5_b8/O
                         net (fo=1, routed)           0.000     7.597    fft/w_address_gen/addr_reg/g5_b8_n_0
    SLICE_X18Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     7.811 f  fft/w_address_gen/addr_reg/mult_out_20_i_48/O
                         net (fo=1, routed)           0.806     8.617    fft/w_address_gen_n_57
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.297     8.914 r  fft/mult_out_20_i_25/O
                         net (fo=1, routed)           0.000     8.914    fft/mult_out_20_i_25_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.427 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.427    fft/mult_out_20_i_17_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.764 r  fft/mult_out_20_i_16/O[1]
                         net (fo=2, routed)           0.193     9.958    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[13]
    SLICE_X15Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563    10.046    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_2/C
                         clock pessimism              0.394    10.440    
                         clock uncertainty           -0.035    10.405    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)       -0.240    10.165    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_2
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.981ns (44.627%)  route 2.458ns (55.373%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 10.046 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     6.014 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[0]/Q
                         net (fo=99, routed)          1.459     7.473    fft/w_address_gen/addr_reg/addr[0]
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  fft/w_address_gen/addr_reg/g5_b8/O
                         net (fo=1, routed)           0.000     7.597    fft/w_address_gen/addr_reg/g5_b8_n_0
    SLICE_X18Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     7.811 f  fft/w_address_gen/addr_reg/mult_out_20_i_48/O
                         net (fo=1, routed)           0.806     8.617    fft/w_address_gen_n_57
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.297     8.914 r  fft/mult_out_20_i_25/O
                         net (fo=1, routed)           0.000     8.914    fft/mult_out_20_i_25_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.427 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.427    fft/mult_out_20_i_17_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.742 r  fft/mult_out_20_i_16/O[3]
                         net (fo=2, routed)           0.193     9.935    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    SLICE_X15Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563    10.046    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp/C
                         clock pessimism              0.394    10.440    
                         clock uncertainty           -0.035    10.405    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)       -0.260    10.145    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.827ns (41.560%)  route 2.569ns (58.440%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.734     5.496    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.475     7.427    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.551 f  fft/w_address_gen/addr_reg/g7_b2/O
                         net (fo=1, routed)           0.000     7.551    fft/w_address_gen/addr_reg/g7_b2_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     7.765 f  fft/w_address_gen/addr_reg/mult_out_20_i_73/O
                         net (fo=1, routed)           0.728     8.493    fft/w_address_gen_n_34
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.297     8.790 r  fft/mult_out_20_i_31/O
                         net (fo=1, routed)           0.000     8.790    fft/mult_out_20_i_31_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.170 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.179    fft/mult_out_20_i_19_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.296    fft/mult_out_20_i_18_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.535 r  fft/mult_out_20_i_17/O[2]
                         net (fo=2, routed)           0.358     9.892    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[10]
    SLICE_X17Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.562    10.045    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_5/C
                         clock pessimism              0.394    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)       -0.258    10.146    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg[15]_i_2_psdsp_5
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 fft/in_fifo/ram_unit_i/mult_out_20_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.518ns (41.904%)  route 0.718ns (58.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 10.136 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.737     5.499    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  fft/in_fifo/ram_unit_i/mult_out_20_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     6.017 r  fft/in_fifo/ram_unit_i/mult_out_20_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.718     6.736    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20_i_4_psdsp_n_1_alias
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.653    10.136    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
                         clock pessimism              0.430    10.566    
                         clock uncertainty           -0.035    10.531    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.536     6.995    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.588     1.535    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[12]/Q
                         net (fo=2, routed)           0.236     1.912    fft/workt_ram_unit_r/i_DATA_B[12]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.900     2.095    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.594    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.890    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.940%)  route 0.247ns (60.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.590     1.537    CLK_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  i_DATA_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  i_DATA_I_reg[8]/Q
                         net (fo=1, routed)           0.247     1.947    fft/in_fifo/ram_unit_i/RAM_reg_0[8]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.883    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.590     1.537    CLK_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  i_DATA_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  i_DATA_I_reg[2]/Q
                         net (fo=1, routed)           0.247     1.948    fft/in_fifo/ram_unit_i/RAM_reg_0[2]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.883    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.260%)  route 0.246ns (65.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.536    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.128     1.664 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[13]/Q
                         net (fo=2, routed)           0.246     1.909    fft/workt_ram_unit_r/i_DATA_A[13]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.903     2.098    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.597    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.243     1.840    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.345%)  route 0.253ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.590     1.537    CLK_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  i_DATA_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  i_DATA_I_reg[10]/Q
                         net (fo=1, routed)           0.253     1.954    fft/in_fifo/ram_unit_i/RAM_reg_0[10]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.883    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.345%)  route 0.253ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.590     1.537    CLK_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  i_DATA_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  i_DATA_I_reg[14]/Q
                         net (fo=1, routed)           0.253     1.954    fft/in_fifo/ram_unit_i/RAM_reg_0[14]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.883    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.282%)  route 0.245ns (65.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.588     1.535    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[11]/Q
                         net (fo=2, routed)           0.245     1.908    fft/workt_ram_unit_r/i_DATA_B[11]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.900     2.095    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.594    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.243     1.837    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.784%)  route 0.251ns (66.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.586     1.533    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128     1.661 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[3]/Q
                         net (fo=2, routed)           0.251     1.912    fft/workt_ram_unit_r/i_DATA_B[3]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.900     2.095    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.594    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     1.837    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.305%)  route 0.249ns (62.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.581     1.528    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.148     1.676 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[1]/Q
                         net (fo=2, routed)           0.249     1.925    fft/out_fifo/ram_unit_i/RAM_reg_1[1]
    RAMB18_X0Y9          RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.893     2.088    fft/out_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.242     1.849    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.202%)  route 0.269ns (67.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.587     1.534    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.128     1.662 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[7]/Q
                         net (fo=2, routed)           0.269     1.931    fft/workt_ram_unit_r/i_DATA_A[7]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.903     2.098    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.597    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.242     1.839    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y10   fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y11   fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y13   fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_40/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y12   fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y11  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y11  fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y12  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y12  fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y9   fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y9   fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y29   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y29   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y29   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y29   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X2Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X2Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X2Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X2Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X2Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X2Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X2Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X2Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[7]_srl2/CLK



