|TOT
ready <= memory:inst2.ready
CLK => memory:inst2.clk
CLK => DataPath:inst3.CLK
CLK => DesignCPU:inst1.CLK
RESET => memory:inst2.reset
RESET => DesignCPU:inst1.RESET
RESET => DataPath:inst3.RESET
Rw <= DesignCPU:inst1.RW
cntrlsignal[0] <= DesignCPU:inst1.CntrlSignal[0]
cntrlsignal[1] <= DesignCPU:inst1.CntrlSignal[1]
cntrlsignal[2] <= DesignCPU:inst1.CntrlSignal[2]
cntrlsignal[3] <= DesignCPU:inst1.CntrlSignal[3]
cntrlsignal[4] <= DesignCPU:inst1.CntrlSignal[4]
cntrlsignal[5] <= DesignCPU:inst1.CntrlSignal[5]
cntrlsignal[6] <= DesignCPU:inst1.CntrlSignal[6]
cntrlsignal[7] <= DesignCPU:inst1.CntrlSignal[7]
cntrlsignal[8] <= DesignCPU:inst1.CntrlSignal[8]
cntrlsignal[9] <= DesignCPU:inst1.CntrlSignal[9]
cntrlsignal[10] <= DesignCPU:inst1.CntrlSignal[10]
cntrlsignal[11] <= DesignCPU:inst1.CntrlSignal[11]
cntrlsignal[12] <= DesignCPU:inst1.CntrlSignal[12]
cntrlsignal[13] <= DesignCPU:inst1.CntrlSignal[13]
cntrlsignal[14] <= DesignCPU:inst1.CntrlSignal[14]
cntrlsignal[15] <= DesignCPU:inst1.CntrlSignal[15]
cntrlsignal[16] <= DesignCPU:inst1.CntrlSignal[16]
cntrlsignal[17] <= DesignCPU:inst1.CntrlSignal[17]
cntrlsignal[18] <= DesignCPU:inst1.CntrlSignal[18]
cntrlsignal[19] <= DesignCPU:inst1.CntrlSignal[19]
cntrlsignal[20] <= DesignCPU:inst1.CntrlSignal[20]
cntrlsignal[21] <= DesignCPU:inst1.CntrlSignal[21]
cntrlsignal[22] <= DesignCPU:inst1.CntrlSignal[22]
cntrlsignal[23] <= DesignCPU:inst1.CntrlSignal[23]
cntrlsignal[24] <= DesignCPU:inst1.CntrlSignal[24]
cntrlsignal[25] <= DesignCPU:inst1.CntrlSignal[25]
cntrlsignal[26] <= DesignCPU:inst1.CntrlSignal[26]
cntrlsignal[27] <= DesignCPU:inst1.CntrlSignal[27]
cntrlsignal[28] <= DesignCPU:inst1.CntrlSignal[28]
cntrlsignal[29] <= DesignCPU:inst1.CntrlSignal[29]
cntrlsignal[30] <= DesignCPU:inst1.CntrlSignal[30]
GND[0] => DataPath:inst3.GND[0]
GND[1] => DataPath:inst3.GND[1]
GND[2] => DataPath:inst3.GND[2]
GND[3] => DataPath:inst3.GND[3]
GND[4] => DataPath:inst3.GND[4]
GND[5] => DataPath:inst3.GND[5]
GND[6] => DataPath:inst3.GND[6]
GND[7] => DataPath:inst3.GND[7]
GND[8] => DataPath:inst3.GND[8]
GND[9] => DataPath:inst3.GND[9]
GND[10] => DataPath:inst3.GND[10]
GND[11] => DataPath:inst3.GND[11]
GND[12] => DataPath:inst3.GND[12]
GND[13] => DataPath:inst3.GND[13]
GND[14] => DataPath:inst3.GND[14]
GND[15] => DataPath:inst3.GND[15]
GND[16] => DataPath:inst3.GND[16]
GND[17] => DataPath:inst3.GND[17]
GND[18] => DataPath:inst3.GND[18]
GND[19] => DataPath:inst3.GND[19]
Mout[0] <= memory:inst2.data_out[0]
Mout[1] <= memory:inst2.data_out[1]
Mout[2] <= memory:inst2.data_out[2]
Mout[3] <= memory:inst2.data_out[3]
Mout[4] <= memory:inst2.data_out[4]
Mout[5] <= memory:inst2.data_out[5]
Mout[6] <= memory:inst2.data_out[6]
Mout[7] <= memory:inst2.data_out[7]
Mout[8] <= memory:inst2.data_out[8]
Mout[9] <= memory:inst2.data_out[9]
Mout[10] <= memory:inst2.data_out[10]
Mout[11] <= memory:inst2.data_out[11]
Mout[12] <= memory:inst2.data_out[12]
Mout[13] <= memory:inst2.data_out[13]
Mout[14] <= memory:inst2.data_out[14]
Mout[15] <= memory:inst2.data_out[15]
Mout[16] <= memory:inst2.data_out[16]
Mout[17] <= memory:inst2.data_out[17]
Mout[18] <= memory:inst2.data_out[18]
Mout[19] <= memory:inst2.data_out[19]
Mout[20] <= memory:inst2.data_out[20]
Mout[21] <= memory:inst2.data_out[21]
Mout[22] <= memory:inst2.data_out[22]
Mout[23] <= memory:inst2.data_out[23]
Mout[24] <= memory:inst2.data_out[24]
Mout[25] <= memory:inst2.data_out[25]
Mout[26] <= memory:inst2.data_out[26]
Mout[27] <= memory:inst2.data_out[27]
Mout[28] <= memory:inst2.data_out[28]
Mout[29] <= memory:inst2.data_out[29]
Mout[30] <= memory:inst2.data_out[30]
Mout[31] <= memory:inst2.data_out[31]
OIR[0] <= DataPath:inst3.OIR[0]
OIR[1] <= DataPath:inst3.OIR[1]
OIR[2] <= DataPath:inst3.OIR[2]
OIR[3] <= DataPath:inst3.OIR[3]
OIR[4] <= DataPath:inst3.OIR[4]
OIR[5] <= DataPath:inst3.OIR[5]
OIR[6] <= DataPath:inst3.OIR[6]
OIR[7] <= DataPath:inst3.OIR[7]
start <= DesignCPU:inst1.memstart
Maddre[0] <= DataPath:inst3.MemAddr[0]
Maddre[1] <= DataPath:inst3.MemAddr[1]
Maddre[2] <= DataPath:inst3.MemAddr[2]
Maddre[3] <= DataPath:inst3.MemAddr[3]
Maddre[4] <= DataPath:inst3.MemAddr[4]
Maddre[5] <= DataPath:inst3.MemAddr[5]
Maddre[6] <= DataPath:inst3.MemAddr[6]
Maddre[7] <= DataPath:inst3.MemAddr[7]
Maddre[8] <= DataPath:inst3.MemAddr[8]
Maddre[9] <= DataPath:inst3.MemAddr[9]
Maddre[10] <= DataPath:inst3.MemAddr[10]
Maddre[11] <= DataPath:inst3.MemAddr[11]
Maddre[12] <= DataPath:inst3.MemAddr[12]
Maddre[13] <= DataPath:inst3.MemAddr[13]
Maddre[14] <= DataPath:inst3.MemAddr[14]
Maddre[15] <= DataPath:inst3.MemAddr[15]
Maddre[16] <= DataPath:inst3.MemAddr[16]
Maddre[17] <= DataPath:inst3.MemAddr[17]
Maddre[18] <= DataPath:inst3.MemAddr[18]
Maddre[19] <= DataPath:inst3.MemAddr[19]
Maddre[20] <= DataPath:inst3.MemAddr[20]
Maddre[21] <= DataPath:inst3.MemAddr[21]
Maddre[22] <= DataPath:inst3.MemAddr[22]
Maddre[23] <= DataPath:inst3.MemAddr[23]
Maddre[24] <= DataPath:inst3.MemAddr[24]
Maddre[25] <= DataPath:inst3.MemAddr[25]
Maddre[26] <= DataPath:inst3.MemAddr[26]
Maddre[27] <= DataPath:inst3.MemAddr[27]
Maddre[28] <= DataPath:inst3.MemAddr[28]
Maddre[29] <= DataPath:inst3.MemAddr[29]
Maddre[30] <= DataPath:inst3.MemAddr[30]
Maddre[31] <= DataPath:inst3.MemAddr[31]
TEST1[0] => memory:inst2.address_test1[0]
TEST1[1] => memory:inst2.address_test1[1]
TEST1[2] => memory:inst2.address_test1[2]
TEST1[3] => memory:inst2.address_test1[3]
TEST1[4] => memory:inst2.address_test1[4]
TEST1[5] => memory:inst2.address_test1[5]
TEST1[6] => memory:inst2.address_test1[6]
TEST1[7] => memory:inst2.address_test1[7]
TEST1[8] => memory:inst2.address_test1[8]
TEST1[9] => memory:inst2.address_test1[9]
TEST1[10] => memory:inst2.address_test1[10]
TEST1[11] => memory:inst2.address_test1[11]
TEST1[12] => memory:inst2.address_test1[12]
TEST1[13] => memory:inst2.address_test1[13]
TEST1[14] => memory:inst2.address_test1[14]
TEST1[15] => memory:inst2.address_test1[15]
TEST1[16] => memory:inst2.address_test1[16]
TEST1[17] => memory:inst2.address_test1[17]
TEST1[18] => memory:inst2.address_test1[18]
TEST1[19] => memory:inst2.address_test1[19]
TEST1[20] => memory:inst2.address_test1[20]
TEST1[21] => memory:inst2.address_test1[21]
TEST1[22] => memory:inst2.address_test1[22]
TEST1[23] => memory:inst2.address_test1[23]
TEST1[24] => memory:inst2.address_test1[24]
TEST1[25] => memory:inst2.address_test1[25]
TEST1[26] => memory:inst2.address_test1[26]
TEST1[27] => memory:inst2.address_test1[27]
TEST1[28] => memory:inst2.address_test1[28]
TEST1[29] => memory:inst2.address_test1[29]
TEST1[30] => memory:inst2.address_test1[30]
TEST1[31] => memory:inst2.address_test1[31]
TEST2[0] => memory:inst2.address_test2[0]
TEST2[1] => memory:inst2.address_test2[1]
TEST2[2] => memory:inst2.address_test2[2]
TEST2[3] => memory:inst2.address_test2[3]
TEST2[4] => memory:inst2.address_test2[4]
TEST2[5] => memory:inst2.address_test2[5]
TEST2[6] => memory:inst2.address_test2[6]
TEST2[7] => memory:inst2.address_test2[7]
TEST2[8] => memory:inst2.address_test2[8]
TEST2[9] => memory:inst2.address_test2[9]
TEST2[10] => memory:inst2.address_test2[10]
TEST2[11] => memory:inst2.address_test2[11]
TEST2[12] => memory:inst2.address_test2[12]
TEST2[13] => memory:inst2.address_test2[13]
TEST2[14] => memory:inst2.address_test2[14]
TEST2[15] => memory:inst2.address_test2[15]
TEST2[16] => memory:inst2.address_test2[16]
TEST2[17] => memory:inst2.address_test2[17]
TEST2[18] => memory:inst2.address_test2[18]
TEST2[19] => memory:inst2.address_test2[19]
TEST2[20] => memory:inst2.address_test2[20]
TEST2[21] => memory:inst2.address_test2[21]
TEST2[22] => memory:inst2.address_test2[22]
TEST2[23] => memory:inst2.address_test2[23]
TEST2[24] => memory:inst2.address_test2[24]
TEST2[25] => memory:inst2.address_test2[25]
TEST2[26] => memory:inst2.address_test2[26]
TEST2[27] => memory:inst2.address_test2[27]
TEST2[28] => memory:inst2.address_test2[28]
TEST2[29] => memory:inst2.address_test2[29]
TEST2[30] => memory:inst2.address_test2[30]
TEST2[31] => memory:inst2.address_test2[31]
Minp[0] <= DataPath:inst3.MemINP[0]
Minp[1] <= DataPath:inst3.MemINP[1]
Minp[2] <= DataPath:inst3.MemINP[2]
Minp[3] <= DataPath:inst3.MemINP[3]
Minp[4] <= DataPath:inst3.MemINP[4]
Minp[5] <= DataPath:inst3.MemINP[5]
Minp[6] <= DataPath:inst3.MemINP[6]
Minp[7] <= DataPath:inst3.MemINP[7]
Minp[8] <= DataPath:inst3.MemINP[8]
Minp[9] <= DataPath:inst3.MemINP[9]
Minp[10] <= DataPath:inst3.MemINP[10]
Minp[11] <= DataPath:inst3.MemINP[11]
Minp[12] <= DataPath:inst3.MemINP[12]
Minp[13] <= DataPath:inst3.MemINP[13]
Minp[14] <= DataPath:inst3.MemINP[14]
Minp[15] <= DataPath:inst3.MemINP[15]
Minp[16] <= DataPath:inst3.MemINP[16]
Minp[17] <= DataPath:inst3.MemINP[17]
Minp[18] <= DataPath:inst3.MemINP[18]
Minp[19] <= DataPath:inst3.MemINP[19]
Minp[20] <= DataPath:inst3.MemINP[20]
Minp[21] <= DataPath:inst3.MemINP[21]
Minp[22] <= DataPath:inst3.MemINP[22]
Minp[23] <= DataPath:inst3.MemINP[23]
Minp[24] <= DataPath:inst3.MemINP[24]
Minp[25] <= DataPath:inst3.MemINP[25]
Minp[26] <= DataPath:inst3.MemINP[26]
Minp[27] <= DataPath:inst3.MemINP[27]
Minp[28] <= DataPath:inst3.MemINP[28]
Minp[29] <= DataPath:inst3.MemINP[29]
Minp[30] <= DataPath:inst3.MemINP[30]
Minp[31] <= DataPath:inst3.MemINP[31]
DATATEST1[0] <= memory:inst2.data_test1[0]
DATATEST1[1] <= memory:inst2.data_test1[1]
DATATEST1[2] <= memory:inst2.data_test1[2]
DATATEST1[3] <= memory:inst2.data_test1[3]
DATATEST1[4] <= memory:inst2.data_test1[4]
DATATEST1[5] <= memory:inst2.data_test1[5]
DATATEST1[6] <= memory:inst2.data_test1[6]
DATATEST1[7] <= memory:inst2.data_test1[7]
DATATEST1[8] <= memory:inst2.data_test1[8]
DATATEST1[9] <= memory:inst2.data_test1[9]
DATATEST1[10] <= memory:inst2.data_test1[10]
DATATEST1[11] <= memory:inst2.data_test1[11]
DATATEST1[12] <= memory:inst2.data_test1[12]
DATATEST1[13] <= memory:inst2.data_test1[13]
DATATEST1[14] <= memory:inst2.data_test1[14]
DATATEST1[15] <= memory:inst2.data_test1[15]
DATATEST1[16] <= memory:inst2.data_test1[16]
DATATEST1[17] <= memory:inst2.data_test1[17]
DATATEST1[18] <= memory:inst2.data_test1[18]
DATATEST1[19] <= memory:inst2.data_test1[19]
DATATEST1[20] <= memory:inst2.data_test1[20]
DATATEST1[21] <= memory:inst2.data_test1[21]
DATATEST1[22] <= memory:inst2.data_test1[22]
DATATEST1[23] <= memory:inst2.data_test1[23]
DATATEST1[24] <= memory:inst2.data_test1[24]
DATATEST1[25] <= memory:inst2.data_test1[25]
DATATEST1[26] <= memory:inst2.data_test1[26]
DATATEST1[27] <= memory:inst2.data_test1[27]
DATATEST1[28] <= memory:inst2.data_test1[28]
DATATEST1[29] <= memory:inst2.data_test1[29]
DATATEST1[30] <= memory:inst2.data_test1[30]
DATATEST1[31] <= memory:inst2.data_test1[31]
DATATEST2[0] <= memory:inst2.data_test2[0]
DATATEST2[1] <= memory:inst2.data_test2[1]
DATATEST2[2] <= memory:inst2.data_test2[2]
DATATEST2[3] <= memory:inst2.data_test2[3]
DATATEST2[4] <= memory:inst2.data_test2[4]
DATATEST2[5] <= memory:inst2.data_test2[5]
DATATEST2[6] <= memory:inst2.data_test2[6]
DATATEST2[7] <= memory:inst2.data_test2[7]
DATATEST2[8] <= memory:inst2.data_test2[8]
DATATEST2[9] <= memory:inst2.data_test2[9]
DATATEST2[10] <= memory:inst2.data_test2[10]
DATATEST2[11] <= memory:inst2.data_test2[11]
DATATEST2[12] <= memory:inst2.data_test2[12]
DATATEST2[13] <= memory:inst2.data_test2[13]
DATATEST2[14] <= memory:inst2.data_test2[14]
DATATEST2[15] <= memory:inst2.data_test2[15]
DATATEST2[16] <= memory:inst2.data_test2[16]
DATATEST2[17] <= memory:inst2.data_test2[17]
DATATEST2[18] <= memory:inst2.data_test2[18]
DATATEST2[19] <= memory:inst2.data_test2[19]
DATATEST2[20] <= memory:inst2.data_test2[20]
DATATEST2[21] <= memory:inst2.data_test2[21]
DATATEST2[22] <= memory:inst2.data_test2[22]
DATATEST2[23] <= memory:inst2.data_test2[23]
DATATEST2[24] <= memory:inst2.data_test2[24]
DATATEST2[25] <= memory:inst2.data_test2[25]
DATATEST2[26] <= memory:inst2.data_test2[26]
DATATEST2[27] <= memory:inst2.data_test2[27]
DATATEST2[28] <= memory:inst2.data_test2[28]
DATATEST2[29] <= memory:inst2.data_test2[29]
DATATEST2[30] <= memory:inst2.data_test2[30]
DATATEST2[31] <= memory:inst2.data_test2[31]
LVOUT[0] <= DataPath:inst3.LVOUT[0]
LVOUT[1] <= DataPath:inst3.LVOUT[1]
LVOUT[2] <= DataPath:inst3.LVOUT[2]
LVOUT[3] <= DataPath:inst3.LVOUT[3]
LVOUT[4] <= DataPath:inst3.LVOUT[4]
LVOUT[5] <= DataPath:inst3.LVOUT[5]
LVOUT[6] <= DataPath:inst3.LVOUT[6]
LVOUT[7] <= DataPath:inst3.LVOUT[7]
LVOUT[8] <= DataPath:inst3.LVOUT[8]
LVOUT[9] <= DataPath:inst3.LVOUT[9]
LVOUT[10] <= DataPath:inst3.LVOUT[10]
LVOUT[11] <= DataPath:inst3.LVOUT[11]
LVOUT[12] <= DataPath:inst3.LVOUT[12]
LVOUT[13] <= DataPath:inst3.LVOUT[13]
LVOUT[14] <= DataPath:inst3.LVOUT[14]
LVOUT[15] <= DataPath:inst3.LVOUT[15]
LVOUT[16] <= DataPath:inst3.LVOUT[16]
LVOUT[17] <= DataPath:inst3.LVOUT[17]
LVOUT[18] <= DataPath:inst3.LVOUT[18]
LVOUT[19] <= DataPath:inst3.LVOUT[19]
LVOUT[20] <= DataPath:inst3.LVOUT[20]
LVOUT[21] <= DataPath:inst3.LVOUT[21]
LVOUT[22] <= DataPath:inst3.LVOUT[22]
LVOUT[23] <= DataPath:inst3.LVOUT[23]
LVOUT[24] <= DataPath:inst3.LVOUT[24]
LVOUT[25] <= DataPath:inst3.LVOUT[25]
LVOUT[26] <= DataPath:inst3.LVOUT[26]
LVOUT[27] <= DataPath:inst3.LVOUT[27]
LVOUT[28] <= DataPath:inst3.LVOUT[28]
LVOUT[29] <= DataPath:inst3.LVOUT[29]
LVOUT[30] <= DataPath:inst3.LVOUT[30]
LVOUT[31] <= DataPath:inst3.LVOUT[31]
mapAddr[0] <= DesignCPU:inst1.muxAddr[0]
mapAddr[1] <= DesignCPU:inst1.muxAddr[1]
mapAddr[2] <= DesignCPU:inst1.muxAddr[2]
mapAddr[3] <= DesignCPU:inst1.muxAddr[3]
mapAddr[4] <= DesignCPU:inst1.muxAddr[4]
mapAddr[5] <= DesignCPU:inst1.muxAddr[5]
mapAddr[6] <= DesignCPU:inst1.muxAddr[6]
PCOUT[0] <= DataPath:inst3.PCOUT[0]
PCOUT[1] <= DataPath:inst3.PCOUT[1]
PCOUT[2] <= DataPath:inst3.PCOUT[2]
PCOUT[3] <= DataPath:inst3.PCOUT[3]
PCOUT[4] <= DataPath:inst3.PCOUT[4]
PCOUT[5] <= DataPath:inst3.PCOUT[5]
PCOUT[6] <= DataPath:inst3.PCOUT[6]
PCOUT[7] <= DataPath:inst3.PCOUT[7]
PCOUT[8] <= DataPath:inst3.PCOUT[8]
PCOUT[9] <= DataPath:inst3.PCOUT[9]
PCOUT[10] <= DataPath:inst3.PCOUT[10]
PCOUT[11] <= DataPath:inst3.PCOUT[11]
PCOUT[12] <= DataPath:inst3.PCOUT[12]
PCOUT[13] <= DataPath:inst3.PCOUT[13]
PCOUT[14] <= DataPath:inst3.PCOUT[14]
PCOUT[15] <= DataPath:inst3.PCOUT[15]
PCOUT[16] <= DataPath:inst3.PCOUT[16]
PCOUT[17] <= DataPath:inst3.PCOUT[17]
PCOUT[18] <= DataPath:inst3.PCOUT[18]
PCOUT[19] <= DataPath:inst3.PCOUT[19]
PCOUT[20] <= DataPath:inst3.PCOUT[20]
PCOUT[21] <= DataPath:inst3.PCOUT[21]
PCOUT[22] <= DataPath:inst3.PCOUT[22]
PCOUT[23] <= DataPath:inst3.PCOUT[23]
PCOUT[24] <= DataPath:inst3.PCOUT[24]
PCOUT[25] <= DataPath:inst3.PCOUT[25]
PCOUT[26] <= DataPath:inst3.PCOUT[26]
PCOUT[27] <= DataPath:inst3.PCOUT[27]
PCOUT[28] <= DataPath:inst3.PCOUT[28]
PCOUT[29] <= DataPath:inst3.PCOUT[29]
PCOUT[30] <= DataPath:inst3.PCOUT[30]
PCOUT[31] <= DataPath:inst3.PCOUT[31]
romAddr[0] <= DesignCPU:inst1.romAddr[0]
romAddr[1] <= DesignCPU:inst1.romAddr[1]
romAddr[2] <= DesignCPU:inst1.romAddr[2]
romAddr[3] <= DesignCPU:inst1.romAddr[3]
romAddr[4] <= DesignCPU:inst1.romAddr[4]
romAddr[5] <= DesignCPU:inst1.romAddr[5]
romAddr[6] <= DesignCPU:inst1.romAddr[6]
SPOUT[0] <= DataPath:inst3.SPOUT[0]
SPOUT[1] <= DataPath:inst3.SPOUT[1]
SPOUT[2] <= DataPath:inst3.SPOUT[2]
SPOUT[3] <= DataPath:inst3.SPOUT[3]
SPOUT[4] <= DataPath:inst3.SPOUT[4]
SPOUT[5] <= DataPath:inst3.SPOUT[5]
SPOUT[6] <= DataPath:inst3.SPOUT[6]
SPOUT[7] <= DataPath:inst3.SPOUT[7]
SPOUT[8] <= DataPath:inst3.SPOUT[8]
SPOUT[9] <= DataPath:inst3.SPOUT[9]
SPOUT[10] <= DataPath:inst3.SPOUT[10]
SPOUT[11] <= DataPath:inst3.SPOUT[11]
SPOUT[12] <= DataPath:inst3.SPOUT[12]
SPOUT[13] <= DataPath:inst3.SPOUT[13]
SPOUT[14] <= DataPath:inst3.SPOUT[14]
SPOUT[15] <= DataPath:inst3.SPOUT[15]
SPOUT[16] <= DataPath:inst3.SPOUT[16]
SPOUT[17] <= DataPath:inst3.SPOUT[17]
SPOUT[18] <= DataPath:inst3.SPOUT[18]
SPOUT[19] <= DataPath:inst3.SPOUT[19]
SPOUT[20] <= DataPath:inst3.SPOUT[20]
SPOUT[21] <= DataPath:inst3.SPOUT[21]
SPOUT[22] <= DataPath:inst3.SPOUT[22]
SPOUT[23] <= DataPath:inst3.SPOUT[23]
SPOUT[24] <= DataPath:inst3.SPOUT[24]
SPOUT[25] <= DataPath:inst3.SPOUT[25]
SPOUT[26] <= DataPath:inst3.SPOUT[26]
SPOUT[27] <= DataPath:inst3.SPOUT[27]
SPOUT[28] <= DataPath:inst3.SPOUT[28]
SPOUT[29] <= DataPath:inst3.SPOUT[29]
SPOUT[30] <= DataPath:inst3.SPOUT[30]
SPOUT[31] <= DataPath:inst3.SPOUT[31]
XOP[0] <= DataPath:inst3.XOP[0]
XOP[1] <= DataPath:inst3.XOP[1]
XOP[2] <= DataPath:inst3.XOP[2]
XOP[3] <= DataPath:inst3.XOP[3]
XOP[4] <= DataPath:inst3.XOP[4]
XOP[5] <= DataPath:inst3.XOP[5]
XOP[6] <= DataPath:inst3.XOP[6]
XOP[7] <= DataPath:inst3.XOP[7]
XOP[8] <= DataPath:inst3.XOP[8]
XOP[9] <= DataPath:inst3.XOP[9]
XOP[10] <= DataPath:inst3.XOP[10]
XOP[11] <= DataPath:inst3.XOP[11]
XOP[12] <= DataPath:inst3.XOP[12]
XOP[13] <= DataPath:inst3.XOP[13]
XOP[14] <= DataPath:inst3.XOP[14]
XOP[15] <= DataPath:inst3.XOP[15]
XOP[16] <= DataPath:inst3.XOP[16]
XOP[17] <= DataPath:inst3.XOP[17]
XOP[18] <= DataPath:inst3.XOP[18]
XOP[19] <= DataPath:inst3.XOP[19]
XOP[20] <= DataPath:inst3.XOP[20]
XOP[21] <= DataPath:inst3.XOP[21]
XOP[22] <= DataPath:inst3.XOP[22]
XOP[23] <= DataPath:inst3.XOP[23]
XOP[24] <= DataPath:inst3.XOP[24]
XOP[25] <= DataPath:inst3.XOP[25]
XOP[26] <= DataPath:inst3.XOP[26]
XOP[27] <= DataPath:inst3.XOP[27]
XOP[28] <= DataPath:inst3.XOP[28]
XOP[29] <= DataPath:inst3.XOP[29]
XOP[30] <= DataPath:inst3.XOP[30]
XOP[31] <= DataPath:inst3.XOP[31]


|TOT|memory:inst2
clk => array[0][0].CLK
clk => array[0][1].CLK
clk => array[0][2].CLK
clk => array[0][3].CLK
clk => array[0][4].CLK
clk => array[0][5].CLK
clk => array[0][6].CLK
clk => array[0][7].CLK
clk => array[1][0].CLK
clk => array[1][1].CLK
clk => array[1][2].CLK
clk => array[1][3].CLK
clk => array[1][4].CLK
clk => array[1][5].CLK
clk => array[1][6].CLK
clk => array[1][7].CLK
clk => array[2][0].CLK
clk => array[2][1].CLK
clk => array[2][2].CLK
clk => array[2][3].CLK
clk => array[2][4].CLK
clk => array[2][5].CLK
clk => array[2][6].CLK
clk => array[2][7].CLK
clk => array[3][0].CLK
clk => array[3][1].CLK
clk => array[3][2].CLK
clk => array[3][3].CLK
clk => array[3][4].CLK
clk => array[3][5].CLK
clk => array[3][6].CLK
clk => array[3][7].CLK
clk => array[4][0].CLK
clk => array[4][1].CLK
clk => array[4][2].CLK
clk => array[4][3].CLK
clk => array[4][4].CLK
clk => array[4][5].CLK
clk => array[4][6].CLK
clk => array[4][7].CLK
clk => array[5][0].CLK
clk => array[5][1].CLK
clk => array[5][2].CLK
clk => array[5][3].CLK
clk => array[5][4].CLK
clk => array[5][5].CLK
clk => array[5][6].CLK
clk => array[5][7].CLK
clk => array[6][0].CLK
clk => array[6][1].CLK
clk => array[6][2].CLK
clk => array[6][3].CLK
clk => array[6][4].CLK
clk => array[6][5].CLK
clk => array[6][6].CLK
clk => array[6][7].CLK
clk => array[7][0].CLK
clk => array[7][1].CLK
clk => array[7][2].CLK
clk => array[7][3].CLK
clk => array[7][4].CLK
clk => array[7][5].CLK
clk => array[7][6].CLK
clk => array[7][7].CLK
clk => array[8][0].CLK
clk => array[8][1].CLK
clk => array[8][2].CLK
clk => array[8][3].CLK
clk => array[8][4].CLK
clk => array[8][5].CLK
clk => array[8][6].CLK
clk => array[8][7].CLK
clk => array[9][0].CLK
clk => array[9][1].CLK
clk => array[9][2].CLK
clk => array[9][3].CLK
clk => array[9][4].CLK
clk => array[9][5].CLK
clk => array[9][6].CLK
clk => array[9][7].CLK
clk => array[10][0].CLK
clk => array[10][1].CLK
clk => array[10][2].CLK
clk => array[10][3].CLK
clk => array[10][4].CLK
clk => array[10][5].CLK
clk => array[10][6].CLK
clk => array[10][7].CLK
clk => array[11][0].CLK
clk => array[11][1].CLK
clk => array[11][2].CLK
clk => array[11][3].CLK
clk => array[11][4].CLK
clk => array[11][5].CLK
clk => array[11][6].CLK
clk => array[11][7].CLK
clk => array[12][0].CLK
clk => array[12][1].CLK
clk => array[12][2].CLK
clk => array[12][3].CLK
clk => array[12][4].CLK
clk => array[12][5].CLK
clk => array[12][6].CLK
clk => array[12][7].CLK
clk => array[13][0].CLK
clk => array[13][1].CLK
clk => array[13][2].CLK
clk => array[13][3].CLK
clk => array[13][4].CLK
clk => array[13][5].CLK
clk => array[13][6].CLK
clk => array[13][7].CLK
clk => array[14][0].CLK
clk => array[14][1].CLK
clk => array[14][2].CLK
clk => array[14][3].CLK
clk => array[14][4].CLK
clk => array[14][5].CLK
clk => array[14][6].CLK
clk => array[14][7].CLK
clk => array[15][0].CLK
clk => array[15][1].CLK
clk => array[15][2].CLK
clk => array[15][3].CLK
clk => array[15][4].CLK
clk => array[15][5].CLK
clk => array[15][6].CLK
clk => array[15][7].CLK
clk => array[16][0].CLK
clk => array[16][1].CLK
clk => array[16][2].CLK
clk => array[16][3].CLK
clk => array[16][4].CLK
clk => array[16][5].CLK
clk => array[16][6].CLK
clk => array[16][7].CLK
clk => array[17][0].CLK
clk => array[17][1].CLK
clk => array[17][2].CLK
clk => array[17][3].CLK
clk => array[17][4].CLK
clk => array[17][5].CLK
clk => array[17][6].CLK
clk => array[17][7].CLK
clk => array[18][0].CLK
clk => array[18][1].CLK
clk => array[18][2].CLK
clk => array[18][3].CLK
clk => array[18][4].CLK
clk => array[18][5].CLK
clk => array[18][6].CLK
clk => array[18][7].CLK
clk => array[19][0].CLK
clk => array[19][1].CLK
clk => array[19][2].CLK
clk => array[19][3].CLK
clk => array[19][4].CLK
clk => array[19][5].CLK
clk => array[19][6].CLK
clk => array[19][7].CLK
clk => array[20][0].CLK
clk => array[20][1].CLK
clk => array[20][2].CLK
clk => array[20][3].CLK
clk => array[20][4].CLK
clk => array[20][5].CLK
clk => array[20][6].CLK
clk => array[20][7].CLK
clk => array[21][0].CLK
clk => array[21][1].CLK
clk => array[21][2].CLK
clk => array[21][3].CLK
clk => array[21][4].CLK
clk => array[21][5].CLK
clk => array[21][6].CLK
clk => array[21][7].CLK
clk => array[22][0].CLK
clk => array[22][1].CLK
clk => array[22][2].CLK
clk => array[22][3].CLK
clk => array[22][4].CLK
clk => array[22][5].CLK
clk => array[22][6].CLK
clk => array[22][7].CLK
clk => array[23][0].CLK
clk => array[23][1].CLK
clk => array[23][2].CLK
clk => array[23][3].CLK
clk => array[23][4].CLK
clk => array[23][5].CLK
clk => array[23][6].CLK
clk => array[23][7].CLK
clk => array[24][0].CLK
clk => array[24][1].CLK
clk => array[24][2].CLK
clk => array[24][3].CLK
clk => array[24][4].CLK
clk => array[24][5].CLK
clk => array[24][6].CLK
clk => array[24][7].CLK
clk => array[25][0].CLK
clk => array[25][1].CLK
clk => array[25][2].CLK
clk => array[25][3].CLK
clk => array[25][4].CLK
clk => array[25][5].CLK
clk => array[25][6].CLK
clk => array[25][7].CLK
clk => array[26][0].CLK
clk => array[26][1].CLK
clk => array[26][2].CLK
clk => array[26][3].CLK
clk => array[26][4].CLK
clk => array[26][5].CLK
clk => array[26][6].CLK
clk => array[26][7].CLK
clk => array[27][0].CLK
clk => array[27][1].CLK
clk => array[27][2].CLK
clk => array[27][3].CLK
clk => array[27][4].CLK
clk => array[27][5].CLK
clk => array[27][6].CLK
clk => array[27][7].CLK
clk => array[28][0].CLK
clk => array[28][1].CLK
clk => array[28][2].CLK
clk => array[28][3].CLK
clk => array[28][4].CLK
clk => array[28][5].CLK
clk => array[28][6].CLK
clk => array[28][7].CLK
clk => array[29][0].CLK
clk => array[29][1].CLK
clk => array[29][2].CLK
clk => array[29][3].CLK
clk => array[29][4].CLK
clk => array[29][5].CLK
clk => array[29][6].CLK
clk => array[29][7].CLK
clk => array[30][0].CLK
clk => array[30][1].CLK
clk => array[30][2].CLK
clk => array[30][3].CLK
clk => array[30][4].CLK
clk => array[30][5].CLK
clk => array[30][6].CLK
clk => array[30][7].CLK
clk => array[31][0].CLK
clk => array[31][1].CLK
clk => array[31][2].CLK
clk => array[31][3].CLK
clk => array[31][4].CLK
clk => array[31][5].CLK
clk => array[31][6].CLK
clk => array[31][7].CLK
clk => array[32][0].CLK
clk => array[32][1].CLK
clk => array[32][2].CLK
clk => array[32][3].CLK
clk => array[32][4].CLK
clk => array[32][5].CLK
clk => array[32][6].CLK
clk => array[32][7].CLK
clk => array[33][0].CLK
clk => array[33][1].CLK
clk => array[33][2].CLK
clk => array[33][3].CLK
clk => array[33][4].CLK
clk => array[33][5].CLK
clk => array[33][6].CLK
clk => array[33][7].CLK
clk => array[34][0].CLK
clk => array[34][1].CLK
clk => array[34][2].CLK
clk => array[34][3].CLK
clk => array[34][4].CLK
clk => array[34][5].CLK
clk => array[34][6].CLK
clk => array[34][7].CLK
clk => array[35][0].CLK
clk => array[35][1].CLK
clk => array[35][2].CLK
clk => array[35][3].CLK
clk => array[35][4].CLK
clk => array[35][5].CLK
clk => array[35][6].CLK
clk => array[35][7].CLK
clk => array[36][0].CLK
clk => array[36][1].CLK
clk => array[36][2].CLK
clk => array[36][3].CLK
clk => array[36][4].CLK
clk => array[36][5].CLK
clk => array[36][6].CLK
clk => array[36][7].CLK
clk => array[37][0].CLK
clk => array[37][1].CLK
clk => array[37][2].CLK
clk => array[37][3].CLK
clk => array[37][4].CLK
clk => array[37][5].CLK
clk => array[37][6].CLK
clk => array[37][7].CLK
clk => array[38][0].CLK
clk => array[38][1].CLK
clk => array[38][2].CLK
clk => array[38][3].CLK
clk => array[38][4].CLK
clk => array[38][5].CLK
clk => array[38][6].CLK
clk => array[38][7].CLK
clk => array[39][0].CLK
clk => array[39][1].CLK
clk => array[39][2].CLK
clk => array[39][3].CLK
clk => array[39][4].CLK
clk => array[39][5].CLK
clk => array[39][6].CLK
clk => array[39][7].CLK
clk => array[40][0].CLK
clk => array[40][1].CLK
clk => array[40][2].CLK
clk => array[40][3].CLK
clk => array[40][4].CLK
clk => array[40][5].CLK
clk => array[40][6].CLK
clk => array[40][7].CLK
clk => array[41][0].CLK
clk => array[41][1].CLK
clk => array[41][2].CLK
clk => array[41][3].CLK
clk => array[41][4].CLK
clk => array[41][5].CLK
clk => array[41][6].CLK
clk => array[41][7].CLK
clk => array[42][0].CLK
clk => array[42][1].CLK
clk => array[42][2].CLK
clk => array[42][3].CLK
clk => array[42][4].CLK
clk => array[42][5].CLK
clk => array[42][6].CLK
clk => array[42][7].CLK
clk => array[43][0].CLK
clk => array[43][1].CLK
clk => array[43][2].CLK
clk => array[43][3].CLK
clk => array[43][4].CLK
clk => array[43][5].CLK
clk => array[43][6].CLK
clk => array[43][7].CLK
clk => array[44][0].CLK
clk => array[44][1].CLK
clk => array[44][2].CLK
clk => array[44][3].CLK
clk => array[44][4].CLK
clk => array[44][5].CLK
clk => array[44][6].CLK
clk => array[44][7].CLK
clk => array[45][0].CLK
clk => array[45][1].CLK
clk => array[45][2].CLK
clk => array[45][3].CLK
clk => array[45][4].CLK
clk => array[45][5].CLK
clk => array[45][6].CLK
clk => array[45][7].CLK
clk => array[46][0].CLK
clk => array[46][1].CLK
clk => array[46][2].CLK
clk => array[46][3].CLK
clk => array[46][4].CLK
clk => array[46][5].CLK
clk => array[46][6].CLK
clk => array[46][7].CLK
clk => array[47][0].CLK
clk => array[47][1].CLK
clk => array[47][2].CLK
clk => array[47][3].CLK
clk => array[47][4].CLK
clk => array[47][5].CLK
clk => array[47][6].CLK
clk => array[47][7].CLK
clk => array[48][0].CLK
clk => array[48][1].CLK
clk => array[48][2].CLK
clk => array[48][3].CLK
clk => array[48][4].CLK
clk => array[48][5].CLK
clk => array[48][6].CLK
clk => array[48][7].CLK
clk => array[49][0].CLK
clk => array[49][1].CLK
clk => array[49][2].CLK
clk => array[49][3].CLK
clk => array[49][4].CLK
clk => array[49][5].CLK
clk => array[49][6].CLK
clk => array[49][7].CLK
clk => array[50][0].CLK
clk => array[50][1].CLK
clk => array[50][2].CLK
clk => array[50][3].CLK
clk => array[50][4].CLK
clk => array[50][5].CLK
clk => array[50][6].CLK
clk => array[50][7].CLK
clk => array[51][0].CLK
clk => array[51][1].CLK
clk => array[51][2].CLK
clk => array[51][3].CLK
clk => array[51][4].CLK
clk => array[51][5].CLK
clk => array[51][6].CLK
clk => array[51][7].CLK
clk => array[52][0].CLK
clk => array[52][1].CLK
clk => array[52][2].CLK
clk => array[52][3].CLK
clk => array[52][4].CLK
clk => array[52][5].CLK
clk => array[52][6].CLK
clk => array[52][7].CLK
clk => array[53][0].CLK
clk => array[53][1].CLK
clk => array[53][2].CLK
clk => array[53][3].CLK
clk => array[53][4].CLK
clk => array[53][5].CLK
clk => array[53][6].CLK
clk => array[53][7].CLK
clk => array[54][0].CLK
clk => array[54][1].CLK
clk => array[54][2].CLK
clk => array[54][3].CLK
clk => array[54][4].CLK
clk => array[54][5].CLK
clk => array[54][6].CLK
clk => array[54][7].CLK
clk => array[55][0].CLK
clk => array[55][1].CLK
clk => array[55][2].CLK
clk => array[55][3].CLK
clk => array[55][4].CLK
clk => array[55][5].CLK
clk => array[55][6].CLK
clk => array[55][7].CLK
clk => array[56][0].CLK
clk => array[56][1].CLK
clk => array[56][2].CLK
clk => array[56][3].CLK
clk => array[56][4].CLK
clk => array[56][5].CLK
clk => array[56][6].CLK
clk => array[56][7].CLK
clk => array[57][0].CLK
clk => array[57][1].CLK
clk => array[57][2].CLK
clk => array[57][3].CLK
clk => array[57][4].CLK
clk => array[57][5].CLK
clk => array[57][6].CLK
clk => array[57][7].CLK
clk => array[58][0].CLK
clk => array[58][1].CLK
clk => array[58][2].CLK
clk => array[58][3].CLK
clk => array[58][4].CLK
clk => array[58][5].CLK
clk => array[58][6].CLK
clk => array[58][7].CLK
clk => array[59][0].CLK
clk => array[59][1].CLK
clk => array[59][2].CLK
clk => array[59][3].CLK
clk => array[59][4].CLK
clk => array[59][5].CLK
clk => array[59][6].CLK
clk => array[59][7].CLK
clk => array[60][0].CLK
clk => array[60][1].CLK
clk => array[60][2].CLK
clk => array[60][3].CLK
clk => array[60][4].CLK
clk => array[60][5].CLK
clk => array[60][6].CLK
clk => array[60][7].CLK
clk => array[61][0].CLK
clk => array[61][1].CLK
clk => array[61][2].CLK
clk => array[61][3].CLK
clk => array[61][4].CLK
clk => array[61][5].CLK
clk => array[61][6].CLK
clk => array[61][7].CLK
clk => array[62][0].CLK
clk => array[62][1].CLK
clk => array[62][2].CLK
clk => array[62][3].CLK
clk => array[62][4].CLK
clk => array[62][5].CLK
clk => array[62][6].CLK
clk => array[62][7].CLK
clk => array[63][0].CLK
clk => array[63][1].CLK
clk => array[63][2].CLK
clk => array[63][3].CLK
clk => array[63][4].CLK
clk => array[63][5].CLK
clk => array[63][6].CLK
clk => array[63][7].CLK
clk => array[64][0].CLK
clk => array[64][1].CLK
clk => array[64][2].CLK
clk => array[64][3].CLK
clk => array[64][4].CLK
clk => array[64][5].CLK
clk => array[64][6].CLK
clk => array[64][7].CLK
clk => array[65][0].CLK
clk => array[65][1].CLK
clk => array[65][2].CLK
clk => array[65][3].CLK
clk => array[65][4].CLK
clk => array[65][5].CLK
clk => array[65][6].CLK
clk => array[65][7].CLK
clk => array[66][0].CLK
clk => array[66][1].CLK
clk => array[66][2].CLK
clk => array[66][3].CLK
clk => array[66][4].CLK
clk => array[66][5].CLK
clk => array[66][6].CLK
clk => array[66][7].CLK
clk => array[67][0].CLK
clk => array[67][1].CLK
clk => array[67][2].CLK
clk => array[67][3].CLK
clk => array[67][4].CLK
clk => array[67][5].CLK
clk => array[67][6].CLK
clk => array[67][7].CLK
clk => array[68][0].CLK
clk => array[68][1].CLK
clk => array[68][2].CLK
clk => array[68][3].CLK
clk => array[68][4].CLK
clk => array[68][5].CLK
clk => array[68][6].CLK
clk => array[68][7].CLK
clk => array[69][0].CLK
clk => array[69][1].CLK
clk => array[69][2].CLK
clk => array[69][3].CLK
clk => array[69][4].CLK
clk => array[69][5].CLK
clk => array[69][6].CLK
clk => array[69][7].CLK
clk => array[70][0].CLK
clk => array[70][1].CLK
clk => array[70][2].CLK
clk => array[70][3].CLK
clk => array[70][4].CLK
clk => array[70][5].CLK
clk => array[70][6].CLK
clk => array[70][7].CLK
clk => array[71][0].CLK
clk => array[71][1].CLK
clk => array[71][2].CLK
clk => array[71][3].CLK
clk => array[71][4].CLK
clk => array[71][5].CLK
clk => array[71][6].CLK
clk => array[71][7].CLK
clk => array[72][0].CLK
clk => array[72][1].CLK
clk => array[72][2].CLK
clk => array[72][3].CLK
clk => array[72][4].CLK
clk => array[72][5].CLK
clk => array[72][6].CLK
clk => array[72][7].CLK
clk => array[73][0].CLK
clk => array[73][1].CLK
clk => array[73][2].CLK
clk => array[73][3].CLK
clk => array[73][4].CLK
clk => array[73][5].CLK
clk => array[73][6].CLK
clk => array[73][7].CLK
clk => array[74][0].CLK
clk => array[74][1].CLK
clk => array[74][2].CLK
clk => array[74][3].CLK
clk => array[74][4].CLK
clk => array[74][5].CLK
clk => array[74][6].CLK
clk => array[74][7].CLK
clk => array[75][0].CLK
clk => array[75][1].CLK
clk => array[75][2].CLK
clk => array[75][3].CLK
clk => array[75][4].CLK
clk => array[75][5].CLK
clk => array[75][6].CLK
clk => array[75][7].CLK
clk => array[76][0].CLK
clk => array[76][1].CLK
clk => array[76][2].CLK
clk => array[76][3].CLK
clk => array[76][4].CLK
clk => array[76][5].CLK
clk => array[76][6].CLK
clk => array[76][7].CLK
clk => array[77][0].CLK
clk => array[77][1].CLK
clk => array[77][2].CLK
clk => array[77][3].CLK
clk => array[77][4].CLK
clk => array[77][5].CLK
clk => array[77][6].CLK
clk => array[77][7].CLK
clk => array[78][0].CLK
clk => array[78][1].CLK
clk => array[78][2].CLK
clk => array[78][3].CLK
clk => array[78][4].CLK
clk => array[78][5].CLK
clk => array[78][6].CLK
clk => array[78][7].CLK
clk => array[79][0].CLK
clk => array[79][1].CLK
clk => array[79][2].CLK
clk => array[79][3].CLK
clk => array[79][4].CLK
clk => array[79][5].CLK
clk => array[79][6].CLK
clk => array[79][7].CLK
clk => array[80][0].CLK
clk => array[80][1].CLK
clk => array[80][2].CLK
clk => array[80][3].CLK
clk => array[80][4].CLK
clk => array[80][5].CLK
clk => array[80][6].CLK
clk => array[80][7].CLK
clk => array[81][0].CLK
clk => array[81][1].CLK
clk => array[81][2].CLK
clk => array[81][3].CLK
clk => array[81][4].CLK
clk => array[81][5].CLK
clk => array[81][6].CLK
clk => array[81][7].CLK
clk => array[82][0].CLK
clk => array[82][1].CLK
clk => array[82][2].CLK
clk => array[82][3].CLK
clk => array[82][4].CLK
clk => array[82][5].CLK
clk => array[82][6].CLK
clk => array[82][7].CLK
clk => array[83][0].CLK
clk => array[83][1].CLK
clk => array[83][2].CLK
clk => array[83][3].CLK
clk => array[83][4].CLK
clk => array[83][5].CLK
clk => array[83][6].CLK
clk => array[83][7].CLK
clk => array[84][0].CLK
clk => array[84][1].CLK
clk => array[84][2].CLK
clk => array[84][3].CLK
clk => array[84][4].CLK
clk => array[84][5].CLK
clk => array[84][6].CLK
clk => array[84][7].CLK
clk => array[85][0].CLK
clk => array[85][1].CLK
clk => array[85][2].CLK
clk => array[85][3].CLK
clk => array[85][4].CLK
clk => array[85][5].CLK
clk => array[85][6].CLK
clk => array[85][7].CLK
clk => array[86][0].CLK
clk => array[86][1].CLK
clk => array[86][2].CLK
clk => array[86][3].CLK
clk => array[86][4].CLK
clk => array[86][5].CLK
clk => array[86][6].CLK
clk => array[86][7].CLK
clk => array[87][0].CLK
clk => array[87][1].CLK
clk => array[87][2].CLK
clk => array[87][3].CLK
clk => array[87][4].CLK
clk => array[87][5].CLK
clk => array[87][6].CLK
clk => array[87][7].CLK
clk => array[88][0].CLK
clk => array[88][1].CLK
clk => array[88][2].CLK
clk => array[88][3].CLK
clk => array[88][4].CLK
clk => array[88][5].CLK
clk => array[88][6].CLK
clk => array[88][7].CLK
clk => array[89][0].CLK
clk => array[89][1].CLK
clk => array[89][2].CLK
clk => array[89][3].CLK
clk => array[89][4].CLK
clk => array[89][5].CLK
clk => array[89][6].CLK
clk => array[89][7].CLK
clk => array[90][0].CLK
clk => array[90][1].CLK
clk => array[90][2].CLK
clk => array[90][3].CLK
clk => array[90][4].CLK
clk => array[90][5].CLK
clk => array[90][6].CLK
clk => array[90][7].CLK
clk => array[91][0].CLK
clk => array[91][1].CLK
clk => array[91][2].CLK
clk => array[91][3].CLK
clk => array[91][4].CLK
clk => array[91][5].CLK
clk => array[91][6].CLK
clk => array[91][7].CLK
clk => array[92][0].CLK
clk => array[92][1].CLK
clk => array[92][2].CLK
clk => array[92][3].CLK
clk => array[92][4].CLK
clk => array[92][5].CLK
clk => array[92][6].CLK
clk => array[92][7].CLK
clk => array[93][0].CLK
clk => array[93][1].CLK
clk => array[93][2].CLK
clk => array[93][3].CLK
clk => array[93][4].CLK
clk => array[93][5].CLK
clk => array[93][6].CLK
clk => array[93][7].CLK
clk => array[94][0].CLK
clk => array[94][1].CLK
clk => array[94][2].CLK
clk => array[94][3].CLK
clk => array[94][4].CLK
clk => array[94][5].CLK
clk => array[94][6].CLK
clk => array[94][7].CLK
clk => array[95][0].CLK
clk => array[95][1].CLK
clk => array[95][2].CLK
clk => array[95][3].CLK
clk => array[95][4].CLK
clk => array[95][5].CLK
clk => array[95][6].CLK
clk => array[95][7].CLK
clk => array[96][0].CLK
clk => array[96][1].CLK
clk => array[96][2].CLK
clk => array[96][3].CLK
clk => array[96][4].CLK
clk => array[96][5].CLK
clk => array[96][6].CLK
clk => array[96][7].CLK
clk => array[97][0].CLK
clk => array[97][1].CLK
clk => array[97][2].CLK
clk => array[97][3].CLK
clk => array[97][4].CLK
clk => array[97][5].CLK
clk => array[97][6].CLK
clk => array[97][7].CLK
clk => array[98][0].CLK
clk => array[98][1].CLK
clk => array[98][2].CLK
clk => array[98][3].CLK
clk => array[98][4].CLK
clk => array[98][5].CLK
clk => array[98][6].CLK
clk => array[98][7].CLK
clk => array[99][0].CLK
clk => array[99][1].CLK
clk => array[99][2].CLK
clk => array[99][3].CLK
clk => array[99][4].CLK
clk => array[99][5].CLK
clk => array[99][6].CLK
clk => array[99][7].CLK
clk => array[100][0].CLK
clk => array[100][1].CLK
clk => array[100][2].CLK
clk => array[100][3].CLK
clk => array[100][4].CLK
clk => array[100][5].CLK
clk => array[100][6].CLK
clk => array[100][7].CLK
clk => array[101][0].CLK
clk => array[101][1].CLK
clk => array[101][2].CLK
clk => array[101][3].CLK
clk => array[101][4].CLK
clk => array[101][5].CLK
clk => array[101][6].CLK
clk => array[101][7].CLK
clk => array[102][0].CLK
clk => array[102][1].CLK
clk => array[102][2].CLK
clk => array[102][3].CLK
clk => array[102][4].CLK
clk => array[102][5].CLK
clk => array[102][6].CLK
clk => array[102][7].CLK
clk => array[103][0].CLK
clk => array[103][1].CLK
clk => array[103][2].CLK
clk => array[103][3].CLK
clk => array[103][4].CLK
clk => array[103][5].CLK
clk => array[103][6].CLK
clk => array[103][7].CLK
clk => array[104][0].CLK
clk => array[104][1].CLK
clk => array[104][2].CLK
clk => array[104][3].CLK
clk => array[104][4].CLK
clk => array[104][5].CLK
clk => array[104][6].CLK
clk => array[104][7].CLK
clk => array[105][0].CLK
clk => array[105][1].CLK
clk => array[105][2].CLK
clk => array[105][3].CLK
clk => array[105][4].CLK
clk => array[105][5].CLK
clk => array[105][6].CLK
clk => array[105][7].CLK
clk => array[106][0].CLK
clk => array[106][1].CLK
clk => array[106][2].CLK
clk => array[106][3].CLK
clk => array[106][4].CLK
clk => array[106][5].CLK
clk => array[106][6].CLK
clk => array[106][7].CLK
clk => array[107][0].CLK
clk => array[107][1].CLK
clk => array[107][2].CLK
clk => array[107][3].CLK
clk => array[107][4].CLK
clk => array[107][5].CLK
clk => array[107][6].CLK
clk => array[107][7].CLK
clk => array[108][0].CLK
clk => array[108][1].CLK
clk => array[108][2].CLK
clk => array[108][3].CLK
clk => array[108][4].CLK
clk => array[108][5].CLK
clk => array[108][6].CLK
clk => array[108][7].CLK
clk => array[109][0].CLK
clk => array[109][1].CLK
clk => array[109][2].CLK
clk => array[109][3].CLK
clk => array[109][4].CLK
clk => array[109][5].CLK
clk => array[109][6].CLK
clk => array[109][7].CLK
clk => array[110][0].CLK
clk => array[110][1].CLK
clk => array[110][2].CLK
clk => array[110][3].CLK
clk => array[110][4].CLK
clk => array[110][5].CLK
clk => array[110][6].CLK
clk => array[110][7].CLK
clk => array[111][0].CLK
clk => array[111][1].CLK
clk => array[111][2].CLK
clk => array[111][3].CLK
clk => array[111][4].CLK
clk => array[111][5].CLK
clk => array[111][6].CLK
clk => array[111][7].CLK
clk => array[112][0].CLK
clk => array[112][1].CLK
clk => array[112][2].CLK
clk => array[112][3].CLK
clk => array[112][4].CLK
clk => array[112][5].CLK
clk => array[112][6].CLK
clk => array[112][7].CLK
clk => array[113][0].CLK
clk => array[113][1].CLK
clk => array[113][2].CLK
clk => array[113][3].CLK
clk => array[113][4].CLK
clk => array[113][5].CLK
clk => array[113][6].CLK
clk => array[113][7].CLK
clk => array[114][0].CLK
clk => array[114][1].CLK
clk => array[114][2].CLK
clk => array[114][3].CLK
clk => array[114][4].CLK
clk => array[114][5].CLK
clk => array[114][6].CLK
clk => array[114][7].CLK
clk => array[115][0].CLK
clk => array[115][1].CLK
clk => array[115][2].CLK
clk => array[115][3].CLK
clk => array[115][4].CLK
clk => array[115][5].CLK
clk => array[115][6].CLK
clk => array[115][7].CLK
clk => array[116][0].CLK
clk => array[116][1].CLK
clk => array[116][2].CLK
clk => array[116][3].CLK
clk => array[116][4].CLK
clk => array[116][5].CLK
clk => array[116][6].CLK
clk => array[116][7].CLK
clk => array[117][0].CLK
clk => array[117][1].CLK
clk => array[117][2].CLK
clk => array[117][3].CLK
clk => array[117][4].CLK
clk => array[117][5].CLK
clk => array[117][6].CLK
clk => array[117][7].CLK
clk => array[118][0].CLK
clk => array[118][1].CLK
clk => array[118][2].CLK
clk => array[118][3].CLK
clk => array[118][4].CLK
clk => array[118][5].CLK
clk => array[118][6].CLK
clk => array[118][7].CLK
clk => array[119][0].CLK
clk => array[119][1].CLK
clk => array[119][2].CLK
clk => array[119][3].CLK
clk => array[119][4].CLK
clk => array[119][5].CLK
clk => array[119][6].CLK
clk => array[119][7].CLK
clk => array[120][0].CLK
clk => array[120][1].CLK
clk => array[120][2].CLK
clk => array[120][3].CLK
clk => array[120][4].CLK
clk => array[120][5].CLK
clk => array[120][6].CLK
clk => array[120][7].CLK
clk => array[121][0].CLK
clk => array[121][1].CLK
clk => array[121][2].CLK
clk => array[121][3].CLK
clk => array[121][4].CLK
clk => array[121][5].CLK
clk => array[121][6].CLK
clk => array[121][7].CLK
clk => array[122][0].CLK
clk => array[122][1].CLK
clk => array[122][2].CLK
clk => array[122][3].CLK
clk => array[122][4].CLK
clk => array[122][5].CLK
clk => array[122][6].CLK
clk => array[122][7].CLK
clk => array[123][0].CLK
clk => array[123][1].CLK
clk => array[123][2].CLK
clk => array[123][3].CLK
clk => array[123][4].CLK
clk => array[123][5].CLK
clk => array[123][6].CLK
clk => array[123][7].CLK
clk => array[124][0].CLK
clk => array[124][1].CLK
clk => array[124][2].CLK
clk => array[124][3].CLK
clk => array[124][4].CLK
clk => array[124][5].CLK
clk => array[124][6].CLK
clk => array[124][7].CLK
clk => array[125][0].CLK
clk => array[125][1].CLK
clk => array[125][2].CLK
clk => array[125][3].CLK
clk => array[125][4].CLK
clk => array[125][5].CLK
clk => array[125][6].CLK
clk => array[125][7].CLK
clk => array[126][0].CLK
clk => array[126][1].CLK
clk => array[126][2].CLK
clk => array[126][3].CLK
clk => array[126][4].CLK
clk => array[126][5].CLK
clk => array[126][6].CLK
clk => array[126][7].CLK
clk => array[127][0].CLK
clk => array[127][1].CLK
clk => array[127][2].CLK
clk => array[127][3].CLK
clk => array[127][4].CLK
clk => array[127][5].CLK
clk => array[127][6].CLK
clk => array[127][7].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => data_t[0].CLK
clk => data_t[1].CLK
clk => data_t[2].CLK
clk => data_t[3].CLK
clk => data_t[4].CLK
clk => data_t[5].CLK
clk => data_t[6].CLK
clk => data_t[7].CLK
clk => data_t[8].CLK
clk => data_t[9].CLK
clk => data_t[10].CLK
clk => data_t[11].CLK
clk => data_t[12].CLK
clk => data_t[13].CLK
clk => data_t[14].CLK
clk => data_t[15].CLK
clk => data_t[16].CLK
clk => data_t[17].CLK
clk => data_t[18].CLK
clk => data_t[19].CLK
clk => data_t[20].CLK
clk => data_t[21].CLK
clk => data_t[22].CLK
clk => data_t[23].CLK
clk => data_t[24].CLK
clk => data_t[25].CLK
clk => data_t[26].CLK
clk => data_t[27].CLK
clk => data_t[28].CLK
clk => data_t[29].CLK
clk => data_t[30].CLK
clk => data_t[31].CLK
clk => rwn_t.CLK
clk => ad_t[0].CLK
clk => ad_t[1].CLK
clk => ad_t[2].CLK
clk => ad_t[3].CLK
clk => ad_t[4].CLK
clk => ad_t[5].CLK
clk => ad_t[6].CLK
clk => ad_t[7].CLK
clk => ad_t[8].CLK
clk => ad_t[9].CLK
clk => ad_t[10].CLK
clk => ad_t[11].CLK
clk => ad_t[12].CLK
clk => ad_t[13].CLK
clk => ad_t[14].CLK
clk => ad_t[15].CLK
clk => state.CLK
reset => array[0][0].PRESET
reset => array[0][1].ACLR
reset => array[0][2].ACLR
reset => array[0][3].ACLR
reset => array[0][4].PRESET
reset => array[0][5].ACLR
reset => array[0][6].ACLR
reset => array[0][7].ACLR
reset => array[1][0].ACLR
reset => array[1][1].ACLR
reset => array[1][2].ACLR
reset => array[1][3].ACLR
reset => array[1][4].ACLR
reset => array[1][5].ACLR
reset => array[1][6].PRESET
reset => array[1][7].ACLR
reset => array[2][0].ACLR
reset => array[2][1].ACLR
reset => array[2][2].ACLR
reset => array[2][3].ACLR
reset => array[2][4].ACLR
reset => array[2][5].ACLR
reset => array[2][6].ACLR
reset => array[2][7].ACLR
reset => array[3][0].ACLR
reset => array[3][1].ACLR
reset => array[3][2].ACLR
reset => array[3][3].ACLR
reset => array[3][4].ACLR
reset => array[3][5].ACLR
reset => array[3][6].ACLR
reset => array[3][7].ACLR
reset => array[4][0].ACLR
reset => array[4][1].ACLR
reset => array[4][2].ACLR
reset => array[4][3].ACLR
reset => array[4][4].ACLR
reset => array[4][5].ACLR
reset => array[4][6].ACLR
reset => array[4][7].ACLR
reset => array[5][0].ACLR
reset => array[5][1].ACLR
reset => array[5][2].ACLR
reset => array[5][3].ACLR
reset => array[5][4].PRESET
reset => array[5][5].ACLR
reset => array[5][6].ACLR
reset => array[5][7].ACLR
reset => array[6][0].ACLR
reset => array[6][1].PRESET
reset => array[6][2].ACLR
reset => array[6][3].ACLR
reset => array[6][4].ACLR
reset => array[6][5].ACLR
reset => array[6][6].ACLR
reset => array[6][7].ACLR
reset => array[7][0].ACLR
reset => array[7][1].ACLR
reset => array[7][2].ACLR
reset => array[7][3].ACLR
reset => array[7][4].ACLR
reset => array[7][5].ACLR
reset => array[7][6].ACLR
reset => array[7][7].ACLR
reset => array[8][0].ACLR
reset => array[8][1].ACLR
reset => array[8][2].ACLR
reset => array[8][3].ACLR
reset => array[8][4].ACLR
reset => array[8][5].ACLR
reset => array[8][6].ACLR
reset => array[8][7].ACLR
reset => array[9][0].ACLR
reset => array[9][1].ACLR
reset => array[9][2].ACLR
reset => array[9][3].ACLR
reset => array[9][4].ACLR
reset => array[9][5].ACLR
reset => array[9][6].ACLR
reset => array[9][7].ACLR
reset => array[10][0].ACLR
reset => array[10][1].ACLR
reset => array[10][2].ACLR
reset => array[10][3].ACLR
reset => array[10][4].PRESET
reset => array[10][5].ACLR
reset => array[10][6].ACLR
reset => array[10][7].ACLR
reset => array[11][0].ACLR
reset => array[11][1].PRESET
reset => array[11][2].PRESET
reset => array[11][3].ACLR
reset => array[11][4].ACLR
reset => array[11][5].ACLR
reset => array[11][6].ACLR
reset => array[11][7].ACLR
reset => array[12][0].ACLR
reset => array[12][1].ACLR
reset => array[12][2].ACLR
reset => array[12][3].ACLR
reset => array[12][4].ACLR
reset => array[12][5].ACLR
reset => array[12][6].ACLR
reset => array[12][7].ACLR
reset => array[13][0].ACLR
reset => array[13][1].ACLR
reset => array[13][2].ACLR
reset => array[13][3].ACLR
reset => array[13][4].ACLR
reset => array[13][5].ACLR
reset => array[13][6].ACLR
reset => array[13][7].ACLR
reset => array[14][0].ACLR
reset => array[14][1].ACLR
reset => array[14][2].ACLR
reset => array[14][3].ACLR
reset => array[14][4].ACLR
reset => array[14][5].ACLR
reset => array[14][6].ACLR
reset => array[14][7].ACLR
reset => array[15][0].ACLR
reset => array[15][1].ACLR
reset => array[15][2].ACLR
reset => array[15][3].ACLR
reset => array[15][4].PRESET
reset => array[15][5].ACLR
reset => array[15][6].ACLR
reset => array[15][7].ACLR
reset => array[16][0].PRESET
reset => array[16][1].PRESET
reset => array[16][2].ACLR
reset => array[16][3].ACLR
reset => array[16][4].ACLR
reset => array[16][5].ACLR
reset => array[16][6].ACLR
reset => array[16][7].ACLR
reset => array[17][0].ACLR
reset => array[17][1].ACLR
reset => array[17][2].ACLR
reset => array[17][3].ACLR
reset => array[17][4].ACLR
reset => array[17][5].ACLR
reset => array[17][6].ACLR
reset => array[17][7].ACLR
reset => array[18][0].ACLR
reset => array[18][1].ACLR
reset => array[18][2].ACLR
reset => array[18][3].ACLR
reset => array[18][4].ACLR
reset => array[18][5].ACLR
reset => array[18][6].ACLR
reset => array[18][7].ACLR
reset => array[19][0].ACLR
reset => array[19][1].ACLR
reset => array[19][2].ACLR
reset => array[19][3].ACLR
reset => array[19][4].ACLR
reset => array[19][5].ACLR
reset => array[19][6].ACLR
reset => array[19][7].ACLR
reset => array[20][0].ACLR
reset => array[20][1].PRESET
reset => array[20][2].PRESET
reset => array[20][3].ACLR
reset => array[20][4].PRESET
reset => array[20][5].PRESET
reset => array[20][6].ACLR
reset => array[20][7].PRESET
reset => array[21][0].ACLR
reset => array[21][1].ACLR
reset => array[21][2].ACLR
reset => array[21][3].ACLR
reset => array[21][4].ACLR
reset => array[21][5].PRESET
reset => array[21][6].ACLR
reset => array[21][7].ACLR
reset => array[22][0].ACLR
reset => array[22][1].ACLR
reset => array[22][2].ACLR
reset => array[22][3].ACLR
reset => array[22][4].ACLR
reset => array[22][5].ACLR
reset => array[22][6].ACLR
reset => array[22][7].ACLR
reset => array[23][0].ACLR
reset => array[23][1].ACLR
reset => array[23][2].ACLR
reset => array[23][3].ACLR
reset => array[23][4].ACLR
reset => array[23][5].ACLR
reset => array[23][6].ACLR
reset => array[23][7].ACLR
reset => array[24][0].ACLR
reset => array[24][1].ACLR
reset => array[24][2].ACLR
reset => array[24][3].ACLR
reset => array[24][4].ACLR
reset => array[24][5].ACLR
reset => array[24][6].ACLR
reset => array[24][7].ACLR
reset => array[25][0].ACLR
reset => array[25][1].ACLR
reset => array[25][2].ACLR
reset => array[25][3].ACLR
reset => array[25][4].ACLR
reset => array[25][5].ACLR
reset => array[25][6].ACLR
reset => array[25][7].ACLR
reset => array[26][0].ACLR
reset => array[26][1].ACLR
reset => array[26][2].ACLR
reset => array[26][3].ACLR
reset => array[26][4].ACLR
reset => array[26][5].ACLR
reset => array[26][6].ACLR
reset => array[26][7].ACLR
reset => array[27][0].ACLR
reset => array[27][1].ACLR
reset => array[27][2].ACLR
reset => array[27][3].ACLR
reset => array[27][4].ACLR
reset => array[27][5].ACLR
reset => array[27][6].ACLR
reset => array[27][7].ACLR
reset => array[28][0].ACLR
reset => array[28][1].ACLR
reset => array[28][2].ACLR
reset => array[28][3].ACLR
reset => array[28][4].ACLR
reset => array[28][5].ACLR
reset => array[28][6].ACLR
reset => array[28][7].ACLR
reset => array[29][0].ACLR
reset => array[29][1].ACLR
reset => array[29][2].ACLR
reset => array[29][3].ACLR
reset => array[29][4].ACLR
reset => array[29][5].ACLR
reset => array[29][6].ACLR
reset => array[29][7].ACLR
reset => array[30][0].ACLR
reset => array[30][1].ACLR
reset => array[30][2].ACLR
reset => array[30][3].ACLR
reset => array[30][4].ACLR
reset => array[30][5].ACLR
reset => array[30][6].ACLR
reset => array[30][7].ACLR
reset => array[31][0].ACLR
reset => array[31][1].ACLR
reset => array[31][2].ACLR
reset => array[31][3].ACLR
reset => array[31][4].ACLR
reset => array[31][5].ACLR
reset => array[31][6].ACLR
reset => array[31][7].ACLR
reset => array[32][0].PRESET
reset => array[32][1].PRESET
reset => array[32][2].ACLR
reset => array[32][3].ACLR
reset => array[32][4].ACLR
reset => array[32][5].ACLR
reset => array[32][6].ACLR
reset => array[32][7].ACLR
reset => array[33][0].ACLR
reset => array[33][1].ACLR
reset => array[33][2].ACLR
reset => array[33][3].ACLR
reset => array[33][4].ACLR
reset => array[33][5].ACLR
reset => array[33][6].ACLR
reset => array[33][7].ACLR
reset => array[34][0].ACLR
reset => array[34][1].ACLR
reset => array[34][2].ACLR
reset => array[34][3].PRESET
reset => array[34][4].ACLR
reset => array[34][5].ACLR
reset => array[34][6].ACLR
reset => array[34][7].ACLR
reset => array[35][0].ACLR
reset => array[35][1].ACLR
reset => array[35][2].ACLR
reset => array[35][3].ACLR
reset => array[35][4].ACLR
reset => array[35][5].ACLR
reset => array[35][6].ACLR
reset => array[35][7].ACLR
reset => array[36][0].ACLR
reset => array[36][1].ACLR
reset => array[36][2].ACLR
reset => array[36][3].ACLR
reset => array[36][4].ACLR
reset => array[36][5].ACLR
reset => array[36][6].PRESET
reset => array[36][7].PRESET
reset => array[37][0].PRESET
reset => array[37][1].ACLR
reset => array[37][2].PRESET
reset => array[37][3].ACLR
reset => array[37][4].PRESET
reset => array[37][5].ACLR
reset => array[37][6].ACLR
reset => array[37][7].ACLR
reset => array[38][0].PRESET
reset => array[38][1].ACLR
reset => array[38][2].ACLR
reset => array[38][3].ACLR
reset => array[38][4].ACLR
reset => array[38][5].ACLR
reset => array[38][6].ACLR
reset => array[38][7].ACLR
reset => array[39][0].ACLR
reset => array[39][1].ACLR
reset => array[39][2].ACLR
reset => array[39][3].ACLR
reset => array[39][4].ACLR
reset => array[39][5].ACLR
reset => array[39][6].ACLR
reset => array[39][7].ACLR
reset => array[40][0].ACLR
reset => array[40][1].ACLR
reset => array[40][2].ACLR
reset => array[40][3].ACLR
reset => array[40][4].ACLR
reset => array[40][5].ACLR
reset => array[40][6].PRESET
reset => array[40][7].PRESET
reset => array[41][0].PRESET
reset => array[41][1].ACLR
reset => array[41][2].PRESET
reset => array[41][3].ACLR
reset => array[41][4].PRESET
reset => array[41][5].ACLR
reset => array[41][6].ACLR
reset => array[41][7].ACLR
reset => array[42][0].ACLR
reset => array[42][1].PRESET
reset => array[42][2].ACLR
reset => array[42][3].ACLR
reset => array[42][4].ACLR
reset => array[42][5].ACLR
reset => array[42][6].ACLR
reset => array[42][7].ACLR
reset => array[43][0].ACLR
reset => array[43][1].ACLR
reset => array[43][2].ACLR
reset => array[43][3].ACLR
reset => array[43][4].ACLR
reset => array[43][5].ACLR
reset => array[43][6].ACLR
reset => array[43][7].ACLR
reset => array[44][0].ACLR
reset => array[44][1].PRESET
reset => array[44][2].PRESET
reset => array[44][3].PRESET
reset => array[44][4].PRESET
reset => array[44][5].PRESET
reset => array[44][6].PRESET
reset => array[44][7].ACLR
reset => array[45][0].ACLR
reset => array[45][1].ACLR
reset => array[45][2].PRESET
reset => array[45][3].PRESET
reset => array[45][4].ACLR
reset => array[45][5].PRESET
reset => array[45][6].ACLR
reset => array[45][7].PRESET
reset => array[46][0].ACLR
reset => array[46][1].ACLR
reset => array[46][2].ACLR
reset => array[46][3].ACLR
reset => array[46][4].ACLR
reset => array[46][5].ACLR
reset => array[46][6].ACLR
reset => array[46][7].ACLR
reset => array[47][0].ACLR
reset => array[47][1].ACLR
reset => array[47][2].ACLR
reset => array[47][3].ACLR
reset => array[47][4].ACLR
reset => array[47][5].ACLR
reset => array[47][6].ACLR
reset => array[47][7].ACLR
reset => array[48][0].ACLR
reset => array[48][1].ACLR
reset => array[48][2].ACLR
reset => array[48][3].ACLR
reset => array[48][4].ACLR
reset => array[48][5].ACLR
reset => array[48][6].ACLR
reset => array[48][7].ACLR
reset => array[49][0].ACLR
reset => array[49][1].ACLR
reset => array[49][2].ACLR
reset => array[49][3].ACLR
reset => array[49][4].ACLR
reset => array[49][5].ACLR
reset => array[49][6].ACLR
reset => array[49][7].ACLR
reset => array[50][0].ACLR
reset => array[50][1].ACLR
reset => array[50][2].ACLR
reset => array[50][3].ACLR
reset => array[50][4].ACLR
reset => array[50][5].ACLR
reset => array[50][6].ACLR
reset => array[50][7].ACLR
reset => array[51][0].ACLR
reset => array[51][1].ACLR
reset => array[51][2].ACLR
reset => array[51][3].ACLR
reset => array[51][4].ACLR
reset => array[51][5].ACLR
reset => array[51][6].ACLR
reset => array[51][7].ACLR
reset => array[52][0].ACLR
reset => array[52][1].ACLR
reset => array[52][2].ACLR
reset => array[52][3].ACLR
reset => array[52][4].ACLR
reset => array[52][5].ACLR
reset => array[52][6].ACLR
reset => array[52][7].ACLR
reset => array[53][0].ACLR
reset => array[53][1].ACLR
reset => array[53][2].ACLR
reset => array[53][3].ACLR
reset => array[53][4].ACLR
reset => array[53][5].ACLR
reset => array[53][6].ACLR
reset => array[53][7].ACLR
reset => array[54][0].ACLR
reset => array[54][1].ACLR
reset => array[54][2].ACLR
reset => array[54][3].ACLR
reset => array[54][4].ACLR
reset => array[54][5].ACLR
reset => array[54][6].ACLR
reset => array[54][7].ACLR
reset => array[55][0].ACLR
reset => array[55][1].ACLR
reset => array[55][2].ACLR
reset => array[55][3].ACLR
reset => array[55][4].ACLR
reset => array[55][5].ACLR
reset => array[55][6].ACLR
reset => array[55][7].ACLR
reset => array[56][0].ACLR
reset => array[56][1].ACLR
reset => array[56][2].ACLR
reset => array[56][3].ACLR
reset => array[56][4].ACLR
reset => array[56][5].ACLR
reset => array[56][6].ACLR
reset => array[56][7].ACLR
reset => array[57][0].ACLR
reset => array[57][1].ACLR
reset => array[57][2].ACLR
reset => array[57][3].ACLR
reset => array[57][4].ACLR
reset => array[57][5].ACLR
reset => array[57][6].ACLR
reset => array[57][7].ACLR
reset => array[58][0].ACLR
reset => array[58][1].ACLR
reset => array[58][2].ACLR
reset => array[58][3].ACLR
reset => array[58][4].ACLR
reset => array[58][5].ACLR
reset => array[58][6].ACLR
reset => array[58][7].ACLR
reset => array[59][0].ACLR
reset => array[59][1].ACLR
reset => array[59][2].ACLR
reset => array[59][3].ACLR
reset => array[59][4].ACLR
reset => array[59][5].ACLR
reset => array[59][6].ACLR
reset => array[59][7].ACLR
reset => array[60][0].ACLR
reset => array[60][1].ACLR
reset => array[60][2].ACLR
reset => array[60][3].ACLR
reset => array[60][4].ACLR
reset => array[60][5].ACLR
reset => array[60][6].ACLR
reset => array[60][7].ACLR
reset => array[61][0].ACLR
reset => array[61][1].ACLR
reset => array[61][2].ACLR
reset => array[61][3].ACLR
reset => array[61][4].ACLR
reset => array[61][5].ACLR
reset => array[61][6].ACLR
reset => array[61][7].ACLR
reset => array[62][0].ACLR
reset => array[62][1].ACLR
reset => array[62][2].ACLR
reset => array[62][3].ACLR
reset => array[62][4].ACLR
reset => array[62][5].ACLR
reset => array[62][6].ACLR
reset => array[62][7].ACLR
reset => array[63][0].ACLR
reset => array[63][1].ACLR
reset => array[63][2].ACLR
reset => array[63][3].ACLR
reset => array[63][4].ACLR
reset => array[63][5].ACLR
reset => array[63][6].ACLR
reset => array[63][7].ACLR
reset => array[64][0].ACLR
reset => array[64][1].ACLR
reset => array[64][2].ACLR
reset => array[64][3].ACLR
reset => array[64][4].ACLR
reset => array[64][5].ACLR
reset => array[64][6].ACLR
reset => array[64][7].ACLR
reset => array[65][0].ACLR
reset => array[65][1].ACLR
reset => array[65][2].ACLR
reset => array[65][3].ACLR
reset => array[65][4].ACLR
reset => array[65][5].ACLR
reset => array[65][6].ACLR
reset => array[65][7].ACLR
reset => array[66][0].ACLR
reset => array[66][1].ACLR
reset => array[66][2].ACLR
reset => array[66][3].ACLR
reset => array[66][4].ACLR
reset => array[66][5].ACLR
reset => array[66][6].ACLR
reset => array[66][7].ACLR
reset => array[67][0].ACLR
reset => array[67][1].ACLR
reset => array[67][2].ACLR
reset => array[67][3].ACLR
reset => array[67][4].ACLR
reset => array[67][5].ACLR
reset => array[67][6].ACLR
reset => array[67][7].ACLR
reset => array[68][0].ACLR
reset => array[68][1].ACLR
reset => array[68][2].ACLR
reset => array[68][3].ACLR
reset => array[68][4].ACLR
reset => array[68][5].ACLR
reset => array[68][6].ACLR
reset => array[68][7].ACLR
reset => array[69][0].ACLR
reset => array[69][1].ACLR
reset => array[69][2].ACLR
reset => array[69][3].ACLR
reset => array[69][4].ACLR
reset => array[69][5].ACLR
reset => array[69][6].ACLR
reset => array[69][7].ACLR
reset => array[70][0].ACLR
reset => array[70][1].ACLR
reset => array[70][2].ACLR
reset => array[70][3].ACLR
reset => array[70][4].ACLR
reset => array[70][5].ACLR
reset => array[70][6].ACLR
reset => array[70][7].ACLR
reset => array[71][0].ACLR
reset => array[71][1].ACLR
reset => array[71][2].ACLR
reset => array[71][3].ACLR
reset => array[71][4].ACLR
reset => array[71][5].ACLR
reset => array[71][6].ACLR
reset => array[71][7].ACLR
reset => array[72][0].ACLR
reset => array[72][1].ACLR
reset => array[72][2].ACLR
reset => array[72][3].ACLR
reset => array[72][4].ACLR
reset => array[72][5].ACLR
reset => array[72][6].ACLR
reset => array[72][7].ACLR
reset => array[73][0].ACLR
reset => array[73][1].ACLR
reset => array[73][2].ACLR
reset => array[73][3].ACLR
reset => array[73][4].ACLR
reset => array[73][5].ACLR
reset => array[73][6].ACLR
reset => array[73][7].ACLR
reset => array[74][0].ACLR
reset => array[74][1].ACLR
reset => array[74][2].ACLR
reset => array[74][3].ACLR
reset => array[74][4].ACLR
reset => array[74][5].ACLR
reset => array[74][6].ACLR
reset => array[74][7].ACLR
reset => array[75][0].ACLR
reset => array[75][1].ACLR
reset => array[75][2].ACLR
reset => array[75][3].ACLR
reset => array[75][4].ACLR
reset => array[75][5].ACLR
reset => array[75][6].ACLR
reset => array[75][7].ACLR
reset => array[76][0].ACLR
reset => array[76][1].ACLR
reset => array[76][2].ACLR
reset => array[76][3].ACLR
reset => array[76][4].ACLR
reset => array[76][5].ACLR
reset => array[76][6].ACLR
reset => array[76][7].ACLR
reset => array[77][0].ACLR
reset => array[77][1].ACLR
reset => array[77][2].ACLR
reset => array[77][3].ACLR
reset => array[77][4].ACLR
reset => array[77][5].ACLR
reset => array[77][6].ACLR
reset => array[77][7].ACLR
reset => array[78][0].ACLR
reset => array[78][1].ACLR
reset => array[78][2].ACLR
reset => array[78][3].ACLR
reset => array[78][4].ACLR
reset => array[78][5].ACLR
reset => array[78][6].ACLR
reset => array[78][7].ACLR
reset => array[79][0].ACLR
reset => array[79][1].ACLR
reset => array[79][2].ACLR
reset => array[79][3].ACLR
reset => array[79][4].ACLR
reset => array[79][5].ACLR
reset => array[79][6].ACLR
reset => array[79][7].ACLR
reset => array[80][0].ACLR
reset => array[80][1].ACLR
reset => array[80][2].ACLR
reset => array[80][3].ACLR
reset => array[80][4].ACLR
reset => array[80][5].ACLR
reset => array[80][6].ACLR
reset => array[80][7].ACLR
reset => array[81][0].ACLR
reset => array[81][1].ACLR
reset => array[81][2].ACLR
reset => array[81][3].ACLR
reset => array[81][4].ACLR
reset => array[81][5].ACLR
reset => array[81][6].ACLR
reset => array[81][7].ACLR
reset => array[82][0].ACLR
reset => array[82][1].ACLR
reset => array[82][2].ACLR
reset => array[82][3].ACLR
reset => array[82][4].ACLR
reset => array[82][5].ACLR
reset => array[82][6].ACLR
reset => array[82][7].ACLR
reset => array[83][0].ACLR
reset => array[83][1].ACLR
reset => array[83][2].ACLR
reset => array[83][3].ACLR
reset => array[83][4].ACLR
reset => array[83][5].ACLR
reset => array[83][6].ACLR
reset => array[83][7].ACLR
reset => array[84][0].ACLR
reset => array[84][1].ACLR
reset => array[84][2].ACLR
reset => array[84][3].ACLR
reset => array[84][4].ACLR
reset => array[84][5].ACLR
reset => array[84][6].ACLR
reset => array[84][7].ACLR
reset => array[85][0].ACLR
reset => array[85][1].ACLR
reset => array[85][2].ACLR
reset => array[85][3].ACLR
reset => array[85][4].ACLR
reset => array[85][5].ACLR
reset => array[85][6].ACLR
reset => array[85][7].ACLR
reset => array[86][0].ACLR
reset => array[86][1].ACLR
reset => array[86][2].ACLR
reset => array[86][3].ACLR
reset => array[86][4].ACLR
reset => array[86][5].ACLR
reset => array[86][6].ACLR
reset => array[86][7].ACLR
reset => array[87][0].ACLR
reset => array[87][1].ACLR
reset => array[87][2].ACLR
reset => array[87][3].ACLR
reset => array[87][4].ACLR
reset => array[87][5].ACLR
reset => array[87][6].ACLR
reset => array[87][7].ACLR
reset => array[88][0].ACLR
reset => array[88][1].ACLR
reset => array[88][2].ACLR
reset => array[88][3].ACLR
reset => array[88][4].ACLR
reset => array[88][5].ACLR
reset => array[88][6].ACLR
reset => array[88][7].ACLR
reset => array[89][0].ACLR
reset => array[89][1].ACLR
reset => array[89][2].ACLR
reset => array[89][3].ACLR
reset => array[89][4].ACLR
reset => array[89][5].ACLR
reset => array[89][6].ACLR
reset => array[89][7].ACLR
reset => array[90][0].ACLR
reset => array[90][1].ACLR
reset => array[90][2].ACLR
reset => array[90][3].ACLR
reset => array[90][4].ACLR
reset => array[90][5].ACLR
reset => array[90][6].ACLR
reset => array[90][7].ACLR
reset => array[91][0].ACLR
reset => array[91][1].ACLR
reset => array[91][2].ACLR
reset => array[91][3].ACLR
reset => array[91][4].ACLR
reset => array[91][5].ACLR
reset => array[91][6].ACLR
reset => array[91][7].ACLR
reset => array[92][0].ACLR
reset => array[92][1].ACLR
reset => array[92][2].ACLR
reset => array[92][3].ACLR
reset => array[92][4].ACLR
reset => array[92][5].ACLR
reset => array[92][6].ACLR
reset => array[92][7].ACLR
reset => array[93][0].ACLR
reset => array[93][1].ACLR
reset => array[93][2].ACLR
reset => array[93][3].ACLR
reset => array[93][4].ACLR
reset => array[93][5].ACLR
reset => array[93][6].ACLR
reset => array[93][7].ACLR
reset => array[94][0].ACLR
reset => array[94][1].ACLR
reset => array[94][2].ACLR
reset => array[94][3].ACLR
reset => array[94][4].ACLR
reset => array[94][5].ACLR
reset => array[94][6].ACLR
reset => array[94][7].ACLR
reset => array[95][0].ACLR
reset => array[95][1].ACLR
reset => array[95][2].ACLR
reset => array[95][3].ACLR
reset => array[95][4].ACLR
reset => array[95][5].ACLR
reset => array[95][6].ACLR
reset => array[95][7].ACLR
reset => array[96][0].ACLR
reset => array[96][1].ACLR
reset => array[96][2].ACLR
reset => array[96][3].ACLR
reset => array[96][4].ACLR
reset => array[96][5].ACLR
reset => array[96][6].ACLR
reset => array[96][7].ACLR
reset => array[97][0].ACLR
reset => array[97][1].ACLR
reset => array[97][2].ACLR
reset => array[97][3].ACLR
reset => array[97][4].ACLR
reset => array[97][5].ACLR
reset => array[97][6].ACLR
reset => array[97][7].ACLR
reset => array[98][0].ACLR
reset => array[98][1].ACLR
reset => array[98][2].ACLR
reset => array[98][3].ACLR
reset => array[98][4].ACLR
reset => array[98][5].ACLR
reset => array[98][6].ACLR
reset => array[98][7].ACLR
reset => array[99][0].ACLR
reset => array[99][1].ACLR
reset => array[99][2].ACLR
reset => array[99][3].ACLR
reset => array[99][4].ACLR
reset => array[99][5].ACLR
reset => array[99][6].ACLR
reset => array[99][7].ACLR
reset => array[100][0].ACLR
reset => array[100][1].ACLR
reset => array[100][2].ACLR
reset => array[100][3].ACLR
reset => array[100][4].ACLR
reset => array[100][5].ACLR
reset => array[100][6].ACLR
reset => array[100][7].ACLR
reset => array[101][0].ACLR
reset => array[101][1].ACLR
reset => array[101][2].ACLR
reset => array[101][3].ACLR
reset => array[101][4].ACLR
reset => array[101][5].ACLR
reset => array[101][6].ACLR
reset => array[101][7].ACLR
reset => array[102][0].ACLR
reset => array[102][1].ACLR
reset => array[102][2].ACLR
reset => array[102][3].ACLR
reset => array[102][4].ACLR
reset => array[102][5].ACLR
reset => array[102][6].ACLR
reset => array[102][7].ACLR
reset => array[103][0].ACLR
reset => array[103][1].ACLR
reset => array[103][2].ACLR
reset => array[103][3].ACLR
reset => array[103][4].ACLR
reset => array[103][5].ACLR
reset => array[103][6].ACLR
reset => array[103][7].ACLR
reset => array[104][0].ACLR
reset => array[104][1].ACLR
reset => array[104][2].ACLR
reset => array[104][3].ACLR
reset => array[104][4].ACLR
reset => array[104][5].ACLR
reset => array[104][6].ACLR
reset => array[104][7].ACLR
reset => array[105][0].ACLR
reset => array[105][1].ACLR
reset => array[105][2].ACLR
reset => array[105][3].ACLR
reset => array[105][4].ACLR
reset => array[105][5].ACLR
reset => array[105][6].ACLR
reset => array[105][7].ACLR
reset => array[106][0].ACLR
reset => array[106][1].ACLR
reset => array[106][2].ACLR
reset => array[106][3].ACLR
reset => array[106][4].ACLR
reset => array[106][5].ACLR
reset => array[106][6].ACLR
reset => array[106][7].ACLR
reset => array[107][0].ACLR
reset => array[107][1].ACLR
reset => array[107][2].ACLR
reset => array[107][3].ACLR
reset => array[107][4].ACLR
reset => array[107][5].ACLR
reset => array[107][6].ACLR
reset => array[107][7].ACLR
reset => array[108][0].ACLR
reset => array[108][1].ACLR
reset => array[108][2].ACLR
reset => array[108][3].ACLR
reset => array[108][4].ACLR
reset => array[108][5].ACLR
reset => array[108][6].ACLR
reset => array[108][7].ACLR
reset => array[109][0].ACLR
reset => array[109][1].ACLR
reset => array[109][2].ACLR
reset => array[109][3].ACLR
reset => array[109][4].ACLR
reset => array[109][5].ACLR
reset => array[109][6].ACLR
reset => array[109][7].ACLR
reset => array[110][0].ACLR
reset => array[110][1].ACLR
reset => array[110][2].ACLR
reset => array[110][3].ACLR
reset => array[110][4].ACLR
reset => array[110][5].ACLR
reset => array[110][6].ACLR
reset => array[110][7].ACLR
reset => array[111][0].ACLR
reset => array[111][1].ACLR
reset => array[111][2].ACLR
reset => array[111][3].ACLR
reset => array[111][4].ACLR
reset => array[111][5].ACLR
reset => array[111][6].ACLR
reset => array[111][7].ACLR
reset => array[112][0].ACLR
reset => array[112][1].ACLR
reset => array[112][2].ACLR
reset => array[112][3].ACLR
reset => array[112][4].ACLR
reset => array[112][5].ACLR
reset => array[112][6].ACLR
reset => array[112][7].ACLR
reset => array[113][0].ACLR
reset => array[113][1].ACLR
reset => array[113][2].ACLR
reset => array[113][3].ACLR
reset => array[113][4].ACLR
reset => array[113][5].ACLR
reset => array[113][6].ACLR
reset => array[113][7].ACLR
reset => array[114][0].ACLR
reset => array[114][1].ACLR
reset => array[114][2].ACLR
reset => array[114][3].ACLR
reset => array[114][4].ACLR
reset => array[114][5].ACLR
reset => array[114][6].ACLR
reset => array[114][7].ACLR
reset => array[115][0].ACLR
reset => array[115][1].ACLR
reset => array[115][2].ACLR
reset => array[115][3].ACLR
reset => array[115][4].ACLR
reset => array[115][5].ACLR
reset => array[115][6].ACLR
reset => array[115][7].ACLR
reset => array[116][0].ACLR
reset => array[116][1].ACLR
reset => array[116][2].ACLR
reset => array[116][3].ACLR
reset => array[116][4].ACLR
reset => array[116][5].ACLR
reset => array[116][6].ACLR
reset => array[116][7].ACLR
reset => array[117][0].ACLR
reset => array[117][1].ACLR
reset => array[117][2].ACLR
reset => array[117][3].ACLR
reset => array[117][4].ACLR
reset => array[117][5].ACLR
reset => array[117][6].ACLR
reset => array[117][7].ACLR
reset => array[118][0].ACLR
reset => array[118][1].ACLR
reset => array[118][2].ACLR
reset => array[118][3].ACLR
reset => array[118][4].ACLR
reset => array[118][5].ACLR
reset => array[118][6].ACLR
reset => array[118][7].ACLR
reset => array[119][0].ACLR
reset => array[119][1].ACLR
reset => array[119][2].ACLR
reset => array[119][3].ACLR
reset => array[119][4].ACLR
reset => array[119][5].ACLR
reset => array[119][6].ACLR
reset => array[119][7].ACLR
reset => array[120][0].ACLR
reset => array[120][1].ACLR
reset => array[120][2].ACLR
reset => array[120][3].ACLR
reset => array[120][4].ACLR
reset => array[120][5].ACLR
reset => array[120][6].ACLR
reset => array[120][7].ACLR
reset => array[121][0].ACLR
reset => array[121][1].ACLR
reset => array[121][2].ACLR
reset => array[121][3].ACLR
reset => array[121][4].ACLR
reset => array[121][5].ACLR
reset => array[121][6].ACLR
reset => array[121][7].ACLR
reset => array[122][0].ACLR
reset => array[122][1].ACLR
reset => array[122][2].ACLR
reset => array[122][3].ACLR
reset => array[122][4].ACLR
reset => array[122][5].ACLR
reset => array[122][6].ACLR
reset => array[122][7].ACLR
reset => array[123][0].ACLR
reset => array[123][1].ACLR
reset => array[123][2].ACLR
reset => array[123][3].ACLR
reset => array[123][4].ACLR
reset => array[123][5].ACLR
reset => array[123][6].ACLR
reset => array[123][7].ACLR
reset => array[124][0].ACLR
reset => array[124][1].ACLR
reset => array[124][2].ACLR
reset => array[124][3].ACLR
reset => array[124][4].ACLR
reset => array[124][5].ACLR
reset => array[124][6].ACLR
reset => array[124][7].ACLR
reset => array[125][0].ACLR
reset => array[125][1].ACLR
reset => array[125][2].ACLR
reset => array[125][3].ACLR
reset => array[125][4].ACLR
reset => array[125][5].ACLR
reset => array[125][6].ACLR
reset => array[125][7].ACLR
reset => array[126][0].ACLR
reset => array[126][1].ACLR
reset => array[126][2].ACLR
reset => array[126][3].ACLR
reset => array[126][4].ACLR
reset => array[126][5].ACLR
reset => array[126][6].ACLR
reset => array[126][7].ACLR
reset => array[127][0].ACLR
reset => array[127][1].ACLR
reset => array[127][2].ACLR
reset => array[127][3].ACLR
reset => array[127][4].ACLR
reset => array[127][5].ACLR
reset => array[127][6].ACLR
reset => array[127][7].ACLR
reset => state.ACLR
reset => ad_t[15].ENA
reset => ad_t[14].ENA
reset => ad_t[13].ENA
reset => ad_t[12].ENA
reset => ad_t[11].ENA
reset => ad_t[10].ENA
reset => ad_t[9].ENA
reset => ad_t[8].ENA
reset => ad_t[7].ENA
reset => ad_t[6].ENA
reset => ad_t[5].ENA
reset => ad_t[4].ENA
reset => ad_t[3].ENA
reset => ad_t[2].ENA
reset => ad_t[1].ENA
reset => ad_t[0].ENA
reset => rwn_t.ENA
reset => data_t[31].ENA
reset => data_t[30].ENA
reset => data_t[29].ENA
reset => data_t[28].ENA
reset => data_t[27].ENA
reset => data_t[26].ENA
reset => data_t[25].ENA
reset => data_t[24].ENA
reset => data_t[23].ENA
reset => data_t[22].ENA
reset => data_t[21].ENA
reset => data_t[20].ENA
reset => data_t[19].ENA
reset => data_t[18].ENA
reset => data_t[17].ENA
reset => data_t[16].ENA
reset => data_t[15].ENA
reset => data_t[14].ENA
reset => data_t[13].ENA
reset => data_t[12].ENA
reset => data_t[11].ENA
reset => data_t[10].ENA
reset => data_t[9].ENA
reset => data_t[8].ENA
reset => data_t[7].ENA
reset => data_t[6].ENA
reset => data_t[5].ENA
reset => data_t[4].ENA
reset => data_t[3].ENA
reset => data_t[2].ENA
reset => data_t[1].ENA
reset => data_t[0].ENA
reset => counter[1].ENA
reset => counter[0].ENA
reset => data_out[31]~reg0.ENA
reset => data_out[30]~reg0.ENA
reset => data_out[29]~reg0.ENA
reset => data_out[28]~reg0.ENA
reset => data_out[27]~reg0.ENA
reset => data_out[26]~reg0.ENA
reset => data_out[25]~reg0.ENA
reset => data_out[24]~reg0.ENA
reset => data_out[23]~reg0.ENA
reset => data_out[22]~reg0.ENA
reset => data_out[21]~reg0.ENA
reset => data_out[20]~reg0.ENA
reset => data_out[19]~reg0.ENA
reset => data_out[18]~reg0.ENA
reset => data_out[17]~reg0.ENA
reset => data_out[16]~reg0.ENA
reset => data_out[15]~reg0.ENA
reset => data_out[14]~reg0.ENA
reset => data_out[13]~reg0.ENA
reset => data_out[12]~reg0.ENA
reset => data_out[11]~reg0.ENA
reset => data_out[10]~reg0.ENA
reset => data_out[9]~reg0.ENA
reset => data_out[8]~reg0.ENA
reset => data_out[7]~reg0.ENA
reset => data_out[6]~reg0.ENA
reset => data_out[5]~reg0.ENA
reset => data_out[4]~reg0.ENA
reset => data_out[3]~reg0.ENA
reset => data_out[2]~reg0.ENA
reset => data_out[1]~reg0.ENA
reset => data_out[0]~reg0.ENA
address[0] => ad_t.DATAB
address[0] => counter.DATAB
address[1] => ad_t.DATAB
address[1] => counter.DATAB
address[2] => ad_t.DATAB
address[3] => ad_t.DATAB
address[4] => ad_t.DATAB
address[5] => ad_t.DATAB
address[6] => ad_t.DATAB
address[7] => ad_t.DATAB
address[8] => ad_t.DATAB
address[9] => ad_t.DATAB
address[10] => ad_t.DATAB
address[11] => ad_t.DATAB
address[12] => ad_t.DATAB
address[13] => ad_t.DATAB
address[14] => ad_t.DATAB
address[15] => ad_t.DATAB
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
data_in[0] => data_t.DATAB
data_in[1] => data_t.DATAB
data_in[2] => data_t.DATAB
data_in[3] => data_t.DATAB
data_in[4] => data_t.DATAB
data_in[5] => data_t.DATAB
data_in[6] => data_t.DATAB
data_in[7] => data_t.DATAB
data_in[8] => data_t.DATAB
data_in[9] => data_t.DATAB
data_in[10] => data_t.DATAB
data_in[11] => data_t.DATAB
data_in[12] => data_t.DATAB
data_in[13] => data_t.DATAB
data_in[14] => data_t.DATAB
data_in[15] => data_t.DATAB
data_in[16] => data_t.DATAB
data_in[17] => data_t.DATAB
data_in[18] => data_t.DATAB
data_in[19] => data_t.DATAB
data_in[20] => data_t.DATAB
data_in[21] => data_t.DATAB
data_in[22] => data_t.DATAB
data_in[23] => data_t.DATAB
data_in[24] => data_t.DATAB
data_in[25] => data_t.DATAB
data_in[26] => data_t.DATAB
data_in[27] => data_t.DATAB
data_in[28] => data_t.DATAB
data_in[29] => data_t.DATAB
data_in[30] => data_t.DATAB
data_in[31] => data_t.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rwn => rwn_t.DATAB
start => always0.IN1
ready <= state.DB_MAX_OUTPUT_PORT_TYPE
address_test1[0] => Add0.IN32
address_test1[0] => Mux8.IN6
address_test1[0] => Mux9.IN6
address_test1[0] => Mux10.IN6
address_test1[0] => Mux11.IN6
address_test1[0] => Mux12.IN6
address_test1[0] => Mux13.IN6
address_test1[0] => Mux14.IN6
address_test1[0] => Mux15.IN6
address_test1[0] => Add2.IN32
address_test1[0] => Mux24.IN6
address_test1[0] => Mux25.IN6
address_test1[0] => Mux26.IN6
address_test1[0] => Mux27.IN6
address_test1[0] => Mux28.IN6
address_test1[0] => Mux29.IN6
address_test1[0] => Mux30.IN6
address_test1[0] => Mux31.IN6
address_test1[1] => Add0.IN31
address_test1[1] => Add1.IN30
address_test1[1] => Add2.IN31
address_test1[1] => Mux24.IN5
address_test1[1] => Mux25.IN5
address_test1[1] => Mux26.IN5
address_test1[1] => Mux27.IN5
address_test1[1] => Mux28.IN5
address_test1[1] => Mux29.IN5
address_test1[1] => Mux30.IN5
address_test1[1] => Mux31.IN5
address_test1[2] => Add0.IN30
address_test1[2] => Add1.IN29
address_test1[2] => Add2.IN30
address_test1[2] => Mux24.IN4
address_test1[2] => Mux25.IN4
address_test1[2] => Mux26.IN4
address_test1[2] => Mux27.IN4
address_test1[2] => Mux28.IN4
address_test1[2] => Mux29.IN4
address_test1[2] => Mux30.IN4
address_test1[2] => Mux31.IN4
address_test1[3] => Add0.IN29
address_test1[3] => Add1.IN28
address_test1[3] => Add2.IN29
address_test1[3] => Mux24.IN3
address_test1[3] => Mux25.IN3
address_test1[3] => Mux26.IN3
address_test1[3] => Mux27.IN3
address_test1[3] => Mux28.IN3
address_test1[3] => Mux29.IN3
address_test1[3] => Mux30.IN3
address_test1[3] => Mux31.IN3
address_test1[4] => Add0.IN28
address_test1[4] => Add1.IN27
address_test1[4] => Add2.IN28
address_test1[4] => Mux24.IN2
address_test1[4] => Mux25.IN2
address_test1[4] => Mux26.IN2
address_test1[4] => Mux27.IN2
address_test1[4] => Mux28.IN2
address_test1[4] => Mux29.IN2
address_test1[4] => Mux30.IN2
address_test1[4] => Mux31.IN2
address_test1[5] => Add0.IN27
address_test1[5] => Add1.IN26
address_test1[5] => Add2.IN27
address_test1[5] => Mux24.IN1
address_test1[5] => Mux25.IN1
address_test1[5] => Mux26.IN1
address_test1[5] => Mux27.IN1
address_test1[5] => Mux28.IN1
address_test1[5] => Mux29.IN1
address_test1[5] => Mux30.IN1
address_test1[5] => Mux31.IN1
address_test1[6] => Add0.IN26
address_test1[6] => Add1.IN25
address_test1[6] => Add2.IN26
address_test1[6] => Mux24.IN0
address_test1[6] => Mux25.IN0
address_test1[6] => Mux26.IN0
address_test1[6] => Mux27.IN0
address_test1[6] => Mux28.IN0
address_test1[6] => Mux29.IN0
address_test1[6] => Mux30.IN0
address_test1[6] => Mux31.IN0
address_test1[7] => Add0.IN25
address_test1[7] => Add1.IN24
address_test1[7] => Add2.IN25
address_test1[8] => Add0.IN24
address_test1[8] => Add1.IN23
address_test1[8] => Add2.IN24
address_test1[9] => Add0.IN23
address_test1[9] => Add1.IN22
address_test1[9] => Add2.IN23
address_test1[10] => Add0.IN22
address_test1[10] => Add1.IN21
address_test1[10] => Add2.IN22
address_test1[11] => Add0.IN21
address_test1[11] => Add1.IN20
address_test1[11] => Add2.IN21
address_test1[12] => Add0.IN20
address_test1[12] => Add1.IN19
address_test1[12] => Add2.IN20
address_test1[13] => Add0.IN19
address_test1[13] => Add1.IN18
address_test1[13] => Add2.IN19
address_test1[14] => Add0.IN18
address_test1[14] => Add1.IN17
address_test1[14] => Add2.IN18
address_test1[15] => Add0.IN17
address_test1[15] => Add1.IN16
address_test1[15] => Add2.IN17
address_test1[16] => ~NO_FANOUT~
address_test1[17] => ~NO_FANOUT~
address_test1[18] => ~NO_FANOUT~
address_test1[19] => ~NO_FANOUT~
address_test1[20] => ~NO_FANOUT~
address_test1[21] => ~NO_FANOUT~
address_test1[22] => ~NO_FANOUT~
address_test1[23] => ~NO_FANOUT~
address_test1[24] => ~NO_FANOUT~
address_test1[25] => ~NO_FANOUT~
address_test1[26] => ~NO_FANOUT~
address_test1[27] => ~NO_FANOUT~
address_test1[28] => ~NO_FANOUT~
address_test1[29] => ~NO_FANOUT~
address_test1[30] => ~NO_FANOUT~
address_test1[31] => ~NO_FANOUT~
address_test2[0] => Add3.IN32
address_test2[0] => Mux40.IN6
address_test2[0] => Mux41.IN6
address_test2[0] => Mux42.IN6
address_test2[0] => Mux43.IN6
address_test2[0] => Mux44.IN6
address_test2[0] => Mux45.IN6
address_test2[0] => Mux46.IN6
address_test2[0] => Mux47.IN6
address_test2[0] => Add5.IN32
address_test2[0] => Mux56.IN6
address_test2[0] => Mux57.IN6
address_test2[0] => Mux58.IN6
address_test2[0] => Mux59.IN6
address_test2[0] => Mux60.IN6
address_test2[0] => Mux61.IN6
address_test2[0] => Mux62.IN6
address_test2[0] => Mux63.IN6
address_test2[1] => Add3.IN31
address_test2[1] => Add4.IN30
address_test2[1] => Add5.IN31
address_test2[1] => Mux56.IN5
address_test2[1] => Mux57.IN5
address_test2[1] => Mux58.IN5
address_test2[1] => Mux59.IN5
address_test2[1] => Mux60.IN5
address_test2[1] => Mux61.IN5
address_test2[1] => Mux62.IN5
address_test2[1] => Mux63.IN5
address_test2[2] => Add3.IN30
address_test2[2] => Add4.IN29
address_test2[2] => Add5.IN30
address_test2[2] => Mux56.IN4
address_test2[2] => Mux57.IN4
address_test2[2] => Mux58.IN4
address_test2[2] => Mux59.IN4
address_test2[2] => Mux60.IN4
address_test2[2] => Mux61.IN4
address_test2[2] => Mux62.IN4
address_test2[2] => Mux63.IN4
address_test2[3] => Add3.IN29
address_test2[3] => Add4.IN28
address_test2[3] => Add5.IN29
address_test2[3] => Mux56.IN3
address_test2[3] => Mux57.IN3
address_test2[3] => Mux58.IN3
address_test2[3] => Mux59.IN3
address_test2[3] => Mux60.IN3
address_test2[3] => Mux61.IN3
address_test2[3] => Mux62.IN3
address_test2[3] => Mux63.IN3
address_test2[4] => Add3.IN28
address_test2[4] => Add4.IN27
address_test2[4] => Add5.IN28
address_test2[4] => Mux56.IN2
address_test2[4] => Mux57.IN2
address_test2[4] => Mux58.IN2
address_test2[4] => Mux59.IN2
address_test2[4] => Mux60.IN2
address_test2[4] => Mux61.IN2
address_test2[4] => Mux62.IN2
address_test2[4] => Mux63.IN2
address_test2[5] => Add3.IN27
address_test2[5] => Add4.IN26
address_test2[5] => Add5.IN27
address_test2[5] => Mux56.IN1
address_test2[5] => Mux57.IN1
address_test2[5] => Mux58.IN1
address_test2[5] => Mux59.IN1
address_test2[5] => Mux60.IN1
address_test2[5] => Mux61.IN1
address_test2[5] => Mux62.IN1
address_test2[5] => Mux63.IN1
address_test2[6] => Add3.IN26
address_test2[6] => Add4.IN25
address_test2[6] => Add5.IN26
address_test2[6] => Mux56.IN0
address_test2[6] => Mux57.IN0
address_test2[6] => Mux58.IN0
address_test2[6] => Mux59.IN0
address_test2[6] => Mux60.IN0
address_test2[6] => Mux61.IN0
address_test2[6] => Mux62.IN0
address_test2[6] => Mux63.IN0
address_test2[7] => Add3.IN25
address_test2[7] => Add4.IN24
address_test2[7] => Add5.IN25
address_test2[8] => Add3.IN24
address_test2[8] => Add4.IN23
address_test2[8] => Add5.IN24
address_test2[9] => Add3.IN23
address_test2[9] => Add4.IN22
address_test2[9] => Add5.IN23
address_test2[10] => Add3.IN22
address_test2[10] => Add4.IN21
address_test2[10] => Add5.IN22
address_test2[11] => Add3.IN21
address_test2[11] => Add4.IN20
address_test2[11] => Add5.IN21
address_test2[12] => Add3.IN20
address_test2[12] => Add4.IN19
address_test2[12] => Add5.IN20
address_test2[13] => Add3.IN19
address_test2[13] => Add4.IN18
address_test2[13] => Add5.IN19
address_test2[14] => Add3.IN18
address_test2[14] => Add4.IN17
address_test2[14] => Add5.IN18
address_test2[15] => Add3.IN17
address_test2[15] => Add4.IN16
address_test2[15] => Add5.IN17
address_test2[16] => ~NO_FANOUT~
address_test2[17] => ~NO_FANOUT~
address_test2[18] => ~NO_FANOUT~
address_test2[19] => ~NO_FANOUT~
address_test2[20] => ~NO_FANOUT~
address_test2[21] => ~NO_FANOUT~
address_test2[22] => ~NO_FANOUT~
address_test2[23] => ~NO_FANOUT~
address_test2[24] => ~NO_FANOUT~
address_test2[25] => ~NO_FANOUT~
address_test2[26] => ~NO_FANOUT~
address_test2[27] => ~NO_FANOUT~
address_test2[28] => ~NO_FANOUT~
address_test2[29] => ~NO_FANOUT~
address_test2[30] => ~NO_FANOUT~
address_test2[31] => ~NO_FANOUT~
address_test3[0] => Add6.IN32
address_test3[0] => Mux72.IN6
address_test3[0] => Mux73.IN6
address_test3[0] => Mux74.IN6
address_test3[0] => Mux75.IN6
address_test3[0] => Mux76.IN6
address_test3[0] => Mux77.IN6
address_test3[0] => Mux78.IN6
address_test3[0] => Mux79.IN6
address_test3[0] => Add8.IN32
address_test3[0] => Mux88.IN6
address_test3[0] => Mux89.IN6
address_test3[0] => Mux90.IN6
address_test3[0] => Mux91.IN6
address_test3[0] => Mux92.IN6
address_test3[0] => Mux93.IN6
address_test3[0] => Mux94.IN6
address_test3[0] => Mux95.IN6
address_test3[1] => Add6.IN31
address_test3[1] => Add7.IN30
address_test3[1] => Add8.IN31
address_test3[1] => Mux88.IN5
address_test3[1] => Mux89.IN5
address_test3[1] => Mux90.IN5
address_test3[1] => Mux91.IN5
address_test3[1] => Mux92.IN5
address_test3[1] => Mux93.IN5
address_test3[1] => Mux94.IN5
address_test3[1] => Mux95.IN5
address_test3[2] => Add6.IN30
address_test3[2] => Add7.IN29
address_test3[2] => Add8.IN30
address_test3[2] => Mux88.IN4
address_test3[2] => Mux89.IN4
address_test3[2] => Mux90.IN4
address_test3[2] => Mux91.IN4
address_test3[2] => Mux92.IN4
address_test3[2] => Mux93.IN4
address_test3[2] => Mux94.IN4
address_test3[2] => Mux95.IN4
address_test3[3] => Add6.IN29
address_test3[3] => Add7.IN28
address_test3[3] => Add8.IN29
address_test3[3] => Mux88.IN3
address_test3[3] => Mux89.IN3
address_test3[3] => Mux90.IN3
address_test3[3] => Mux91.IN3
address_test3[3] => Mux92.IN3
address_test3[3] => Mux93.IN3
address_test3[3] => Mux94.IN3
address_test3[3] => Mux95.IN3
address_test3[4] => Add6.IN28
address_test3[4] => Add7.IN27
address_test3[4] => Add8.IN28
address_test3[4] => Mux88.IN2
address_test3[4] => Mux89.IN2
address_test3[4] => Mux90.IN2
address_test3[4] => Mux91.IN2
address_test3[4] => Mux92.IN2
address_test3[4] => Mux93.IN2
address_test3[4] => Mux94.IN2
address_test3[4] => Mux95.IN2
address_test3[5] => Add6.IN27
address_test3[5] => Add7.IN26
address_test3[5] => Add8.IN27
address_test3[5] => Mux88.IN1
address_test3[5] => Mux89.IN1
address_test3[5] => Mux90.IN1
address_test3[5] => Mux91.IN1
address_test3[5] => Mux92.IN1
address_test3[5] => Mux93.IN1
address_test3[5] => Mux94.IN1
address_test3[5] => Mux95.IN1
address_test3[6] => Add6.IN26
address_test3[6] => Add7.IN25
address_test3[6] => Add8.IN26
address_test3[6] => Mux88.IN0
address_test3[6] => Mux89.IN0
address_test3[6] => Mux90.IN0
address_test3[6] => Mux91.IN0
address_test3[6] => Mux92.IN0
address_test3[6] => Mux93.IN0
address_test3[6] => Mux94.IN0
address_test3[6] => Mux95.IN0
address_test3[7] => Add6.IN25
address_test3[7] => Add7.IN24
address_test3[7] => Add8.IN25
address_test3[8] => Add6.IN24
address_test3[8] => Add7.IN23
address_test3[8] => Add8.IN24
address_test3[9] => Add6.IN23
address_test3[9] => Add7.IN22
address_test3[9] => Add8.IN23
address_test3[10] => Add6.IN22
address_test3[10] => Add7.IN21
address_test3[10] => Add8.IN22
address_test3[11] => Add6.IN21
address_test3[11] => Add7.IN20
address_test3[11] => Add8.IN21
address_test3[12] => Add6.IN20
address_test3[12] => Add7.IN19
address_test3[12] => Add8.IN20
address_test3[13] => Add6.IN19
address_test3[13] => Add7.IN18
address_test3[13] => Add8.IN19
address_test3[14] => Add6.IN18
address_test3[14] => Add7.IN17
address_test3[14] => Add8.IN18
address_test3[15] => Add6.IN17
address_test3[15] => Add7.IN16
address_test3[15] => Add8.IN17
address_test3[16] => ~NO_FANOUT~
address_test3[17] => ~NO_FANOUT~
address_test3[18] => ~NO_FANOUT~
address_test3[19] => ~NO_FANOUT~
address_test3[20] => ~NO_FANOUT~
address_test3[21] => ~NO_FANOUT~
address_test3[22] => ~NO_FANOUT~
address_test3[23] => ~NO_FANOUT~
address_test3[24] => ~NO_FANOUT~
address_test3[25] => ~NO_FANOUT~
address_test3[26] => ~NO_FANOUT~
address_test3[27] => ~NO_FANOUT~
address_test3[28] => ~NO_FANOUT~
address_test3[29] => ~NO_FANOUT~
address_test3[30] => ~NO_FANOUT~
address_test3[31] => ~NO_FANOUT~
data_test1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_test1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_test1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_test1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_test1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_test1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_test1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_test1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_test1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_test1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_test1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_test1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_test1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_test1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_test1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_test1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_test1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_test1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_test1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_test1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_test1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_test1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_test1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_test1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_test1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_test1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_test1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_test1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_test1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_test1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_test1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_test1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_test2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
data_test2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
data_test2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
data_test2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
data_test2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
data_test2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
data_test2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
data_test2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
data_test2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
data_test2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
data_test2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
data_test2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
data_test2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
data_test2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
data_test2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
data_test2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
data_test2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
data_test2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
data_test2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
data_test2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
data_test2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
data_test2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
data_test2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
data_test2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
data_test2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
data_test2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
data_test2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
data_test2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
data_test2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
data_test2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
data_test2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
data_test2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
data_test3[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
data_test3[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
data_test3[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
data_test3[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
data_test3[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
data_test3[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
data_test3[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
data_test3[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
data_test3[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
data_test3[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
data_test3[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
data_test3[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
data_test3[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
data_test3[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
data_test3[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
data_test3[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
data_test3[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
data_test3[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
data_test3[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
data_test3[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
data_test3[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
data_test3[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
data_test3[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
data_test3[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
data_test3[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
data_test3[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
data_test3[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
data_test3[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
data_test3[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
data_test3[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
data_test3[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
data_test3[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|TOT|DesignCPU:inst1
flag <= DFFwithCLR:inst5.Q
CLK => DFFwithCLR:inst5.CLK
CLK => DFFwithSET:inst46.CLK
CLK => CAD:inst17.CLK
READY => inst87.IN0
READY => DFFwithSET:inst46.D
RESET => DFFwithSET:inst46.SET
RESET => CAD:inst17.reset
RESET => Mapper:inst4.RESET
RESET => DFFwithCLR:inst5.RESET
romAddr[0] <= CAD:inst17.out[0]
romAddr[1] <= CAD:inst17.out[1]
romAddr[2] <= CAD:inst17.out[2]
romAddr[3] <= CAD:inst17.out[3]
romAddr[4] <= CAD:inst17.out[4]
romAddr[5] <= CAD:inst17.out[5]
romAddr[6] <= CAD:inst17.out[6]
muxAddr[0] <= MUX2_4_7BIT:inst2.result[0]
muxAddr[1] <= MUX2_4_7BIT:inst2.result[1]
muxAddr[2] <= MUX2_4_7BIT:inst2.result[2]
muxAddr[3] <= MUX2_4_7BIT:inst2.result[3]
muxAddr[4] <= MUX2_4_7BIT:inst2.result[4]
muxAddr[5] <= MUX2_4_7BIT:inst2.result[5]
muxAddr[6] <= MUX2_4_7BIT:inst2.result[6]
IRIN[0] => Mapper:inst4.IR[0]
IRIN[1] => Mapper:inst4.IR[1]
IRIN[2] => Mapper:inst4.IR[2]
IRIN[3] => Mapper:inst4.IR[3]
IRIN[4] => Mapper:inst4.IR[4]
IRIN[5] => Mapper:inst4.IR[5]
IRIN[6] => Mapper:inst4.IR[6]
IRIN[7] => Mapper:inst4.IR[7]
Z => inst9.IN0
DR[31] => inst8.IN0
FLAGOFF => DFFwithCLR:inst5.CLR
memstart <= inst18.DB_MAX_OUTPUT_PORT_TYPE
RW <= GenSignals:inst14.RW
CntrlSignal[0] <= GenSignals:inst14.CntrlSignal[0]
CntrlSignal[1] <= GenSignals:inst14.CntrlSignal[1]
CntrlSignal[2] <= GenSignals:inst14.CntrlSignal[2]
CntrlSignal[3] <= GenSignals:inst14.CntrlSignal[3]
CntrlSignal[4] <= GenSignals:inst14.CntrlSignal[4]
CntrlSignal[5] <= GenSignals:inst14.CntrlSignal[5]
CntrlSignal[6] <= GenSignals:inst14.CntrlSignal[6]
CntrlSignal[7] <= GenSignals:inst14.CntrlSignal[7]
CntrlSignal[8] <= GenSignals:inst14.CntrlSignal[8]
CntrlSignal[9] <= GenSignals:inst14.CntrlSignal[9]
CntrlSignal[10] <= GenSignals:inst14.CntrlSignal[10]
CntrlSignal[11] <= GenSignals:inst14.CntrlSignal[11]
CntrlSignal[12] <= GenSignals:inst14.CntrlSignal[12]
CntrlSignal[13] <= GenSignals:inst14.CntrlSignal[13]
CntrlSignal[14] <= GenSignals:inst14.CntrlSignal[14]
CntrlSignal[15] <= GenSignals:inst14.CntrlSignal[15]
CntrlSignal[16] <= GenSignals:inst14.CntrlSignal[16]
CntrlSignal[17] <= GenSignals:inst14.CntrlSignal[17]
CntrlSignal[18] <= GenSignals:inst14.CntrlSignal[18]
CntrlSignal[19] <= GenSignals:inst14.CntrlSignal[19]
CntrlSignal[20] <= GenSignals:inst14.CntrlSignal[20]
CntrlSignal[21] <= GenSignals:inst14.CntrlSignal[21]
CntrlSignal[22] <= GenSignals:inst14.CntrlSignal[22]
CntrlSignal[23] <= GenSignals:inst14.CntrlSignal[23]
CntrlSignal[24] <= GenSignals:inst14.CntrlSignal[24]
CntrlSignal[25] <= GenSignals:inst14.CntrlSignal[25]
CntrlSignal[26] <= GenSignals:inst14.CntrlSignal[26]
CntrlSignal[27] <= GenSignals:inst14.CntrlSignal[27]
CntrlSignal[28] <= GenSignals:inst14.CntrlSignal[28]
CntrlSignal[29] <= GenSignals:inst14.CntrlSignal[29]
CntrlSignal[30] <= GenSignals:inst14.CntrlSignal[30]
N => ~NO_FANOUT~


|TOT|DesignCPU:inst1|DFFwithCLR:inst5
Q <= DFF_OK:inst3.Q
CLK => DFF_OK:inst3.CLK
D => inst2.IN0
CLR => inst1.IN0
RESET => DFF_OK:inst3.RERSET


|TOT|DesignCPU:inst1|DFFwithCLR:inst5|DFF_OK:inst3
Q <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D => inst2.IN1
RERSET => inst7.IN0
CLK => inst6.IN2
CLK => inst5.IN1


|TOT|DesignCPU:inst1|GenSignals:inst14
FLAG <= FLAGON.DB_MAX_OUTPUT_PORT_TYPE
F1[0] => dec4to16:inst.data[0]
F1[1] => dec4to16:inst.data[1]
F1[2] => dec4to16:inst.data[2]
F1[3] => dec4to16:inst.data[3]
START <= inst41.DB_MAX_OUTPUT_PORT_TYPE
F3[0] => dec4to16:cdc.data[0]
F3[1] => dec4to16:cdc.data[1]
F3[2] => dec4to16:cdc.data[2]
F3[3] => dec4to16:cdc.data[3]
F2[0] => dec4to16:inst1.data[0]
F2[1] => dec4to16:inst1.data[1]
F2[2] => dec4to16:inst1.data[2]
F2[3] => dec4to16:inst1.data[3]
RW <= inst139.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[0] <= Encoder4to2:inst15.O[0]
CntrlSignal[1] <= Encoder4to2:inst15.O[1]
CntrlSignal[2] <= Encoder8to3:inst7.O[0]
CntrlSignal[3] <= Encoder8to3:inst7.O[1]
CntrlSignal[4] <= Encoder8to3:inst7.O[2]
CntrlSignal[5] <= RIR.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[7] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[8] <= inst51.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[9] <= inst52.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[10] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[11] <= MPCTCPP.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[12] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[13] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[14] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[15] <= MTOP0.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[16] <= MPCTOP1-0.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[17] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[18] <= CntrlSignal.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[19] <= CntrlSignal.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[20] <= CntrlSignal.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[21] <= CntrlSignal.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[22] <= CntrlSignal.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[23] <= CntrlSignal.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[24] <= inst50.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[25] <= PCTT1.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[26] <= LVTT2.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[27] <= inst49.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[28] <= CLROP3-2.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[29] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
CntrlSignal[30] <= LVTT2.DB_MAX_OUTPUT_PORT_TYPE
CD[0] => inst34.IN0
CD[0] => inst37.IN1
CD[1] => inst33.IN0
CD[1] => inst37.IN0
scen => inst2.IN1
scen => inst43.IN1
scen => inst46.IN1
scen => inst47.IN1
scen => inst48.IN1
scen => inst49.IN1
scen => inst50.IN1
scen => inst51.IN1
scen => inst52.IN1
scen => inst53.IN1


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component
data[0] => decode_ogf:auto_generated.data[0]
data[1] => decode_ogf:auto_generated.data[1]
data[2] => decode_ogf:auto_generated.data[2]
data[3] => decode_ogf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ogf:auto_generated.eq[0]
eq[1] <= decode_ogf:auto_generated.eq[1]
eq[2] <= decode_ogf:auto_generated.eq[2]
eq[3] <= decode_ogf:auto_generated.eq[3]
eq[4] <= decode_ogf:auto_generated.eq[4]
eq[5] <= decode_ogf:auto_generated.eq[5]
eq[6] <= decode_ogf:auto_generated.eq[6]
eq[7] <= decode_ogf:auto_generated.eq[7]
eq[8] <= decode_ogf:auto_generated.eq[8]
eq[9] <= decode_ogf:auto_generated.eq[9]
eq[10] <= decode_ogf:auto_generated.eq[10]
eq[11] <= decode_ogf:auto_generated.eq[11]
eq[12] <= decode_ogf:auto_generated.eq[12]
eq[13] <= decode_ogf:auto_generated.eq[13]
eq[14] <= decode_ogf:auto_generated.eq[14]
eq[15] <= decode_ogf:auto_generated.eq[15]


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc|lpm_decode:LPM_DECODE_component
data[0] => decode_ogf:auto_generated.data[0]
data[1] => decode_ogf:auto_generated.data[1]
data[2] => decode_ogf:auto_generated.data[2]
data[3] => decode_ogf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ogf:auto_generated.eq[0]
eq[1] <= decode_ogf:auto_generated.eq[1]
eq[2] <= decode_ogf:auto_generated.eq[2]
eq[3] <= decode_ogf:auto_generated.eq[3]
eq[4] <= decode_ogf:auto_generated.eq[4]
eq[5] <= decode_ogf:auto_generated.eq[5]
eq[6] <= decode_ogf:auto_generated.eq[6]
eq[7] <= decode_ogf:auto_generated.eq[7]
eq[8] <= decode_ogf:auto_generated.eq[8]
eq[9] <= decode_ogf:auto_generated.eq[9]
eq[10] <= decode_ogf:auto_generated.eq[10]
eq[11] <= decode_ogf:auto_generated.eq[11]
eq[12] <= decode_ogf:auto_generated.eq[12]
eq[13] <= decode_ogf:auto_generated.eq[13]
eq[14] <= decode_ogf:auto_generated.eq[14]
eq[15] <= decode_ogf:auto_generated.eq[15]


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:cdc|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1|lpm_decode:LPM_DECODE_component
data[0] => decode_ogf:auto_generated.data[0]
data[1] => decode_ogf:auto_generated.data[1]
data[2] => decode_ogf:auto_generated.data[2]
data[3] => decode_ogf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ogf:auto_generated.eq[0]
eq[1] <= decode_ogf:auto_generated.eq[1]
eq[2] <= decode_ogf:auto_generated.eq[2]
eq[3] <= decode_ogf:auto_generated.eq[3]
eq[4] <= decode_ogf:auto_generated.eq[4]
eq[5] <= decode_ogf:auto_generated.eq[5]
eq[6] <= decode_ogf:auto_generated.eq[6]
eq[7] <= decode_ogf:auto_generated.eq[7]
eq[8] <= decode_ogf:auto_generated.eq[8]
eq[9] <= decode_ogf:auto_generated.eq[9]
eq[10] <= decode_ogf:auto_generated.eq[10]
eq[11] <= decode_ogf:auto_generated.eq[11]
eq[12] <= decode_ogf:auto_generated.eq[12]
eq[13] <= decode_ogf:auto_generated.eq[13]
eq[14] <= decode_ogf:auto_generated.eq[14]
eq[15] <= decode_ogf:auto_generated.eq[15]


|TOT|DesignCPU:inst1|GenSignals:inst14|dec4to16:inst1|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOT|DesignCPU:inst1|GenSignals:inst14|Encoder8to3:inst7
O[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
W1 => inst.IN0
W5 => inst.IN1
W5 => inst3.IN3
W7 => inst.IN2
W7 => inst2.IN2
W7 => inst3.IN2
W3 => inst.IN3
W3 => inst2.IN3
W2 => inst2.IN0
W6 => inst2.IN1
W6 => inst3.IN1
W4 => inst3.IN0
W0 => ~NO_FANOUT~


|TOT|DesignCPU:inst1|GenSignals:inst14|Encoder4to2:inst15
O[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
W3 => inst.IN0
W3 => inst1.IN0
W1 => inst.IN1
W2 => inst1.IN1
W0 => ~NO_FANOUT~


|TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst20
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|GenSignals:inst14|BMA:inst21
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|TOT|DesignCPU:inst1|GenSignals:inst14|BMA:inst21|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>


|TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst22
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|GenSignals:inst14|BPA:inst23
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|TOT|DesignCPU:inst1|GenSignals:inst14|BPA:inst23|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>


|TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst24
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|TOT|DesignCPU:inst1|GenSignals:inst14|SHIFT4L:inst25|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst26
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|GenSignals:inst14|B:inst28
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|TOT|DesignCPU:inst1|GenSignals:inst14|B:inst28|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst27
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|GenSignals:inst14|AANDB:inst29
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|TOT|DesignCPU:inst1|GenSignals:inst14|AANDB:inst29|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst30
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|GenSignals:inst14|AORB:inst31
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|TOT|DesignCPU:inst1|GenSignals:inst14|AORB:inst31|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|TOT|DesignCPU:inst1|GenSignals:inst14|triBus_6bit:inst35
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|GenSignals:inst14|AN:inst54
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|TOT|DesignCPU:inst1|GenSignals:inst14|AN:inst54|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|TOT|DesignCPU:inst1|DFFwithSET:inst46
Q <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst5.IN1
CLK => inst6.IN2
D => inst2.IN1
SET => inst7.IN0


|TOT|DesignCPU:inst1|rom:inst
address[0] => Mux0.IN134
address[0] => Mux1.IN134
address[0] => Mux2.IN134
address[0] => Mux3.IN134
address[0] => Mux4.IN134
address[0] => Mux5.IN134
address[0] => Mux6.IN134
address[0] => Mux7.IN134
address[0] => Mux8.IN134
address[0] => Mux9.IN134
address[0] => Mux10.IN134
address[0] => Mux11.IN134
address[0] => Mux12.IN134
address[0] => Mux13.IN134
address[0] => Mux14.IN134
address[0] => Mux15.IN134
address[0] => Mux16.IN134
address[0] => Mux17.IN134
address[0] => Mux18.IN134
address[0] => Mux19.IN134
address[0] => Mux20.IN134
address[0] => Mux21.IN134
address[0] => Mux22.IN134
address[1] => Mux0.IN133
address[1] => Mux1.IN133
address[1] => Mux2.IN133
address[1] => Mux3.IN133
address[1] => Mux4.IN133
address[1] => Mux5.IN133
address[1] => Mux6.IN133
address[1] => Mux7.IN133
address[1] => Mux8.IN133
address[1] => Mux9.IN133
address[1] => Mux10.IN133
address[1] => Mux11.IN133
address[1] => Mux12.IN133
address[1] => Mux13.IN133
address[1] => Mux14.IN133
address[1] => Mux15.IN133
address[1] => Mux16.IN133
address[1] => Mux17.IN133
address[1] => Mux18.IN133
address[1] => Mux19.IN133
address[1] => Mux20.IN133
address[1] => Mux21.IN133
address[1] => Mux22.IN133
address[2] => Mux0.IN132
address[2] => Mux1.IN132
address[2] => Mux2.IN132
address[2] => Mux3.IN132
address[2] => Mux4.IN132
address[2] => Mux5.IN132
address[2] => Mux6.IN132
address[2] => Mux7.IN132
address[2] => Mux8.IN132
address[2] => Mux9.IN132
address[2] => Mux10.IN132
address[2] => Mux11.IN132
address[2] => Mux12.IN132
address[2] => Mux13.IN132
address[2] => Mux14.IN132
address[2] => Mux15.IN132
address[2] => Mux16.IN132
address[2] => Mux17.IN132
address[2] => Mux18.IN132
address[2] => Mux19.IN132
address[2] => Mux20.IN132
address[2] => Mux21.IN132
address[2] => Mux22.IN132
address[3] => Mux0.IN131
address[3] => Mux1.IN131
address[3] => Mux2.IN131
address[3] => Mux3.IN131
address[3] => Mux4.IN131
address[3] => Mux5.IN131
address[3] => Mux6.IN131
address[3] => Mux7.IN131
address[3] => Mux8.IN131
address[3] => Mux9.IN131
address[3] => Mux10.IN131
address[3] => Mux11.IN131
address[3] => Mux12.IN131
address[3] => Mux13.IN131
address[3] => Mux14.IN131
address[3] => Mux15.IN131
address[3] => Mux16.IN131
address[3] => Mux17.IN131
address[3] => Mux18.IN131
address[3] => Mux19.IN131
address[3] => Mux20.IN131
address[3] => Mux21.IN131
address[3] => Mux22.IN131
address[4] => Mux0.IN130
address[4] => Mux1.IN130
address[4] => Mux2.IN130
address[4] => Mux3.IN130
address[4] => Mux4.IN130
address[4] => Mux5.IN130
address[4] => Mux6.IN130
address[4] => Mux7.IN130
address[4] => Mux8.IN130
address[4] => Mux9.IN130
address[4] => Mux10.IN130
address[4] => Mux11.IN130
address[4] => Mux12.IN130
address[4] => Mux13.IN130
address[4] => Mux14.IN130
address[4] => Mux15.IN130
address[4] => Mux16.IN130
address[4] => Mux17.IN130
address[4] => Mux18.IN130
address[4] => Mux19.IN130
address[4] => Mux20.IN130
address[4] => Mux21.IN130
address[4] => Mux22.IN130
address[5] => Mux0.IN129
address[5] => Mux1.IN129
address[5] => Mux2.IN129
address[5] => Mux3.IN129
address[5] => Mux4.IN129
address[5] => Mux5.IN129
address[5] => Mux6.IN129
address[5] => Mux7.IN129
address[5] => Mux8.IN129
address[5] => Mux9.IN129
address[5] => Mux10.IN129
address[5] => Mux11.IN129
address[5] => Mux12.IN129
address[5] => Mux13.IN129
address[5] => Mux14.IN129
address[5] => Mux15.IN129
address[5] => Mux16.IN129
address[5] => Mux17.IN129
address[5] => Mux18.IN129
address[5] => Mux19.IN129
address[5] => Mux20.IN129
address[5] => Mux21.IN129
address[5] => Mux22.IN129
address[6] => Mux0.IN128
address[6] => Mux1.IN128
address[6] => Mux2.IN128
address[6] => Mux3.IN128
address[6] => Mux4.IN128
address[6] => Mux5.IN128
address[6] => Mux6.IN128
address[6] => Mux7.IN128
address[6] => Mux8.IN128
address[6] => Mux9.IN128
address[6] => Mux10.IN128
address[6] => Mux11.IN128
address[6] => Mux12.IN128
address[6] => Mux13.IN128
address[6] => Mux14.IN128
address[6] => Mux15.IN128
address[6] => Mux16.IN128
address[6] => Mux17.IN128
address[6] => Mux18.IN128
address[6] => Mux19.IN128
address[6] => Mux20.IN128
address[6] => Mux21.IN128
address[6] => Mux22.IN128
data[0] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOT|DesignCPU:inst1|CAD:inst17
out[0] <= REG_7BIT:zvc.O[0]
out[1] <= REG_7BIT:zvc.O[1]
out[2] <= REG_7BIT:zvc.O[2]
out[3] <= REG_7BIT:zvc.O[3]
out[4] <= REG_7BIT:zvc.O[4]
out[5] <= REG_7BIT:zvc.O[5]
out[6] <= REG_7BIT:zvc.O[6]
reset => REG_7BIT:zvc.RESET
load => REG_7BIT:zvc.LOAD
CLK => REG_7BIT:zvc.CLK
Inp[0] => REG_7BIT:zvc.In[0]
Inp[1] => REG_7BIT:zvc.In[1]
Inp[2] => REG_7BIT:zvc.In[2]
Inp[3] => REG_7BIT:zvc.In[3]
Inp[4] => REG_7BIT:zvc.In[4]
Inp[5] => REG_7BIT:zvc.In[5]
Inp[6] => REG_7BIT:zvc.In[6]


|TOT|DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => MUX2_3_7BIT:inst3.data1x[0]
In[1] => MUX2_3_7BIT:inst3.data1x[1]
In[2] => MUX2_3_7BIT:inst3.data1x[2]
In[3] => MUX2_3_7BIT:inst3.data1x[3]
In[4] => MUX2_3_7BIT:inst3.data1x[4]
In[5] => MUX2_3_7BIT:inst3.data1x[5]
In[6] => MUX2_3_7BIT:inst3.data1x[6]
LOAD => MUX2_3_7BIT:inst3.sel[0]
INC1 => MUX2_3_7BIT:inst3.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK


|TOT|DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]


|TOT|DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_ibe:auto_generated.data[0]
data[0][1] => mux_ibe:auto_generated.data[1]
data[0][2] => mux_ibe:auto_generated.data[2]
data[0][3] => mux_ibe:auto_generated.data[3]
data[0][4] => mux_ibe:auto_generated.data[4]
data[0][5] => mux_ibe:auto_generated.data[5]
data[0][6] => mux_ibe:auto_generated.data[6]
data[1][0] => mux_ibe:auto_generated.data[7]
data[1][1] => mux_ibe:auto_generated.data[8]
data[1][2] => mux_ibe:auto_generated.data[9]
data[1][3] => mux_ibe:auto_generated.data[10]
data[1][4] => mux_ibe:auto_generated.data[11]
data[1][5] => mux_ibe:auto_generated.data[12]
data[1][6] => mux_ibe:auto_generated.data[13]
sel[0] => mux_ibe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ibe:auto_generated.result[0]
result[1] <= mux_ibe:auto_generated.result[1]
result[2] <= mux_ibe:auto_generated.result[2]
result[3] <= mux_ibe:auto_generated.result[3]
result[4] <= mux_ibe:auto_generated.result[4]
result[5] <= mux_ibe:auto_generated.result[5]
result[6] <= mux_ibe:auto_generated.result[6]


|TOT|DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX1_2_7BIT:inst5|LPM_MUX:LPM_MUX_component|mux_ibe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]


|TOT|DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_kbe:auto_generated.data[0]
data[0][1] => mux_kbe:auto_generated.data[1]
data[0][2] => mux_kbe:auto_generated.data[2]
data[0][3] => mux_kbe:auto_generated.data[3]
data[0][4] => mux_kbe:auto_generated.data[4]
data[0][5] => mux_kbe:auto_generated.data[5]
data[0][6] => mux_kbe:auto_generated.data[6]
data[1][0] => mux_kbe:auto_generated.data[7]
data[1][1] => mux_kbe:auto_generated.data[8]
data[1][2] => mux_kbe:auto_generated.data[9]
data[1][3] => mux_kbe:auto_generated.data[10]
data[1][4] => mux_kbe:auto_generated.data[11]
data[1][5] => mux_kbe:auto_generated.data[12]
data[1][6] => mux_kbe:auto_generated.data[13]
data[2][0] => mux_kbe:auto_generated.data[14]
data[2][1] => mux_kbe:auto_generated.data[15]
data[2][2] => mux_kbe:auto_generated.data[16]
data[2][3] => mux_kbe:auto_generated.data[17]
data[2][4] => mux_kbe:auto_generated.data[18]
data[2][5] => mux_kbe:auto_generated.data[19]
data[2][6] => mux_kbe:auto_generated.data[20]
sel[0] => mux_kbe:auto_generated.sel[0]
sel[1] => mux_kbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_kbe:auto_generated.result[0]
result[1] <= mux_kbe:auto_generated.result[1]
result[2] <= mux_kbe:auto_generated.result[2]
result[3] <= mux_kbe:auto_generated.result[3]
result[4] <= mux_kbe:auto_generated.result[4]
result[5] <= mux_kbe:auto_generated.result[5]
result[6] <= mux_kbe:auto_generated.result[6]


|TOT|DesignCPU:inst1|CAD:inst17|REG_7BIT:zvc|MUX2_3_7BIT:inst3|LPM_MUX:LPM_MUX_component|mux_kbe:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data1_wire[0].IN0
data[8] => data1_wire[1].IN0
data[9] => data1_wire[2].IN0
data[10] => data1_wire[3].IN0
data[11] => data1_wire[4].IN0
data[12] => data1_wire[5].IN0
data[13] => data1_wire[6].IN0
data[14] => data2_wire[0].IN0
data[15] => data2_wire[1].IN0
data[16] => data2_wire[2].IN0
data[17] => data2_wire[3].IN0
data[18] => data2_wire[4].IN0
data[19] => data2_wire[5].IN0
data[20] => data2_wire[6].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[6].IN0
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DesignCPU:inst1|MUX2_4_7BIT:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]


|TOT|DesignCPU:inst1|MUX2_4_7BIT:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_mbe:auto_generated.data[0]
data[0][1] => mux_mbe:auto_generated.data[1]
data[0][2] => mux_mbe:auto_generated.data[2]
data[0][3] => mux_mbe:auto_generated.data[3]
data[0][4] => mux_mbe:auto_generated.data[4]
data[0][5] => mux_mbe:auto_generated.data[5]
data[0][6] => mux_mbe:auto_generated.data[6]
data[1][0] => mux_mbe:auto_generated.data[7]
data[1][1] => mux_mbe:auto_generated.data[8]
data[1][2] => mux_mbe:auto_generated.data[9]
data[1][3] => mux_mbe:auto_generated.data[10]
data[1][4] => mux_mbe:auto_generated.data[11]
data[1][5] => mux_mbe:auto_generated.data[12]
data[1][6] => mux_mbe:auto_generated.data[13]
data[2][0] => mux_mbe:auto_generated.data[14]
data[2][1] => mux_mbe:auto_generated.data[15]
data[2][2] => mux_mbe:auto_generated.data[16]
data[2][3] => mux_mbe:auto_generated.data[17]
data[2][4] => mux_mbe:auto_generated.data[18]
data[2][5] => mux_mbe:auto_generated.data[19]
data[2][6] => mux_mbe:auto_generated.data[20]
data[3][0] => mux_mbe:auto_generated.data[21]
data[3][1] => mux_mbe:auto_generated.data[22]
data[3][2] => mux_mbe:auto_generated.data[23]
data[3][3] => mux_mbe:auto_generated.data[24]
data[3][4] => mux_mbe:auto_generated.data[25]
data[3][5] => mux_mbe:auto_generated.data[26]
data[3][6] => mux_mbe:auto_generated.data[27]
sel[0] => mux_mbe:auto_generated.sel[0]
sel[1] => mux_mbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mbe:auto_generated.result[0]
result[1] <= mux_mbe:auto_generated.result[1]
result[2] <= mux_mbe:auto_generated.result[2]
result[3] <= mux_mbe:auto_generated.result[3]
result[4] <= mux_mbe:auto_generated.result[4]
result[5] <= mux_mbe:auto_generated.result[5]
result[6] <= mux_mbe:auto_generated.result[6]


|TOT|DesignCPU:inst1|MUX2_4_7BIT:inst2|LPM_MUX:LPM_MUX_component|mux_mbe:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|TOT|DesignCPU:inst1|Mapper:inst4
MapAddr[0] <= MapAddr.DB_MAX_OUTPUT_PORT_TYPE
MapAddr[1] <= MapAddr.DB_MAX_OUTPUT_PORT_TYPE
MapAddr[2] <= MapAddr.DB_MAX_OUTPUT_PORT_TYPE
MapAddr[3] <= MapAddr.DB_MAX_OUTPUT_PORT_TYPE
MapAddr[4] <= MapAddr.DB_MAX_OUTPUT_PORT_TYPE
MapAddr[5] <= MapAddr.DB_MAX_OUTPUT_PORT_TYPE
MapAddr[6] <= MapAddr.DB_MAX_OUTPUT_PORT_TYPE
IR[0] => decoder4to16:inst1.data[0]
IR[1] => decoder4to16:inst1.data[1]
IR[2] => decoder4to16:inst1.data[2]
IR[3] => decoder4to16:inst1.data[3]
IR[4] => decoder4to16:DSSD.data[0]
IR[5] => decoder4to16:DSSD.data[1]
IR[6] => decoder4to16:DSSD.data[2]
IR[7] => decoder4to16:DSSD.data[3]
RESET => ~NO_FANOUT~


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst47
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|decoder4to16:DSSD
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|TOT|DesignCPU:inst1|Mapper:inst4|decoder4to16:DSSD|lpm_decode:LPM_DECODE_component
data[0] => decode_ogf:auto_generated.data[0]
data[1] => decode_ogf:auto_generated.data[1]
data[2] => decode_ogf:auto_generated.data[2]
data[3] => decode_ogf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ogf:auto_generated.eq[0]
eq[1] <= decode_ogf:auto_generated.eq[1]
eq[2] <= decode_ogf:auto_generated.eq[2]
eq[3] <= decode_ogf:auto_generated.eq[3]
eq[4] <= decode_ogf:auto_generated.eq[4]
eq[5] <= decode_ogf:auto_generated.eq[5]
eq[6] <= decode_ogf:auto_generated.eq[6]
eq[7] <= decode_ogf:auto_generated.eq[7]
eq[8] <= decode_ogf:auto_generated.eq[8]
eq[9] <= decode_ogf:auto_generated.eq[9]
eq[10] <= decode_ogf:auto_generated.eq[10]
eq[11] <= decode_ogf:auto_generated.eq[11]
eq[12] <= decode_ogf:auto_generated.eq[12]
eq[13] <= decode_ogf:auto_generated.eq[13]
eq[14] <= decode_ogf:auto_generated.eq[14]
eq[15] <= decode_ogf:auto_generated.eq[15]


|TOT|DesignCPU:inst1|Mapper:inst4|decoder4to16:DSSD|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOT|DesignCPU:inst1|Mapper:inst4|decoder4to16:inst1
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|TOT|DesignCPU:inst1|Mapper:inst4|decoder4to16:inst1|lpm_decode:LPM_DECODE_component
data[0] => decode_ogf:auto_generated.data[0]
data[1] => decode_ogf:auto_generated.data[1]
data[2] => decode_ogf:auto_generated.data[2]
data[3] => decode_ogf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ogf:auto_generated.eq[0]
eq[1] <= decode_ogf:auto_generated.eq[1]
eq[2] <= decode_ogf:auto_generated.eq[2]
eq[3] <= decode_ogf:auto_generated.eq[3]
eq[4] <= decode_ogf:auto_generated.eq[4]
eq[5] <= decode_ogf:auto_generated.eq[5]
eq[6] <= decode_ogf:auto_generated.eq[6]
eq[7] <= decode_ogf:auto_generated.eq[7]
eq[8] <= decode_ogf:auto_generated.eq[8]
eq[9] <= decode_ogf:auto_generated.eq[9]
eq[10] <= decode_ogf:auto_generated.eq[10]
eq[11] <= decode_ogf:auto_generated.eq[11]
eq[12] <= decode_ogf:auto_generated.eq[12]
eq[13] <= decode_ogf:auto_generated.eq[13]
eq[14] <= decode_ogf:auto_generated.eq[14]
eq[15] <= decode_ogf:auto_generated.eq[15]


|TOT|DesignCPU:inst1|Mapper:inst4|decoder4to16:inst1|lpm_decode:LPM_DECODE_component|decode_ogf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOT|DesignCPU:inst1|Mapper:inst4|IINC:inst79
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|IINC:inst79|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst52
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|ILOAD:inst80
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|ILOAD:inst80|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst59
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|DUP:inst83
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|DUP:inst83|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst64
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|LAND:inst84
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|LAND:inst84|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst65
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|ENVOKE:inst91|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst70
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|IOR:inst87
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|IOR:inst87|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst71
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|retn:inst2
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|retn:inst2|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <VCC>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst76
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|LDC_W:inst88
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|LDC_W:inst88|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst53
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|ISTORE:inst81
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|ISTORE:inst81|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst58
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|ISUB:inst82
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|ISUB:inst82|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst32
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|pushbyte:inst33
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|pushbyte:inst33|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst36
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|GOTO:inst35
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|GOTO:inst35|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst37
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_og8:ag.result[0]
result[1] <= lpm_constant_og8:ag.result[1]
result[2] <= lpm_constant_og8:ag.result[2]
result[3] <= lpm_constant_og8:ag.result[3]
result[4] <= lpm_constant_og8:ag.result[4]
result[5] <= lpm_constant_og8:ag.result[5]
result[6] <= lpm_constant_og8:ag.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]


|TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]


|TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|TOT|DesignCPU:inst1|Mapper:inst4|lADD:inst34|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN33
ROM_DATA[1] => Mux2.IN33
ROM_DATA[2] => Mux1.IN33
ROM_DATA[3] => Mux0.IN33
ROM_DATA[4] => Mux3.IN29
ROM_DATA[5] => Mux2.IN29
ROM_DATA[6] => Mux1.IN29
ROM_DATA[7] => Mux0.IN29
ROM_DATA[8] => Mux3.IN25
ROM_DATA[9] => Mux2.IN25
ROM_DATA[10] => Mux1.IN25
ROM_DATA[11] => Mux0.IN25
ROM_DATA[12] => Mux3.IN21
ROM_DATA[13] => Mux2.IN21
ROM_DATA[14] => Mux1.IN21
ROM_DATA[15] => Mux0.IN21
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst40
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|IFEQ:inst38
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|IFEQ:inst38|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst41
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|IFLT:inst77
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|IFLT:inst77|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst46
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|IF_ICM:inst78|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst60
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|WIDE:inst86
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|WIDE:inst86|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst54
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|POP:inst89
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|POP:inst89|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst61
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|SWAP:inst85
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|SWAP:inst85|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst62
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|LDASP:inst90
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|LDASP:inst90|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>


|TOT|DesignCPU:inst1|Mapper:inst4|TriBus_7bit:inst63
OUT[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst10.DATAIN
IN[1] => inst9.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst7.DATAIN
IN[4] => inst6.DATAIN
IN[5] => inst5.DATAIN
IN[6] => inst.DATAIN
t => inst.OE
t => inst5.OE
t => inst6.OE
t => inst7.OE
t => inst8.OE
t => inst9.OE
t => inst10.OE


|TOT|DesignCPU:inst1|Mapper:inst4|NOP:inst
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|TOT|DesignCPU:inst1|Mapper:inst4|NOP:inst|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>


|TOT|DesignCPU:inst1|INCRIMENTOR:inst3
INCR[0] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
INCR[1] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
INCR[2] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
INCR[3] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
INCR[4] <= inst51.DB_MAX_OUTPUT_PORT_TYPE
INCR[5] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
INCR[6] <= inst57.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst43.IN0
IN[0] => inst41.IN1
IN[0] => inst46.IN0
IN[1] => inst41.IN0
IN[1] => inst46.IN1
IN[2] => inst45.IN0
IN[2] => inst49.IN1
IN[3] => inst48.IN0
IN[3] => inst52.IN1
IN[4] => inst51.IN0
IN[4] => inst55.IN1
IN[5] => inst54.IN0
IN[5] => inst58.IN1
IN[6] => inst57.IN0


|TOT|DesignCPU:inst1|inputlogic:inst10
sel[0] <= Encoder4to2:inst11.O[0]
sel[1] <= Encoder4to2:inst11.O[1]
br1 => inst8.IN0
br1 => inst3.IN0
br0 => inst8.IN1
br0 => inst4.IN0
br0 => inst1.IN1
condition => inst6.IN2
condition => inst5.IN0


|TOT|DesignCPU:inst1|inputlogic:inst10|Encoder4to2:inst11
O[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
W3 => inst.IN0
W3 => inst1.IN0
W1 => inst.IN1
W2 => inst1.IN1
W0 => ~NO_FANOUT~


|TOT|DesignCPU:inst1|MUX2_4_1bit:inst6
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|TOT|DesignCPU:inst1|MUX2_4_1bit:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_fbe:auto_generated.data[0]
data[1][0] => mux_fbe:auto_generated.data[1]
data[2][0] => mux_fbe:auto_generated.data[2]
data[3][0] => mux_fbe:auto_generated.data[3]
sel[0] => mux_fbe:auto_generated.sel[0]
sel[1] => mux_fbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_fbe:auto_generated.result[0]


|TOT|DesignCPU:inst1|MUX2_4_1bit:inst6|LPM_MUX:LPM_MUX_component|mux_fbe:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|TOT|DataPath:inst3
Z <= ALU:inst11.Z
CntrlSignal[0] => mux2to4_32bit:JKN.sel[0]
CntrlSignal[1] => mux2to4_32bit:JKN.sel[1]
CntrlSignal[2] => mux3to8_32bit:inst6.sel[0]
CntrlSignal[3] => mux3to8_32bit:inst6.sel[1]
CntrlSignal[4] => mux3to8_32bit:inst6.sel[2]
CntrlSignal[5] => REG_8bit:IR.LOAD
CntrlSignal[6] => PC:PC.LOAD
CntrlSignal[7] => PC:PC.SELFADD
CntrlSignal[8] => SP_REG_32bit:SP.INC4
CntrlSignal[9] => SP_REG_32bit:SP.DEC4
CntrlSignal[10] => LV:SDDV.LOAD
CntrlSignal[10] => inst10.IN1
CntrlSignal[11] => CPP:KJNVS.LOAD
CntrlSignal[12] => REG_32bit:DR.LOAD
CntrlSignal[13] => REG_32bit:AC.LOAD
CntrlSignal[14] => REG_32bit:TMP.LOAD
CntrlSignal[15] => inst1.IN0
CntrlSignal[16] => inst5.IN0
CntrlSignal[16] => inst1.IN1
CntrlSignal[17] => inst8.IN0
CntrlSignal[17] => inst4.IN1
CntrlSignal[18] => ALU:inst11.control[0]
CntrlSignal[19] => ALU:inst11.control[1]
CntrlSignal[20] => ALU:inst11.control[2]
CntrlSignal[21] => ALU:inst11.control[3]
CntrlSignal[22] => ALU:inst11.control[4]
CntrlSignal[23] => ALU:inst11.control[5]
CntrlSignal[24] => inst9.IN1
CntrlSignal[25] => REG_32bit:TP1.LOAD
CntrlSignal[26] => REG_32bit:TP2.LOAD
CntrlSignal[27] => SP_REG_32bit:SP.LD
CntrlSignal[28] => inst4.IN0
CntrlSignal[29] => LV:SDDV.BASELD
CntrlSignal[30] => LV:SDDV.BASEXIT
ODR[31] <= REG_32bit:DR.O[31]
RESET => REG_32bit:DR.RESET
RESET => REG_32bit:TMP.RESET
RESET => REG_8bit:OP1.RESET
RESET => REG_8bit:OP0.RESET
RESET => REG_16bit:OP32.RESET
RESET => REG_32bit:TP1.RESET
RESET => REG_32bit:TP2.RESET
RESET => LV:SDDV.RESET
RESET => SP_REG_32bit:SP.RESET
RESET => PC:PC.reset
RESET => REG_32bit:AC.RESET
RESET => CPP:KJNVS.RESET
RESET => REG_8bit:IR.RESET
GND[0] => ~NO_FANOUT~
GND[1] => ~NO_FANOUT~
GND[2] => ~NO_FANOUT~
GND[3] => ~NO_FANOUT~
GND[4] => LV:SDDV.CLEAR
GND[5] => LV:SDDV.INC1
GND[6] => CPP:KJNVS.CLEAR
GND[7] => CPP:KJNVS.INC1
GND[8] => REG_32bit:DR.CLEAR
GND[9] => REG_32bit:DR.INC
GND[10] => REG_32bit:AC.CLEAR
GND[11] => REG_32bit:AC.INC
GND[12] => REG_32bit:TMP.CLEAR
GND[13] => REG_32bit:TMP.INC
GND[14] => REG_8bit:OP0.CLEAR
GND[15] => REG_8bit:OP0.INC1
GND[16] => ~NO_FANOUT~
GND[17] => REG_8bit:OP1.INC1
GND[18] => REG_16bit:OP32.LOAD
GND[19] => REG_16bit:OP32.INC1
CLK => REG_32bit:DR.CLK
CLK => REG_32bit:TMP.CLK
CLK => REG_8bit:OP1.CLK
CLK => REG_8bit:OP0.CLK
CLK => REG_16bit:OP32.CLK
CLK => REG_32bit:TP1.CLK
CLK => REG_32bit:TP2.CLK
CLK => LV:SDDV.CLK
CLK => SP_REG_32bit:SP.CLK
CLK => PC:PC.CLK
CLK => REG_32bit:AC.CLK
CLK => CPP:KJNVS.CLK
CLK => REG_8bit:IR.CLK
MemOut[0] => mux3to8_32bit:inst6.data0x[0]
MemOut[1] => mux3to8_32bit:inst6.data0x[1]
MemOut[2] => mux3to8_32bit:inst6.data0x[2]
MemOut[3] => mux3to8_32bit:inst6.data0x[3]
MemOut[4] => mux3to8_32bit:inst6.data0x[4]
MemOut[5] => mux3to8_32bit:inst6.data0x[5]
MemOut[6] => mux3to8_32bit:inst6.data0x[6]
MemOut[7] => mux3to8_32bit:inst6.data0x[7]
MemOut[8] => mux3to8_32bit:inst6.data0x[8]
MemOut[9] => mux3to8_32bit:inst6.data0x[9]
MemOut[10] => mux3to8_32bit:inst6.data0x[10]
MemOut[11] => mux3to8_32bit:inst6.data0x[11]
MemOut[12] => mux3to8_32bit:inst6.data0x[12]
MemOut[13] => mux3to8_32bit:inst6.data0x[13]
MemOut[14] => mux3to8_32bit:inst6.data0x[14]
MemOut[15] => mux3to8_32bit:inst6.data0x[15]
MemOut[16] => mux3to8_32bit:inst6.data0x[16]
MemOut[17] => mux3to8_32bit:inst6.data0x[17]
MemOut[18] => mux3to8_32bit:inst6.data0x[18]
MemOut[19] => mux3to8_32bit:inst6.data0x[19]
MemOut[20] => mux3to8_32bit:inst6.data0x[20]
MemOut[21] => mux3to8_32bit:inst6.data0x[21]
MemOut[22] => mux3to8_32bit:inst6.data0x[22]
MemOut[23] => mux3to8_32bit:inst6.data0x[23]
MemOut[24] => mux3to8_32bit:inst6.data0x[24]
MemOut[25] => mux3to8_32bit:inst6.data0x[25]
MemOut[26] => mux3to8_32bit:inst6.data0x[26]
MemOut[27] => mux3to8_32bit:inst6.data0x[27]
MemOut[28] => mux3to8_32bit:inst6.data0x[28]
MemOut[29] => mux3to8_32bit:inst6.data0x[29]
MemOut[30] => mux3to8_32bit:inst6.data0x[30]
MemOut[31] => mux3to8_32bit:inst6.data0x[31]
XOP[0] <= REG_8bit:OP0.O[0]
XOP[1] <= REG_8bit:OP0.O[1]
XOP[2] <= REG_8bit:OP0.O[2]
XOP[3] <= REG_8bit:OP0.O[3]
XOP[4] <= REG_8bit:OP0.O[4]
XOP[5] <= REG_8bit:OP0.O[5]
XOP[6] <= REG_8bit:OP0.O[6]
XOP[7] <= REG_8bit:OP0.O[7]
XOP[8] <= REG_8bit:OP1.O[0]
XOP[9] <= REG_8bit:OP1.O[1]
XOP[10] <= REG_8bit:OP1.O[2]
XOP[11] <= REG_8bit:OP1.O[3]
XOP[12] <= REG_8bit:OP1.O[4]
XOP[13] <= REG_8bit:OP1.O[5]
XOP[14] <= REG_8bit:OP1.O[6]
XOP[15] <= REG_8bit:OP1.O[7]
XOP[16] <= REG_16bit:OP32.O[0]
XOP[17] <= REG_16bit:OP32.O[1]
XOP[18] <= REG_16bit:OP32.O[2]
XOP[19] <= REG_16bit:OP32.O[3]
XOP[20] <= REG_16bit:OP32.O[4]
XOP[21] <= REG_16bit:OP32.O[5]
XOP[22] <= REG_16bit:OP32.O[6]
XOP[23] <= REG_16bit:OP32.O[7]
XOP[24] <= REG_16bit:OP32.O[8]
XOP[25] <= REG_16bit:OP32.O[9]
XOP[26] <= REG_16bit:OP32.O[10]
XOP[27] <= REG_16bit:OP32.O[11]
XOP[28] <= REG_16bit:OP32.O[12]
XOP[29] <= REG_16bit:OP32.O[13]
XOP[30] <= REG_16bit:OP32.O[14]
XOP[31] <= REG_16bit:OP32.O[15]
flag => inst5.IN1
flag => inst7.IN0
flag => LV:SDDV.FLAG
flag => inst10.IN0
LVOUT[0] <= LV:SDDV.SUMOUT[0]
LVOUT[1] <= LV:SDDV.SUMOUT[1]
LVOUT[2] <= LV:SDDV.SUMOUT[2]
LVOUT[3] <= LV:SDDV.SUMOUT[3]
LVOUT[4] <= LV:SDDV.SUMOUT[4]
LVOUT[5] <= LV:SDDV.SUMOUT[5]
LVOUT[6] <= LV:SDDV.SUMOUT[6]
LVOUT[7] <= LV:SDDV.SUMOUT[7]
LVOUT[8] <= LV:SDDV.SUMOUT[8]
LVOUT[9] <= LV:SDDV.SUMOUT[9]
LVOUT[10] <= LV:SDDV.SUMOUT[10]
LVOUT[11] <= LV:SDDV.SUMOUT[11]
LVOUT[12] <= LV:SDDV.SUMOUT[12]
LVOUT[13] <= LV:SDDV.SUMOUT[13]
LVOUT[14] <= LV:SDDV.SUMOUT[14]
LVOUT[15] <= LV:SDDV.SUMOUT[15]
LVOUT[16] <= LV:SDDV.SUMOUT[16]
LVOUT[17] <= LV:SDDV.SUMOUT[17]
LVOUT[18] <= LV:SDDV.SUMOUT[18]
LVOUT[19] <= LV:SDDV.SUMOUT[19]
LVOUT[20] <= LV:SDDV.SUMOUT[20]
LVOUT[21] <= LV:SDDV.SUMOUT[21]
LVOUT[22] <= LV:SDDV.SUMOUT[22]
LVOUT[23] <= LV:SDDV.SUMOUT[23]
LVOUT[24] <= LV:SDDV.SUMOUT[24]
LVOUT[25] <= LV:SDDV.SUMOUT[25]
LVOUT[26] <= LV:SDDV.SUMOUT[26]
LVOUT[27] <= LV:SDDV.SUMOUT[27]
LVOUT[28] <= LV:SDDV.SUMOUT[28]
LVOUT[29] <= LV:SDDV.SUMOUT[29]
LVOUT[30] <= LV:SDDV.SUMOUT[30]
LVOUT[31] <= LV:SDDV.SUMOUT[31]
SPOUT[0] <= SP_REG_32bit:SP.O[0]
SPOUT[1] <= SP_REG_32bit:SP.O[1]
SPOUT[2] <= SP_REG_32bit:SP.O[2]
SPOUT[3] <= SP_REG_32bit:SP.O[3]
SPOUT[4] <= SP_REG_32bit:SP.O[4]
SPOUT[5] <= SP_REG_32bit:SP.O[5]
SPOUT[6] <= SP_REG_32bit:SP.O[6]
SPOUT[7] <= SP_REG_32bit:SP.O[7]
SPOUT[8] <= SP_REG_32bit:SP.O[8]
SPOUT[9] <= SP_REG_32bit:SP.O[9]
SPOUT[10] <= SP_REG_32bit:SP.O[10]
SPOUT[11] <= SP_REG_32bit:SP.O[11]
SPOUT[12] <= SP_REG_32bit:SP.O[12]
SPOUT[13] <= SP_REG_32bit:SP.O[13]
SPOUT[14] <= SP_REG_32bit:SP.O[14]
SPOUT[15] <= SP_REG_32bit:SP.O[15]
SPOUT[16] <= SP_REG_32bit:SP.O[16]
SPOUT[17] <= SP_REG_32bit:SP.O[17]
SPOUT[18] <= SP_REG_32bit:SP.O[18]
SPOUT[19] <= SP_REG_32bit:SP.O[19]
SPOUT[20] <= SP_REG_32bit:SP.O[20]
SPOUT[21] <= SP_REG_32bit:SP.O[21]
SPOUT[22] <= SP_REG_32bit:SP.O[22]
SPOUT[23] <= SP_REG_32bit:SP.O[23]
SPOUT[24] <= SP_REG_32bit:SP.O[24]
SPOUT[25] <= SP_REG_32bit:SP.O[25]
SPOUT[26] <= SP_REG_32bit:SP.O[26]
SPOUT[27] <= SP_REG_32bit:SP.O[27]
SPOUT[28] <= SP_REG_32bit:SP.O[28]
SPOUT[29] <= SP_REG_32bit:SP.O[29]
SPOUT[30] <= SP_REG_32bit:SP.O[30]
SPOUT[31] <= SP_REG_32bit:SP.O[31]
PCOUT[0] <= PC:PC.O[0]
PCOUT[1] <= PC:PC.O[1]
PCOUT[2] <= PC:PC.O[2]
PCOUT[3] <= PC:PC.O[3]
PCOUT[4] <= PC:PC.O[4]
PCOUT[5] <= PC:PC.O[5]
PCOUT[6] <= PC:PC.O[6]
PCOUT[7] <= PC:PC.O[7]
PCOUT[8] <= PC:PC.O[8]
PCOUT[9] <= PC:PC.O[9]
PCOUT[10] <= PC:PC.O[10]
PCOUT[11] <= PC:PC.O[11]
PCOUT[12] <= PC:PC.O[12]
PCOUT[13] <= PC:PC.O[13]
PCOUT[14] <= PC:PC.O[14]
PCOUT[15] <= PC:PC.O[15]
PCOUT[16] <= PC:PC.O[16]
PCOUT[17] <= PC:PC.O[17]
PCOUT[18] <= PC:PC.O[18]
PCOUT[19] <= PC:PC.O[19]
PCOUT[20] <= PC:PC.O[20]
PCOUT[21] <= PC:PC.O[21]
PCOUT[22] <= PC:PC.O[22]
PCOUT[23] <= PC:PC.O[23]
PCOUT[24] <= PC:PC.O[24]
PCOUT[25] <= PC:PC.O[25]
PCOUT[26] <= PC:PC.O[26]
PCOUT[27] <= PC:PC.O[27]
PCOUT[28] <= PC:PC.O[28]
PCOUT[29] <= PC:PC.O[29]
PCOUT[30] <= PC:PC.O[30]
PCOUT[31] <= PC:PC.O[31]
flagoff <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OAC[31] <= REG_32bit:AC.O[31]
N <= ALU:inst11.N
MemAddr[0] <= mux2to4_32bit:JKN.result[0]
MemAddr[1] <= mux2to4_32bit:JKN.result[1]
MemAddr[2] <= mux2to4_32bit:JKN.result[2]
MemAddr[3] <= mux2to4_32bit:JKN.result[3]
MemAddr[4] <= mux2to4_32bit:JKN.result[4]
MemAddr[5] <= mux2to4_32bit:JKN.result[5]
MemAddr[6] <= mux2to4_32bit:JKN.result[6]
MemAddr[7] <= mux2to4_32bit:JKN.result[7]
MemAddr[8] <= mux2to4_32bit:JKN.result[8]
MemAddr[9] <= mux2to4_32bit:JKN.result[9]
MemAddr[10] <= mux2to4_32bit:JKN.result[10]
MemAddr[11] <= mux2to4_32bit:JKN.result[11]
MemAddr[12] <= mux2to4_32bit:JKN.result[12]
MemAddr[13] <= mux2to4_32bit:JKN.result[13]
MemAddr[14] <= mux2to4_32bit:JKN.result[14]
MemAddr[15] <= mux2to4_32bit:JKN.result[15]
MemAddr[16] <= mux2to4_32bit:JKN.result[16]
MemAddr[17] <= mux2to4_32bit:JKN.result[17]
MemAddr[18] <= mux2to4_32bit:JKN.result[18]
MemAddr[19] <= mux2to4_32bit:JKN.result[19]
MemAddr[20] <= mux2to4_32bit:JKN.result[20]
MemAddr[21] <= mux2to4_32bit:JKN.result[21]
MemAddr[22] <= mux2to4_32bit:JKN.result[22]
MemAddr[23] <= mux2to4_32bit:JKN.result[23]
MemAddr[24] <= mux2to4_32bit:JKN.result[24]
MemAddr[25] <= mux2to4_32bit:JKN.result[25]
MemAddr[26] <= mux2to4_32bit:JKN.result[26]
MemAddr[27] <= mux2to4_32bit:JKN.result[27]
MemAddr[28] <= mux2to4_32bit:JKN.result[28]
MemAddr[29] <= mux2to4_32bit:JKN.result[29]
MemAddr[30] <= mux2to4_32bit:JKN.result[30]
MemAddr[31] <= mux2to4_32bit:JKN.result[31]
MemINP[0] <= MainBus[0].DB_MAX_OUTPUT_PORT_TYPE
MemINP[1] <= MainBus[1].DB_MAX_OUTPUT_PORT_TYPE
MemINP[2] <= MainBus[2].DB_MAX_OUTPUT_PORT_TYPE
MemINP[3] <= MainBus[3].DB_MAX_OUTPUT_PORT_TYPE
MemINP[4] <= MainBus[4].DB_MAX_OUTPUT_PORT_TYPE
MemINP[5] <= MainBus[5].DB_MAX_OUTPUT_PORT_TYPE
MemINP[6] <= MainBus[6].DB_MAX_OUTPUT_PORT_TYPE
MemINP[7] <= MainBus[7].DB_MAX_OUTPUT_PORT_TYPE
MemINP[8] <= MainBus[8].DB_MAX_OUTPUT_PORT_TYPE
MemINP[9] <= MainBus[9].DB_MAX_OUTPUT_PORT_TYPE
MemINP[10] <= MainBus[10].DB_MAX_OUTPUT_PORT_TYPE
MemINP[11] <= MainBus[11].DB_MAX_OUTPUT_PORT_TYPE
MemINP[12] <= MainBus[12].DB_MAX_OUTPUT_PORT_TYPE
MemINP[13] <= MainBus[13].DB_MAX_OUTPUT_PORT_TYPE
MemINP[14] <= MainBus[14].DB_MAX_OUTPUT_PORT_TYPE
MemINP[15] <= MainBus[15].DB_MAX_OUTPUT_PORT_TYPE
MemINP[16] <= MainBus[16].DB_MAX_OUTPUT_PORT_TYPE
MemINP[17] <= MainBus[17].DB_MAX_OUTPUT_PORT_TYPE
MemINP[18] <= MainBus[18].DB_MAX_OUTPUT_PORT_TYPE
MemINP[19] <= MainBus[19].DB_MAX_OUTPUT_PORT_TYPE
MemINP[20] <= MainBus[20].DB_MAX_OUTPUT_PORT_TYPE
MemINP[21] <= MainBus[21].DB_MAX_OUTPUT_PORT_TYPE
MemINP[22] <= MainBus[22].DB_MAX_OUTPUT_PORT_TYPE
MemINP[23] <= MainBus[23].DB_MAX_OUTPUT_PORT_TYPE
MemINP[24] <= MainBus[24].DB_MAX_OUTPUT_PORT_TYPE
MemINP[25] <= MainBus[25].DB_MAX_OUTPUT_PORT_TYPE
MemINP[26] <= MainBus[26].DB_MAX_OUTPUT_PORT_TYPE
MemINP[27] <= MainBus[27].DB_MAX_OUTPUT_PORT_TYPE
MemINP[28] <= MainBus[28].DB_MAX_OUTPUT_PORT_TYPE
MemINP[29] <= MainBus[29].DB_MAX_OUTPUT_PORT_TYPE
MemINP[30] <= MainBus[30].DB_MAX_OUTPUT_PORT_TYPE
MemINP[31] <= MainBus[31].DB_MAX_OUTPUT_PORT_TYPE
OIR[0] <= REG_8bit:IR.O[0]
OIR[1] <= REG_8bit:IR.O[1]
OIR[2] <= REG_8bit:IR.O[2]
OIR[3] <= REG_8bit:IR.O[3]
OIR[4] <= REG_8bit:IR.O[4]
OIR[5] <= REG_8bit:IR.O[5]
OIR[6] <= REG_8bit:IR.O[6]
OIR[7] <= REG_8bit:IR.O[7]


|TOT|DataPath:inst3|ALU:inst11
Data_out[0] <= Data_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= Data_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= Data_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= Data_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= Data_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= Data_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= Data_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= Data_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[8] <= Data_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[9] <= Data_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[10] <= Data_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[11] <= Data_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[12] <= Data_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[13] <= Data_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[14] <= Data_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[15] <= Data_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[16] <= Data_out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[17] <= Data_out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[18] <= Data_out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[19] <= Data_out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[20] <= Data_out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[21] <= Data_out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[22] <= Data_out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[23] <= Data_out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[24] <= Data_out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[25] <= Data_out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[26] <= Data_out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[27] <= Data_out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[28] <= Data_out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[29] <= Data_out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[30] <= Data_out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[31] <= N.DB_MAX_OUTPUT_PORT_TYPE
Z <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
N <= N.DB_MAX_OUTPUT_PORT_TYPE
Data1[0] => Add0.IN32
Data1[0] => Add2.IN64
Data1[0] => Data_out.IN0
Data1[0] => Data_out.IN0
Data1[0] => Mux31.IN62
Data1[0] => Mux32.IN62
Data1[0] => Add4.IN32
Data1[0] => Add6.IN33
Data1[0] => Mux31.IN9
Data1[0] => Mux32.IN9
Data1[1] => Add0.IN31
Data1[1] => Add2.IN63
Data1[1] => Data_out.IN0
Data1[1] => Data_out.IN0
Data1[1] => Mux30.IN62
Data1[1] => Mux33.IN62
Data1[1] => Add4.IN31
Data1[1] => Add6.IN32
Data1[1] => Mux30.IN9
Data1[1] => Mux33.IN9
Data1[2] => Add0.IN30
Data1[2] => Add2.IN62
Data1[2] => Data_out.IN0
Data1[2] => Data_out.IN0
Data1[2] => Mux29.IN61
Data1[2] => Mux34.IN61
Data1[2] => Add4.IN30
Data1[2] => Add6.IN31
Data1[2] => Mux29.IN8
Data1[2] => Mux34.IN8
Data1[3] => Add0.IN29
Data1[3] => Add2.IN61
Data1[3] => Data_out.IN0
Data1[3] => Data_out.IN0
Data1[3] => Mux28.IN61
Data1[3] => Mux35.IN61
Data1[3] => Add4.IN29
Data1[3] => Add6.IN30
Data1[3] => Mux28.IN8
Data1[3] => Mux35.IN8
Data1[4] => Add0.IN28
Data1[4] => Add2.IN60
Data1[4] => Data_out.IN0
Data1[4] => Data_out.IN0
Data1[4] => Mux27.IN61
Data1[4] => Mux36.IN61
Data1[4] => Add4.IN28
Data1[4] => Add6.IN29
Data1[4] => Mux27.IN8
Data1[4] => Mux36.IN8
Data1[5] => Add0.IN27
Data1[5] => Add2.IN59
Data1[5] => Data_out.IN0
Data1[5] => Data_out.IN0
Data1[5] => Mux26.IN61
Data1[5] => Mux37.IN61
Data1[5] => Add4.IN27
Data1[5] => Add6.IN28
Data1[5] => Mux26.IN8
Data1[5] => Mux37.IN8
Data1[6] => Add0.IN26
Data1[6] => Add2.IN58
Data1[6] => Data_out.IN0
Data1[6] => Data_out.IN0
Data1[6] => Mux25.IN61
Data1[6] => Mux38.IN61
Data1[6] => Add4.IN26
Data1[6] => Add6.IN27
Data1[6] => Mux25.IN8
Data1[6] => Mux38.IN8
Data1[7] => Add0.IN25
Data1[7] => Add2.IN57
Data1[7] => Data_out.IN0
Data1[7] => Data_out.IN0
Data1[7] => Mux24.IN61
Data1[7] => Mux39.IN61
Data1[7] => Add4.IN25
Data1[7] => Add6.IN26
Data1[7] => Mux24.IN8
Data1[7] => Mux39.IN8
Data1[8] => Add0.IN24
Data1[8] => Add2.IN56
Data1[8] => Data_out.IN0
Data1[8] => Data_out.IN0
Data1[8] => Mux23.IN61
Data1[8] => Mux40.IN61
Data1[8] => Add4.IN24
Data1[8] => Add6.IN25
Data1[8] => Mux23.IN8
Data1[8] => Mux40.IN8
Data1[9] => Add0.IN23
Data1[9] => Add2.IN55
Data1[9] => Data_out.IN0
Data1[9] => Data_out.IN0
Data1[9] => Mux22.IN61
Data1[9] => Mux41.IN61
Data1[9] => Add4.IN23
Data1[9] => Add6.IN24
Data1[9] => Mux22.IN8
Data1[9] => Mux41.IN8
Data1[10] => Add0.IN22
Data1[10] => Add2.IN54
Data1[10] => Data_out.IN0
Data1[10] => Data_out.IN0
Data1[10] => Mux21.IN61
Data1[10] => Mux42.IN61
Data1[10] => Add4.IN22
Data1[10] => Add6.IN23
Data1[10] => Mux21.IN8
Data1[10] => Mux42.IN8
Data1[11] => Add0.IN21
Data1[11] => Add2.IN53
Data1[11] => Data_out.IN0
Data1[11] => Data_out.IN0
Data1[11] => Mux20.IN61
Data1[11] => Mux43.IN61
Data1[11] => Add4.IN21
Data1[11] => Add6.IN22
Data1[11] => Mux20.IN8
Data1[11] => Mux43.IN8
Data1[12] => Add0.IN20
Data1[12] => Add2.IN52
Data1[12] => Data_out.IN0
Data1[12] => Data_out.IN0
Data1[12] => Mux19.IN61
Data1[12] => Mux44.IN61
Data1[12] => Add4.IN20
Data1[12] => Add6.IN21
Data1[12] => Mux19.IN8
Data1[12] => Mux44.IN8
Data1[13] => Add0.IN19
Data1[13] => Add2.IN51
Data1[13] => Data_out.IN0
Data1[13] => Data_out.IN0
Data1[13] => Mux18.IN61
Data1[13] => Mux45.IN61
Data1[13] => Add4.IN19
Data1[13] => Add6.IN20
Data1[13] => Mux18.IN8
Data1[13] => Mux45.IN8
Data1[14] => Add0.IN18
Data1[14] => Add2.IN50
Data1[14] => Data_out.IN0
Data1[14] => Data_out.IN0
Data1[14] => Mux17.IN61
Data1[14] => Mux46.IN61
Data1[14] => Add4.IN18
Data1[14] => Add6.IN19
Data1[14] => Mux17.IN8
Data1[14] => Mux46.IN8
Data1[15] => Add0.IN17
Data1[15] => Add2.IN49
Data1[15] => Data_out.IN0
Data1[15] => Data_out.IN0
Data1[15] => Mux16.IN61
Data1[15] => Mux47.IN61
Data1[15] => Add4.IN17
Data1[15] => Add6.IN18
Data1[15] => Mux16.IN8
Data1[15] => Mux47.IN8
Data1[16] => Add0.IN16
Data1[16] => Add2.IN48
Data1[16] => Data_out.IN0
Data1[16] => Data_out.IN0
Data1[16] => Mux15.IN61
Data1[16] => Mux48.IN61
Data1[16] => Add4.IN16
Data1[16] => Add6.IN17
Data1[16] => Mux15.IN8
Data1[16] => Mux48.IN8
Data1[17] => Add0.IN15
Data1[17] => Add2.IN47
Data1[17] => Data_out.IN0
Data1[17] => Data_out.IN0
Data1[17] => Mux14.IN61
Data1[17] => Mux49.IN61
Data1[17] => Add4.IN15
Data1[17] => Add6.IN16
Data1[17] => Mux14.IN8
Data1[17] => Mux49.IN8
Data1[18] => Add0.IN14
Data1[18] => Add2.IN46
Data1[18] => Data_out.IN0
Data1[18] => Data_out.IN0
Data1[18] => Mux13.IN61
Data1[18] => Mux50.IN61
Data1[18] => Add4.IN14
Data1[18] => Add6.IN15
Data1[18] => Mux13.IN8
Data1[18] => Mux50.IN8
Data1[19] => Add0.IN13
Data1[19] => Add2.IN45
Data1[19] => Data_out.IN0
Data1[19] => Data_out.IN0
Data1[19] => Mux12.IN61
Data1[19] => Mux51.IN61
Data1[19] => Add4.IN13
Data1[19] => Add6.IN14
Data1[19] => Mux12.IN8
Data1[19] => Mux51.IN8
Data1[20] => Add0.IN12
Data1[20] => Add2.IN44
Data1[20] => Data_out.IN0
Data1[20] => Data_out.IN0
Data1[20] => Mux11.IN61
Data1[20] => Mux52.IN61
Data1[20] => Add4.IN12
Data1[20] => Add6.IN13
Data1[20] => Mux11.IN8
Data1[20] => Mux52.IN8
Data1[21] => Add0.IN11
Data1[21] => Add2.IN43
Data1[21] => Data_out.IN0
Data1[21] => Data_out.IN0
Data1[21] => Mux10.IN61
Data1[21] => Mux53.IN61
Data1[21] => Add4.IN11
Data1[21] => Add6.IN12
Data1[21] => Mux10.IN8
Data1[21] => Mux53.IN8
Data1[22] => Add0.IN10
Data1[22] => Add2.IN42
Data1[22] => Data_out.IN0
Data1[22] => Data_out.IN0
Data1[22] => Mux9.IN61
Data1[22] => Mux54.IN61
Data1[22] => Add4.IN10
Data1[22] => Add6.IN11
Data1[22] => Mux9.IN8
Data1[22] => Mux54.IN8
Data1[23] => Add0.IN9
Data1[23] => Add2.IN41
Data1[23] => Data_out.IN0
Data1[23] => Data_out.IN0
Data1[23] => Mux8.IN61
Data1[23] => Mux55.IN61
Data1[23] => Add4.IN9
Data1[23] => Add6.IN10
Data1[23] => Mux8.IN8
Data1[23] => Mux55.IN8
Data1[24] => Add0.IN8
Data1[24] => Add2.IN40
Data1[24] => Data_out.IN0
Data1[24] => Data_out.IN0
Data1[24] => Mux7.IN61
Data1[24] => Mux56.IN61
Data1[24] => Add4.IN8
Data1[24] => Add6.IN9
Data1[24] => Mux7.IN8
Data1[24] => Mux56.IN8
Data1[25] => Add0.IN7
Data1[25] => Add2.IN39
Data1[25] => Data_out.IN0
Data1[25] => Data_out.IN0
Data1[25] => Mux6.IN61
Data1[25] => Mux57.IN61
Data1[25] => Add4.IN7
Data1[25] => Add6.IN8
Data1[25] => Mux6.IN8
Data1[25] => Mux57.IN8
Data1[26] => Add0.IN6
Data1[26] => Add2.IN38
Data1[26] => Data_out.IN0
Data1[26] => Data_out.IN0
Data1[26] => Mux5.IN61
Data1[26] => Mux58.IN61
Data1[26] => Add4.IN6
Data1[26] => Add6.IN7
Data1[26] => Mux5.IN8
Data1[26] => Mux58.IN8
Data1[27] => Add0.IN5
Data1[27] => Add2.IN37
Data1[27] => Data_out.IN0
Data1[27] => Data_out.IN0
Data1[27] => Mux4.IN61
Data1[27] => Mux59.IN61
Data1[27] => Add4.IN5
Data1[27] => Add6.IN6
Data1[27] => Mux4.IN8
Data1[27] => Mux59.IN8
Data1[28] => Add0.IN4
Data1[28] => Add2.IN36
Data1[28] => Data_out.IN0
Data1[28] => Data_out.IN0
Data1[28] => Mux3.IN61
Data1[28] => Mux60.IN61
Data1[28] => Add4.IN4
Data1[28] => Add6.IN5
Data1[28] => Mux3.IN8
Data1[28] => Mux60.IN8
Data1[29] => Add0.IN3
Data1[29] => Add2.IN35
Data1[29] => Data_out.IN0
Data1[29] => Data_out.IN0
Data1[29] => Mux2.IN61
Data1[29] => Mux61.IN61
Data1[29] => Add4.IN3
Data1[29] => Add6.IN4
Data1[29] => Mux2.IN8
Data1[29] => Mux61.IN8
Data1[30] => Add0.IN2
Data1[30] => Add2.IN34
Data1[30] => Data_out.IN0
Data1[30] => Data_out.IN0
Data1[30] => Mux1.IN61
Data1[30] => Mux62.IN61
Data1[30] => Add4.IN2
Data1[30] => Add6.IN3
Data1[30] => Mux1.IN8
Data1[30] => Mux62.IN8
Data1[31] => Add0.IN1
Data1[31] => Add2.IN33
Data1[31] => Data_out.IN0
Data1[31] => Data_out.IN0
Data1[31] => Mux0.IN61
Data1[31] => Add4.IN1
Data1[31] => Add6.IN2
Data1[31] => Mux0.IN8
Data2[0] => Add0.IN64
Data2[0] => Add3.IN64
Data2[0] => Add4.IN64
Data2[0] => Add5.IN64
Data2[0] => Data_out.IN1
Data2[0] => Data_out.IN1
Data2[0] => Mux29.IN63
Data2[0] => Mux31.IN63
Data2[0] => Mux32.IN63
Data2[0] => Mux34.IN63
Data2[0] => Mux31.IN4
Data2[0] => Mux32.IN4
Data2[1] => Add0.IN63
Data2[1] => Add3.IN63
Data2[1] => Add4.IN63
Data2[1] => Add5.IN63
Data2[1] => Data_out.IN1
Data2[1] => Data_out.IN1
Data2[1] => Mux28.IN63
Data2[1] => Mux30.IN63
Data2[1] => Mux33.IN63
Data2[1] => Mux35.IN63
Data2[1] => Mux30.IN4
Data2[1] => Mux33.IN4
Data2[2] => Add0.IN62
Data2[2] => Add3.IN62
Data2[2] => Add4.IN62
Data2[2] => Add5.IN62
Data2[2] => Data_out.IN1
Data2[2] => Data_out.IN1
Data2[2] => Mux27.IN63
Data2[2] => Mux29.IN62
Data2[2] => Mux34.IN62
Data2[2] => Mux36.IN63
Data2[2] => Mux29.IN3
Data2[2] => Mux34.IN3
Data2[3] => Add0.IN61
Data2[3] => Add3.IN61
Data2[3] => Add4.IN61
Data2[3] => Add5.IN61
Data2[3] => Data_out.IN1
Data2[3] => Data_out.IN1
Data2[3] => Mux26.IN63
Data2[3] => Mux28.IN62
Data2[3] => Mux35.IN62
Data2[3] => Mux37.IN63
Data2[3] => Mux28.IN3
Data2[3] => Mux35.IN3
Data2[4] => Add0.IN60
Data2[4] => Add3.IN60
Data2[4] => Add4.IN60
Data2[4] => Add5.IN60
Data2[4] => Data_out.IN1
Data2[4] => Data_out.IN1
Data2[4] => Mux25.IN63
Data2[4] => Mux27.IN62
Data2[4] => Mux36.IN62
Data2[4] => Mux38.IN63
Data2[4] => Mux27.IN3
Data2[4] => Mux36.IN3
Data2[5] => Add0.IN59
Data2[5] => Add3.IN59
Data2[5] => Add4.IN59
Data2[5] => Add5.IN59
Data2[5] => Data_out.IN1
Data2[5] => Data_out.IN1
Data2[5] => Mux24.IN63
Data2[5] => Mux26.IN62
Data2[5] => Mux37.IN62
Data2[5] => Mux39.IN63
Data2[5] => Mux26.IN3
Data2[5] => Mux37.IN3
Data2[6] => Add0.IN58
Data2[6] => Add3.IN58
Data2[6] => Add4.IN58
Data2[6] => Add5.IN58
Data2[6] => Data_out.IN1
Data2[6] => Data_out.IN1
Data2[6] => Mux23.IN63
Data2[6] => Mux25.IN62
Data2[6] => Mux38.IN62
Data2[6] => Mux40.IN63
Data2[6] => Mux25.IN3
Data2[6] => Mux38.IN3
Data2[7] => Add0.IN57
Data2[7] => Add3.IN57
Data2[7] => Add4.IN57
Data2[7] => Add5.IN57
Data2[7] => Data_out.IN1
Data2[7] => Data_out.IN1
Data2[7] => Mux22.IN63
Data2[7] => Mux24.IN62
Data2[7] => Mux39.IN62
Data2[7] => Mux41.IN63
Data2[7] => Mux24.IN3
Data2[7] => Mux39.IN3
Data2[8] => Add0.IN56
Data2[8] => Add3.IN56
Data2[8] => Add4.IN56
Data2[8] => Add5.IN56
Data2[8] => Data_out.IN1
Data2[8] => Data_out.IN1
Data2[8] => Mux21.IN63
Data2[8] => Mux23.IN62
Data2[8] => Mux40.IN62
Data2[8] => Mux42.IN63
Data2[8] => Mux23.IN3
Data2[8] => Mux40.IN3
Data2[9] => Add0.IN55
Data2[9] => Add3.IN55
Data2[9] => Add4.IN55
Data2[9] => Add5.IN55
Data2[9] => Data_out.IN1
Data2[9] => Data_out.IN1
Data2[9] => Mux20.IN63
Data2[9] => Mux22.IN62
Data2[9] => Mux41.IN62
Data2[9] => Mux43.IN63
Data2[9] => Mux22.IN3
Data2[9] => Mux41.IN3
Data2[10] => Add0.IN54
Data2[10] => Add3.IN54
Data2[10] => Add4.IN54
Data2[10] => Add5.IN54
Data2[10] => Data_out.IN1
Data2[10] => Data_out.IN1
Data2[10] => Mux19.IN63
Data2[10] => Mux21.IN62
Data2[10] => Mux42.IN62
Data2[10] => Mux44.IN63
Data2[10] => Mux21.IN3
Data2[10] => Mux42.IN3
Data2[11] => Add0.IN53
Data2[11] => Add3.IN53
Data2[11] => Add4.IN53
Data2[11] => Add5.IN53
Data2[11] => Data_out.IN1
Data2[11] => Data_out.IN1
Data2[11] => Mux18.IN63
Data2[11] => Mux20.IN62
Data2[11] => Mux43.IN62
Data2[11] => Mux45.IN63
Data2[11] => Mux20.IN3
Data2[11] => Mux43.IN3
Data2[12] => Add0.IN52
Data2[12] => Add3.IN52
Data2[12] => Add4.IN52
Data2[12] => Add5.IN52
Data2[12] => Data_out.IN1
Data2[12] => Data_out.IN1
Data2[12] => Mux17.IN63
Data2[12] => Mux19.IN62
Data2[12] => Mux44.IN62
Data2[12] => Mux46.IN63
Data2[12] => Mux19.IN3
Data2[12] => Mux44.IN3
Data2[13] => Add0.IN51
Data2[13] => Add3.IN51
Data2[13] => Add4.IN51
Data2[13] => Add5.IN51
Data2[13] => Data_out.IN1
Data2[13] => Data_out.IN1
Data2[13] => Mux16.IN63
Data2[13] => Mux18.IN62
Data2[13] => Mux45.IN62
Data2[13] => Mux47.IN63
Data2[13] => Mux18.IN3
Data2[13] => Mux45.IN3
Data2[14] => Add0.IN50
Data2[14] => Add3.IN50
Data2[14] => Add4.IN50
Data2[14] => Add5.IN50
Data2[14] => Data_out.IN1
Data2[14] => Data_out.IN1
Data2[14] => Mux15.IN63
Data2[14] => Mux17.IN62
Data2[14] => Mux46.IN62
Data2[14] => Mux48.IN63
Data2[14] => Mux17.IN3
Data2[14] => Mux46.IN3
Data2[15] => Add0.IN49
Data2[15] => Add3.IN49
Data2[15] => Add4.IN49
Data2[15] => Add5.IN49
Data2[15] => Data_out.IN1
Data2[15] => Data_out.IN1
Data2[15] => Mux14.IN63
Data2[15] => Mux16.IN62
Data2[15] => Mux47.IN62
Data2[15] => Mux49.IN63
Data2[15] => Mux16.IN3
Data2[15] => Mux47.IN3
Data2[16] => Add0.IN48
Data2[16] => Add3.IN48
Data2[16] => Add4.IN48
Data2[16] => Add5.IN48
Data2[16] => Data_out.IN1
Data2[16] => Data_out.IN1
Data2[16] => Mux13.IN63
Data2[16] => Mux15.IN62
Data2[16] => Mux48.IN62
Data2[16] => Mux50.IN63
Data2[16] => Mux15.IN3
Data2[16] => Mux48.IN3
Data2[17] => Add0.IN47
Data2[17] => Add3.IN47
Data2[17] => Add4.IN47
Data2[17] => Add5.IN47
Data2[17] => Data_out.IN1
Data2[17] => Data_out.IN1
Data2[17] => Mux12.IN63
Data2[17] => Mux14.IN62
Data2[17] => Mux49.IN62
Data2[17] => Mux51.IN63
Data2[17] => Mux14.IN3
Data2[17] => Mux49.IN3
Data2[18] => Add0.IN46
Data2[18] => Add3.IN46
Data2[18] => Add4.IN46
Data2[18] => Add5.IN46
Data2[18] => Data_out.IN1
Data2[18] => Data_out.IN1
Data2[18] => Mux11.IN63
Data2[18] => Mux13.IN62
Data2[18] => Mux50.IN62
Data2[18] => Mux52.IN63
Data2[18] => Mux13.IN3
Data2[18] => Mux50.IN3
Data2[19] => Add0.IN45
Data2[19] => Add3.IN45
Data2[19] => Add4.IN45
Data2[19] => Add5.IN45
Data2[19] => Data_out.IN1
Data2[19] => Data_out.IN1
Data2[19] => Mux10.IN63
Data2[19] => Mux12.IN62
Data2[19] => Mux51.IN62
Data2[19] => Mux53.IN63
Data2[19] => Mux12.IN3
Data2[19] => Mux51.IN3
Data2[20] => Add0.IN44
Data2[20] => Add3.IN44
Data2[20] => Add4.IN44
Data2[20] => Add5.IN44
Data2[20] => Data_out.IN1
Data2[20] => Data_out.IN1
Data2[20] => Mux9.IN63
Data2[20] => Mux11.IN62
Data2[20] => Mux52.IN62
Data2[20] => Mux54.IN63
Data2[20] => Mux11.IN3
Data2[20] => Mux52.IN3
Data2[21] => Add0.IN43
Data2[21] => Add3.IN43
Data2[21] => Add4.IN43
Data2[21] => Add5.IN43
Data2[21] => Data_out.IN1
Data2[21] => Data_out.IN1
Data2[21] => Mux8.IN63
Data2[21] => Mux10.IN62
Data2[21] => Mux53.IN62
Data2[21] => Mux55.IN63
Data2[21] => Mux10.IN3
Data2[21] => Mux53.IN3
Data2[22] => Add0.IN42
Data2[22] => Add3.IN42
Data2[22] => Add4.IN42
Data2[22] => Add5.IN42
Data2[22] => Data_out.IN1
Data2[22] => Data_out.IN1
Data2[22] => Mux7.IN63
Data2[22] => Mux9.IN62
Data2[22] => Mux54.IN62
Data2[22] => Mux56.IN63
Data2[22] => Mux9.IN3
Data2[22] => Mux54.IN3
Data2[23] => Add0.IN41
Data2[23] => Add3.IN41
Data2[23] => Add4.IN41
Data2[23] => Add5.IN41
Data2[23] => Data_out.IN1
Data2[23] => Data_out.IN1
Data2[23] => Mux6.IN63
Data2[23] => Mux8.IN62
Data2[23] => Mux55.IN62
Data2[23] => Mux57.IN63
Data2[23] => Mux8.IN3
Data2[23] => Mux55.IN3
Data2[24] => Add0.IN40
Data2[24] => Add3.IN40
Data2[24] => Add4.IN40
Data2[24] => Add5.IN40
Data2[24] => Data_out.IN1
Data2[24] => Data_out.IN1
Data2[24] => Mux5.IN63
Data2[24] => Mux7.IN62
Data2[24] => Mux56.IN62
Data2[24] => Mux58.IN63
Data2[24] => Mux7.IN3
Data2[24] => Mux56.IN3
Data2[25] => Add0.IN39
Data2[25] => Add3.IN39
Data2[25] => Add4.IN39
Data2[25] => Add5.IN39
Data2[25] => Data_out.IN1
Data2[25] => Data_out.IN1
Data2[25] => Mux4.IN63
Data2[25] => Mux6.IN62
Data2[25] => Mux57.IN62
Data2[25] => Mux59.IN63
Data2[25] => Mux6.IN3
Data2[25] => Mux57.IN3
Data2[26] => Add0.IN38
Data2[26] => Add3.IN38
Data2[26] => Add4.IN38
Data2[26] => Add5.IN38
Data2[26] => Data_out.IN1
Data2[26] => Data_out.IN1
Data2[26] => Mux3.IN63
Data2[26] => Mux5.IN62
Data2[26] => Mux58.IN62
Data2[26] => Mux60.IN63
Data2[26] => Mux5.IN3
Data2[26] => Mux58.IN3
Data2[27] => Add0.IN37
Data2[27] => Add3.IN37
Data2[27] => Add4.IN37
Data2[27] => Add5.IN37
Data2[27] => Data_out.IN1
Data2[27] => Data_out.IN1
Data2[27] => Mux2.IN63
Data2[27] => Mux4.IN62
Data2[27] => Mux59.IN62
Data2[27] => Mux61.IN63
Data2[27] => Mux4.IN3
Data2[27] => Mux59.IN3
Data2[28] => Add0.IN36
Data2[28] => Add3.IN36
Data2[28] => Add4.IN36
Data2[28] => Add5.IN36
Data2[28] => Data_out.IN1
Data2[28] => Data_out.IN1
Data2[28] => Mux1.IN63
Data2[28] => Mux3.IN62
Data2[28] => Mux60.IN62
Data2[28] => Mux62.IN63
Data2[28] => Mux3.IN3
Data2[28] => Mux60.IN3
Data2[29] => Add0.IN35
Data2[29] => Add3.IN35
Data2[29] => Add4.IN35
Data2[29] => Add5.IN35
Data2[29] => Data_out.IN1
Data2[29] => Data_out.IN1
Data2[29] => Mux0.IN63
Data2[29] => Mux2.IN62
Data2[29] => Mux61.IN62
Data2[29] => Mux2.IN3
Data2[29] => Mux61.IN3
Data2[30] => Add0.IN34
Data2[30] => Add3.IN34
Data2[30] => Add4.IN34
Data2[30] => Add5.IN34
Data2[30] => Data_out.IN1
Data2[30] => Data_out.IN1
Data2[30] => Mux1.IN62
Data2[30] => Mux62.IN62
Data2[30] => Mux1.IN3
Data2[30] => Mux62.IN3
Data2[31] => Add0.IN33
Data2[31] => Add3.IN33
Data2[31] => Add4.IN33
Data2[31] => Add5.IN33
Data2[31] => Data_out.IN1
Data2[31] => Data_out.IN1
Data2[31] => Mux0.IN62
Data2[31] => Mux0.IN3
control[0] => Mux0.IN69
control[0] => Mux1.IN69
control[0] => Mux2.IN69
control[0] => Mux3.IN69
control[0] => Mux4.IN69
control[0] => Mux5.IN69
control[0] => Mux6.IN69
control[0] => Mux7.IN69
control[0] => Mux8.IN69
control[0] => Mux9.IN69
control[0] => Mux10.IN69
control[0] => Mux11.IN69
control[0] => Mux12.IN69
control[0] => Mux13.IN69
control[0] => Mux14.IN69
control[0] => Mux15.IN69
control[0] => Mux16.IN69
control[0] => Mux17.IN69
control[0] => Mux18.IN69
control[0] => Mux19.IN69
control[0] => Mux20.IN69
control[0] => Mux21.IN69
control[0] => Mux22.IN69
control[0] => Mux23.IN69
control[0] => Mux24.IN69
control[0] => Mux25.IN69
control[0] => Mux26.IN69
control[0] => Mux27.IN69
control[0] => Mux28.IN69
control[0] => Mux29.IN69
control[0] => Mux30.IN69
control[0] => Mux31.IN69
control[0] => Mux32.IN69
control[0] => Mux33.IN69
control[0] => Mux34.IN69
control[0] => Mux35.IN69
control[0] => Mux36.IN69
control[0] => Mux37.IN69
control[0] => Mux38.IN69
control[0] => Mux39.IN69
control[0] => Mux40.IN69
control[0] => Mux41.IN69
control[0] => Mux42.IN69
control[0] => Mux43.IN69
control[0] => Mux44.IN69
control[0] => Mux45.IN69
control[0] => Mux46.IN69
control[0] => Mux47.IN69
control[0] => Mux48.IN69
control[0] => Mux49.IN69
control[0] => Mux50.IN69
control[0] => Mux51.IN69
control[0] => Mux52.IN69
control[0] => Mux53.IN69
control[0] => Mux54.IN69
control[0] => Mux55.IN69
control[0] => Mux56.IN69
control[0] => Mux57.IN69
control[0] => Mux58.IN69
control[0] => Mux59.IN69
control[0] => Mux60.IN69
control[0] => Mux61.IN69
control[0] => Mux62.IN69
control[0] => Mux63.IN69
control[1] => Mux0.IN68
control[1] => Mux1.IN68
control[1] => Mux2.IN68
control[1] => Mux3.IN68
control[1] => Mux4.IN68
control[1] => Mux5.IN68
control[1] => Mux6.IN68
control[1] => Mux7.IN68
control[1] => Mux8.IN68
control[1] => Mux9.IN68
control[1] => Mux10.IN68
control[1] => Mux11.IN68
control[1] => Mux12.IN68
control[1] => Mux13.IN68
control[1] => Mux14.IN68
control[1] => Mux15.IN68
control[1] => Mux16.IN68
control[1] => Mux17.IN68
control[1] => Mux18.IN68
control[1] => Mux19.IN68
control[1] => Mux20.IN68
control[1] => Mux21.IN68
control[1] => Mux22.IN68
control[1] => Mux23.IN68
control[1] => Mux24.IN68
control[1] => Mux25.IN68
control[1] => Mux26.IN68
control[1] => Mux27.IN68
control[1] => Mux28.IN68
control[1] => Mux29.IN68
control[1] => Mux30.IN68
control[1] => Mux31.IN68
control[1] => Mux32.IN68
control[1] => Mux33.IN68
control[1] => Mux34.IN68
control[1] => Mux35.IN68
control[1] => Mux36.IN68
control[1] => Mux37.IN68
control[1] => Mux38.IN68
control[1] => Mux39.IN68
control[1] => Mux40.IN68
control[1] => Mux41.IN68
control[1] => Mux42.IN68
control[1] => Mux43.IN68
control[1] => Mux44.IN68
control[1] => Mux45.IN68
control[1] => Mux46.IN68
control[1] => Mux47.IN68
control[1] => Mux48.IN68
control[1] => Mux49.IN68
control[1] => Mux50.IN68
control[1] => Mux51.IN68
control[1] => Mux52.IN68
control[1] => Mux53.IN68
control[1] => Mux54.IN68
control[1] => Mux55.IN68
control[1] => Mux56.IN68
control[1] => Mux57.IN68
control[1] => Mux58.IN68
control[1] => Mux59.IN68
control[1] => Mux60.IN68
control[1] => Mux61.IN68
control[1] => Mux62.IN68
control[1] => Mux63.IN68
control[2] => Mux0.IN67
control[2] => Mux1.IN67
control[2] => Mux2.IN67
control[2] => Mux3.IN67
control[2] => Mux4.IN67
control[2] => Mux5.IN67
control[2] => Mux6.IN67
control[2] => Mux7.IN67
control[2] => Mux8.IN67
control[2] => Mux9.IN67
control[2] => Mux10.IN67
control[2] => Mux11.IN67
control[2] => Mux12.IN67
control[2] => Mux13.IN67
control[2] => Mux14.IN67
control[2] => Mux15.IN67
control[2] => Mux16.IN67
control[2] => Mux17.IN67
control[2] => Mux18.IN67
control[2] => Mux19.IN67
control[2] => Mux20.IN67
control[2] => Mux21.IN67
control[2] => Mux22.IN67
control[2] => Mux23.IN67
control[2] => Mux24.IN67
control[2] => Mux25.IN67
control[2] => Mux26.IN67
control[2] => Mux27.IN67
control[2] => Mux28.IN67
control[2] => Mux29.IN67
control[2] => Mux30.IN67
control[2] => Mux31.IN67
control[2] => Mux32.IN67
control[2] => Mux33.IN67
control[2] => Mux34.IN67
control[2] => Mux35.IN67
control[2] => Mux36.IN67
control[2] => Mux37.IN67
control[2] => Mux38.IN67
control[2] => Mux39.IN67
control[2] => Mux40.IN67
control[2] => Mux41.IN67
control[2] => Mux42.IN67
control[2] => Mux43.IN67
control[2] => Mux44.IN67
control[2] => Mux45.IN67
control[2] => Mux46.IN67
control[2] => Mux47.IN67
control[2] => Mux48.IN67
control[2] => Mux49.IN67
control[2] => Mux50.IN67
control[2] => Mux51.IN67
control[2] => Mux52.IN67
control[2] => Mux53.IN67
control[2] => Mux54.IN67
control[2] => Mux55.IN67
control[2] => Mux56.IN67
control[2] => Mux57.IN67
control[2] => Mux58.IN67
control[2] => Mux59.IN67
control[2] => Mux60.IN67
control[2] => Mux61.IN67
control[2] => Mux62.IN67
control[2] => Mux63.IN67
control[3] => Mux0.IN66
control[3] => Mux1.IN66
control[3] => Mux2.IN66
control[3] => Mux3.IN66
control[3] => Mux4.IN66
control[3] => Mux5.IN66
control[3] => Mux6.IN66
control[3] => Mux7.IN66
control[3] => Mux8.IN66
control[3] => Mux9.IN66
control[3] => Mux10.IN66
control[3] => Mux11.IN66
control[3] => Mux12.IN66
control[3] => Mux13.IN66
control[3] => Mux14.IN66
control[3] => Mux15.IN66
control[3] => Mux16.IN66
control[3] => Mux17.IN66
control[3] => Mux18.IN66
control[3] => Mux19.IN66
control[3] => Mux20.IN66
control[3] => Mux21.IN66
control[3] => Mux22.IN66
control[3] => Mux23.IN66
control[3] => Mux24.IN66
control[3] => Mux25.IN66
control[3] => Mux26.IN66
control[3] => Mux27.IN66
control[3] => Mux28.IN66
control[3] => Mux29.IN66
control[3] => Mux30.IN66
control[3] => Mux31.IN66
control[3] => Mux32.IN66
control[3] => Mux33.IN66
control[3] => Mux34.IN66
control[3] => Mux35.IN66
control[3] => Mux36.IN66
control[3] => Mux37.IN66
control[3] => Mux38.IN66
control[3] => Mux39.IN66
control[3] => Mux40.IN66
control[3] => Mux41.IN66
control[3] => Mux42.IN66
control[3] => Mux43.IN66
control[3] => Mux44.IN66
control[3] => Mux45.IN66
control[3] => Mux46.IN66
control[3] => Mux47.IN66
control[3] => Mux48.IN66
control[3] => Mux49.IN66
control[3] => Mux50.IN66
control[3] => Mux51.IN66
control[3] => Mux52.IN66
control[3] => Mux53.IN66
control[3] => Mux54.IN66
control[3] => Mux55.IN66
control[3] => Mux56.IN66
control[3] => Mux57.IN66
control[3] => Mux58.IN66
control[3] => Mux59.IN66
control[3] => Mux60.IN66
control[3] => Mux61.IN66
control[3] => Mux62.IN66
control[3] => Mux63.IN66
control[4] => Mux0.IN65
control[4] => Mux1.IN65
control[4] => Mux2.IN65
control[4] => Mux3.IN65
control[4] => Mux4.IN65
control[4] => Mux5.IN65
control[4] => Mux6.IN65
control[4] => Mux7.IN65
control[4] => Mux8.IN65
control[4] => Mux9.IN65
control[4] => Mux10.IN65
control[4] => Mux11.IN65
control[4] => Mux12.IN65
control[4] => Mux13.IN65
control[4] => Mux14.IN65
control[4] => Mux15.IN65
control[4] => Mux16.IN65
control[4] => Mux17.IN65
control[4] => Mux18.IN65
control[4] => Mux19.IN65
control[4] => Mux20.IN65
control[4] => Mux21.IN65
control[4] => Mux22.IN65
control[4] => Mux23.IN65
control[4] => Mux24.IN65
control[4] => Mux25.IN65
control[4] => Mux26.IN65
control[4] => Mux27.IN65
control[4] => Mux28.IN65
control[4] => Mux29.IN65
control[4] => Mux30.IN65
control[4] => Mux31.IN65
control[4] => Mux32.IN65
control[4] => Mux33.IN65
control[4] => Mux34.IN65
control[4] => Mux35.IN65
control[4] => Mux36.IN65
control[4] => Mux37.IN65
control[4] => Mux38.IN65
control[4] => Mux39.IN65
control[4] => Mux40.IN65
control[4] => Mux41.IN65
control[4] => Mux42.IN65
control[4] => Mux43.IN65
control[4] => Mux44.IN65
control[4] => Mux45.IN65
control[4] => Mux46.IN65
control[4] => Mux47.IN65
control[4] => Mux48.IN65
control[4] => Mux49.IN65
control[4] => Mux50.IN65
control[4] => Mux51.IN65
control[4] => Mux52.IN65
control[4] => Mux53.IN65
control[4] => Mux54.IN65
control[4] => Mux55.IN65
control[4] => Mux56.IN65
control[4] => Mux57.IN65
control[4] => Mux58.IN65
control[4] => Mux59.IN65
control[4] => Mux60.IN65
control[4] => Mux61.IN65
control[4] => Mux62.IN65
control[4] => Mux63.IN65
control[5] => Mux0.IN64
control[5] => Mux1.IN64
control[5] => Mux2.IN64
control[5] => Mux3.IN64
control[5] => Mux4.IN64
control[5] => Mux5.IN64
control[5] => Mux6.IN64
control[5] => Mux7.IN64
control[5] => Mux8.IN64
control[5] => Mux9.IN64
control[5] => Mux10.IN64
control[5] => Mux11.IN64
control[5] => Mux12.IN64
control[5] => Mux13.IN64
control[5] => Mux14.IN64
control[5] => Mux15.IN64
control[5] => Mux16.IN64
control[5] => Mux17.IN64
control[5] => Mux18.IN64
control[5] => Mux19.IN64
control[5] => Mux20.IN64
control[5] => Mux21.IN64
control[5] => Mux22.IN64
control[5] => Mux23.IN64
control[5] => Mux24.IN64
control[5] => Mux25.IN64
control[5] => Mux26.IN64
control[5] => Mux27.IN64
control[5] => Mux28.IN64
control[5] => Mux29.IN64
control[5] => Mux30.IN64
control[5] => Mux31.IN64
control[5] => Mux32.IN64
control[5] => Mux33.IN64
control[5] => Mux34.IN64
control[5] => Mux35.IN64
control[5] => Mux36.IN64
control[5] => Mux37.IN64
control[5] => Mux38.IN64
control[5] => Mux39.IN64
control[5] => Mux40.IN64
control[5] => Mux41.IN64
control[5] => Mux42.IN64
control[5] => Mux43.IN64
control[5] => Mux44.IN64
control[5] => Mux45.IN64
control[5] => Mux46.IN64
control[5] => Mux47.IN64
control[5] => Mux48.IN64
control[5] => Mux49.IN64
control[5] => Mux50.IN64
control[5] => Mux51.IN64
control[5] => Mux52.IN64
control[5] => Mux53.IN64
control[5] => Mux54.IN64
control[5] => Mux55.IN64
control[5] => Mux56.IN64
control[5] => Mux57.IN64
control[5] => Mux58.IN64
control[5] => Mux59.IN64
control[5] => Mux60.IN64
control[5] => Mux61.IN64
control[5] => Mux62.IN64
control[5] => Mux63.IN64


|TOT|DataPath:inst3|REG_32bit:DR
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_32bit:inst9.data1x[0]
In[1] => mux2_4_32bit:inst9.data1x[1]
In[2] => mux2_4_32bit:inst9.data1x[2]
In[3] => mux2_4_32bit:inst9.data1x[3]
In[4] => mux2_4_32bit:inst9.data1x[4]
In[5] => mux2_4_32bit:inst9.data1x[5]
In[6] => mux2_4_32bit:inst9.data1x[6]
In[7] => mux2_4_32bit:inst9.data1x[7]
In[8] => mux2_4_32bit:inst9.data1x[8]
In[9] => mux2_4_32bit:inst9.data1x[9]
In[10] => mux2_4_32bit:inst9.data1x[10]
In[11] => mux2_4_32bit:inst9.data1x[11]
In[12] => mux2_4_32bit:inst9.data1x[12]
In[13] => mux2_4_32bit:inst9.data1x[13]
In[14] => mux2_4_32bit:inst9.data1x[14]
In[15] => mux2_4_32bit:inst9.data1x[15]
In[16] => mux2_4_32bit:inst9.data1x[16]
In[17] => mux2_4_32bit:inst9.data1x[17]
In[18] => mux2_4_32bit:inst9.data1x[18]
In[19] => mux2_4_32bit:inst9.data1x[19]
In[20] => mux2_4_32bit:inst9.data1x[20]
In[21] => mux2_4_32bit:inst9.data1x[21]
In[22] => mux2_4_32bit:inst9.data1x[22]
In[23] => mux2_4_32bit:inst9.data1x[23]
In[24] => mux2_4_32bit:inst9.data1x[24]
In[25] => mux2_4_32bit:inst9.data1x[25]
In[26] => mux2_4_32bit:inst9.data1x[26]
In[27] => mux2_4_32bit:inst9.data1x[27]
In[28] => mux2_4_32bit:inst9.data1x[28]
In[29] => mux2_4_32bit:inst9.data1x[29]
In[30] => mux2_4_32bit:inst9.data1x[30]
In[31] => mux2_4_32bit:inst9.data1x[31]
LOAD => mux2_4_32bit:inst9.sel[0]
INC => mux2_4_32bit:inst9.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK
CLK => inst7.CLK
CLK => inst40.CLK
CLK => inst26.CLK
CLK => inst27.CLK
CLK => inst28.CLK
CLK => inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
CLK => inst38.CLK
CLK => inst39.CLK


|TOT|DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:DR|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:DR|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|mux3to8_32bit:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data3x[8] => LPM_MUX:LPM_MUX_component.DATA[3][8]
data3x[9] => LPM_MUX:LPM_MUX_component.DATA[3][9]
data3x[10] => LPM_MUX:LPM_MUX_component.DATA[3][10]
data3x[11] => LPM_MUX:LPM_MUX_component.DATA[3][11]
data3x[12] => LPM_MUX:LPM_MUX_component.DATA[3][12]
data3x[13] => LPM_MUX:LPM_MUX_component.DATA[3][13]
data3x[14] => LPM_MUX:LPM_MUX_component.DATA[3][14]
data3x[15] => LPM_MUX:LPM_MUX_component.DATA[3][15]
data3x[16] => LPM_MUX:LPM_MUX_component.DATA[3][16]
data3x[17] => LPM_MUX:LPM_MUX_component.DATA[3][17]
data3x[18] => LPM_MUX:LPM_MUX_component.DATA[3][18]
data3x[19] => LPM_MUX:LPM_MUX_component.DATA[3][19]
data3x[20] => LPM_MUX:LPM_MUX_component.DATA[3][20]
data3x[21] => LPM_MUX:LPM_MUX_component.DATA[3][21]
data3x[22] => LPM_MUX:LPM_MUX_component.DATA[3][22]
data3x[23] => LPM_MUX:LPM_MUX_component.DATA[3][23]
data3x[24] => LPM_MUX:LPM_MUX_component.DATA[3][24]
data3x[25] => LPM_MUX:LPM_MUX_component.DATA[3][25]
data3x[26] => LPM_MUX:LPM_MUX_component.DATA[3][26]
data3x[27] => LPM_MUX:LPM_MUX_component.DATA[3][27]
data3x[28] => LPM_MUX:LPM_MUX_component.DATA[3][28]
data3x[29] => LPM_MUX:LPM_MUX_component.DATA[3][29]
data3x[30] => LPM_MUX:LPM_MUX_component.DATA[3][30]
data3x[31] => LPM_MUX:LPM_MUX_component.DATA[3][31]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data4x[8] => LPM_MUX:LPM_MUX_component.DATA[4][8]
data4x[9] => LPM_MUX:LPM_MUX_component.DATA[4][9]
data4x[10] => LPM_MUX:LPM_MUX_component.DATA[4][10]
data4x[11] => LPM_MUX:LPM_MUX_component.DATA[4][11]
data4x[12] => LPM_MUX:LPM_MUX_component.DATA[4][12]
data4x[13] => LPM_MUX:LPM_MUX_component.DATA[4][13]
data4x[14] => LPM_MUX:LPM_MUX_component.DATA[4][14]
data4x[15] => LPM_MUX:LPM_MUX_component.DATA[4][15]
data4x[16] => LPM_MUX:LPM_MUX_component.DATA[4][16]
data4x[17] => LPM_MUX:LPM_MUX_component.DATA[4][17]
data4x[18] => LPM_MUX:LPM_MUX_component.DATA[4][18]
data4x[19] => LPM_MUX:LPM_MUX_component.DATA[4][19]
data4x[20] => LPM_MUX:LPM_MUX_component.DATA[4][20]
data4x[21] => LPM_MUX:LPM_MUX_component.DATA[4][21]
data4x[22] => LPM_MUX:LPM_MUX_component.DATA[4][22]
data4x[23] => LPM_MUX:LPM_MUX_component.DATA[4][23]
data4x[24] => LPM_MUX:LPM_MUX_component.DATA[4][24]
data4x[25] => LPM_MUX:LPM_MUX_component.DATA[4][25]
data4x[26] => LPM_MUX:LPM_MUX_component.DATA[4][26]
data4x[27] => LPM_MUX:LPM_MUX_component.DATA[4][27]
data4x[28] => LPM_MUX:LPM_MUX_component.DATA[4][28]
data4x[29] => LPM_MUX:LPM_MUX_component.DATA[4][29]
data4x[30] => LPM_MUX:LPM_MUX_component.DATA[4][30]
data4x[31] => LPM_MUX:LPM_MUX_component.DATA[4][31]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data5x[8] => LPM_MUX:LPM_MUX_component.DATA[5][8]
data5x[9] => LPM_MUX:LPM_MUX_component.DATA[5][9]
data5x[10] => LPM_MUX:LPM_MUX_component.DATA[5][10]
data5x[11] => LPM_MUX:LPM_MUX_component.DATA[5][11]
data5x[12] => LPM_MUX:LPM_MUX_component.DATA[5][12]
data5x[13] => LPM_MUX:LPM_MUX_component.DATA[5][13]
data5x[14] => LPM_MUX:LPM_MUX_component.DATA[5][14]
data5x[15] => LPM_MUX:LPM_MUX_component.DATA[5][15]
data5x[16] => LPM_MUX:LPM_MUX_component.DATA[5][16]
data5x[17] => LPM_MUX:LPM_MUX_component.DATA[5][17]
data5x[18] => LPM_MUX:LPM_MUX_component.DATA[5][18]
data5x[19] => LPM_MUX:LPM_MUX_component.DATA[5][19]
data5x[20] => LPM_MUX:LPM_MUX_component.DATA[5][20]
data5x[21] => LPM_MUX:LPM_MUX_component.DATA[5][21]
data5x[22] => LPM_MUX:LPM_MUX_component.DATA[5][22]
data5x[23] => LPM_MUX:LPM_MUX_component.DATA[5][23]
data5x[24] => LPM_MUX:LPM_MUX_component.DATA[5][24]
data5x[25] => LPM_MUX:LPM_MUX_component.DATA[5][25]
data5x[26] => LPM_MUX:LPM_MUX_component.DATA[5][26]
data5x[27] => LPM_MUX:LPM_MUX_component.DATA[5][27]
data5x[28] => LPM_MUX:LPM_MUX_component.DATA[5][28]
data5x[29] => LPM_MUX:LPM_MUX_component.DATA[5][29]
data5x[30] => LPM_MUX:LPM_MUX_component.DATA[5][30]
data5x[31] => LPM_MUX:LPM_MUX_component.DATA[5][31]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data6x[8] => LPM_MUX:LPM_MUX_component.DATA[6][8]
data6x[9] => LPM_MUX:LPM_MUX_component.DATA[6][9]
data6x[10] => LPM_MUX:LPM_MUX_component.DATA[6][10]
data6x[11] => LPM_MUX:LPM_MUX_component.DATA[6][11]
data6x[12] => LPM_MUX:LPM_MUX_component.DATA[6][12]
data6x[13] => LPM_MUX:LPM_MUX_component.DATA[6][13]
data6x[14] => LPM_MUX:LPM_MUX_component.DATA[6][14]
data6x[15] => LPM_MUX:LPM_MUX_component.DATA[6][15]
data6x[16] => LPM_MUX:LPM_MUX_component.DATA[6][16]
data6x[17] => LPM_MUX:LPM_MUX_component.DATA[6][17]
data6x[18] => LPM_MUX:LPM_MUX_component.DATA[6][18]
data6x[19] => LPM_MUX:LPM_MUX_component.DATA[6][19]
data6x[20] => LPM_MUX:LPM_MUX_component.DATA[6][20]
data6x[21] => LPM_MUX:LPM_MUX_component.DATA[6][21]
data6x[22] => LPM_MUX:LPM_MUX_component.DATA[6][22]
data6x[23] => LPM_MUX:LPM_MUX_component.DATA[6][23]
data6x[24] => LPM_MUX:LPM_MUX_component.DATA[6][24]
data6x[25] => LPM_MUX:LPM_MUX_component.DATA[6][25]
data6x[26] => LPM_MUX:LPM_MUX_component.DATA[6][26]
data6x[27] => LPM_MUX:LPM_MUX_component.DATA[6][27]
data6x[28] => LPM_MUX:LPM_MUX_component.DATA[6][28]
data6x[29] => LPM_MUX:LPM_MUX_component.DATA[6][29]
data6x[30] => LPM_MUX:LPM_MUX_component.DATA[6][30]
data6x[31] => LPM_MUX:LPM_MUX_component.DATA[6][31]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
data7x[8] => LPM_MUX:LPM_MUX_component.DATA[7][8]
data7x[9] => LPM_MUX:LPM_MUX_component.DATA[7][9]
data7x[10] => LPM_MUX:LPM_MUX_component.DATA[7][10]
data7x[11] => LPM_MUX:LPM_MUX_component.DATA[7][11]
data7x[12] => LPM_MUX:LPM_MUX_component.DATA[7][12]
data7x[13] => LPM_MUX:LPM_MUX_component.DATA[7][13]
data7x[14] => LPM_MUX:LPM_MUX_component.DATA[7][14]
data7x[15] => LPM_MUX:LPM_MUX_component.DATA[7][15]
data7x[16] => LPM_MUX:LPM_MUX_component.DATA[7][16]
data7x[17] => LPM_MUX:LPM_MUX_component.DATA[7][17]
data7x[18] => LPM_MUX:LPM_MUX_component.DATA[7][18]
data7x[19] => LPM_MUX:LPM_MUX_component.DATA[7][19]
data7x[20] => LPM_MUX:LPM_MUX_component.DATA[7][20]
data7x[21] => LPM_MUX:LPM_MUX_component.DATA[7][21]
data7x[22] => LPM_MUX:LPM_MUX_component.DATA[7][22]
data7x[23] => LPM_MUX:LPM_MUX_component.DATA[7][23]
data7x[24] => LPM_MUX:LPM_MUX_component.DATA[7][24]
data7x[25] => LPM_MUX:LPM_MUX_component.DATA[7][25]
data7x[26] => LPM_MUX:LPM_MUX_component.DATA[7][26]
data7x[27] => LPM_MUX:LPM_MUX_component.DATA[7][27]
data7x[28] => LPM_MUX:LPM_MUX_component.DATA[7][28]
data7x[29] => LPM_MUX:LPM_MUX_component.DATA[7][29]
data7x[30] => LPM_MUX:LPM_MUX_component.DATA[7][30]
data7x[31] => LPM_MUX:LPM_MUX_component.DATA[7][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|mux3to8_32bit:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_8de:auto_generated.data[0]
data[0][1] => mux_8de:auto_generated.data[1]
data[0][2] => mux_8de:auto_generated.data[2]
data[0][3] => mux_8de:auto_generated.data[3]
data[0][4] => mux_8de:auto_generated.data[4]
data[0][5] => mux_8de:auto_generated.data[5]
data[0][6] => mux_8de:auto_generated.data[6]
data[0][7] => mux_8de:auto_generated.data[7]
data[0][8] => mux_8de:auto_generated.data[8]
data[0][9] => mux_8de:auto_generated.data[9]
data[0][10] => mux_8de:auto_generated.data[10]
data[0][11] => mux_8de:auto_generated.data[11]
data[0][12] => mux_8de:auto_generated.data[12]
data[0][13] => mux_8de:auto_generated.data[13]
data[0][14] => mux_8de:auto_generated.data[14]
data[0][15] => mux_8de:auto_generated.data[15]
data[0][16] => mux_8de:auto_generated.data[16]
data[0][17] => mux_8de:auto_generated.data[17]
data[0][18] => mux_8de:auto_generated.data[18]
data[0][19] => mux_8de:auto_generated.data[19]
data[0][20] => mux_8de:auto_generated.data[20]
data[0][21] => mux_8de:auto_generated.data[21]
data[0][22] => mux_8de:auto_generated.data[22]
data[0][23] => mux_8de:auto_generated.data[23]
data[0][24] => mux_8de:auto_generated.data[24]
data[0][25] => mux_8de:auto_generated.data[25]
data[0][26] => mux_8de:auto_generated.data[26]
data[0][27] => mux_8de:auto_generated.data[27]
data[0][28] => mux_8de:auto_generated.data[28]
data[0][29] => mux_8de:auto_generated.data[29]
data[0][30] => mux_8de:auto_generated.data[30]
data[0][31] => mux_8de:auto_generated.data[31]
data[1][0] => mux_8de:auto_generated.data[32]
data[1][1] => mux_8de:auto_generated.data[33]
data[1][2] => mux_8de:auto_generated.data[34]
data[1][3] => mux_8de:auto_generated.data[35]
data[1][4] => mux_8de:auto_generated.data[36]
data[1][5] => mux_8de:auto_generated.data[37]
data[1][6] => mux_8de:auto_generated.data[38]
data[1][7] => mux_8de:auto_generated.data[39]
data[1][8] => mux_8de:auto_generated.data[40]
data[1][9] => mux_8de:auto_generated.data[41]
data[1][10] => mux_8de:auto_generated.data[42]
data[1][11] => mux_8de:auto_generated.data[43]
data[1][12] => mux_8de:auto_generated.data[44]
data[1][13] => mux_8de:auto_generated.data[45]
data[1][14] => mux_8de:auto_generated.data[46]
data[1][15] => mux_8de:auto_generated.data[47]
data[1][16] => mux_8de:auto_generated.data[48]
data[1][17] => mux_8de:auto_generated.data[49]
data[1][18] => mux_8de:auto_generated.data[50]
data[1][19] => mux_8de:auto_generated.data[51]
data[1][20] => mux_8de:auto_generated.data[52]
data[1][21] => mux_8de:auto_generated.data[53]
data[1][22] => mux_8de:auto_generated.data[54]
data[1][23] => mux_8de:auto_generated.data[55]
data[1][24] => mux_8de:auto_generated.data[56]
data[1][25] => mux_8de:auto_generated.data[57]
data[1][26] => mux_8de:auto_generated.data[58]
data[1][27] => mux_8de:auto_generated.data[59]
data[1][28] => mux_8de:auto_generated.data[60]
data[1][29] => mux_8de:auto_generated.data[61]
data[1][30] => mux_8de:auto_generated.data[62]
data[1][31] => mux_8de:auto_generated.data[63]
data[2][0] => mux_8de:auto_generated.data[64]
data[2][1] => mux_8de:auto_generated.data[65]
data[2][2] => mux_8de:auto_generated.data[66]
data[2][3] => mux_8de:auto_generated.data[67]
data[2][4] => mux_8de:auto_generated.data[68]
data[2][5] => mux_8de:auto_generated.data[69]
data[2][6] => mux_8de:auto_generated.data[70]
data[2][7] => mux_8de:auto_generated.data[71]
data[2][8] => mux_8de:auto_generated.data[72]
data[2][9] => mux_8de:auto_generated.data[73]
data[2][10] => mux_8de:auto_generated.data[74]
data[2][11] => mux_8de:auto_generated.data[75]
data[2][12] => mux_8de:auto_generated.data[76]
data[2][13] => mux_8de:auto_generated.data[77]
data[2][14] => mux_8de:auto_generated.data[78]
data[2][15] => mux_8de:auto_generated.data[79]
data[2][16] => mux_8de:auto_generated.data[80]
data[2][17] => mux_8de:auto_generated.data[81]
data[2][18] => mux_8de:auto_generated.data[82]
data[2][19] => mux_8de:auto_generated.data[83]
data[2][20] => mux_8de:auto_generated.data[84]
data[2][21] => mux_8de:auto_generated.data[85]
data[2][22] => mux_8de:auto_generated.data[86]
data[2][23] => mux_8de:auto_generated.data[87]
data[2][24] => mux_8de:auto_generated.data[88]
data[2][25] => mux_8de:auto_generated.data[89]
data[2][26] => mux_8de:auto_generated.data[90]
data[2][27] => mux_8de:auto_generated.data[91]
data[2][28] => mux_8de:auto_generated.data[92]
data[2][29] => mux_8de:auto_generated.data[93]
data[2][30] => mux_8de:auto_generated.data[94]
data[2][31] => mux_8de:auto_generated.data[95]
data[3][0] => mux_8de:auto_generated.data[96]
data[3][1] => mux_8de:auto_generated.data[97]
data[3][2] => mux_8de:auto_generated.data[98]
data[3][3] => mux_8de:auto_generated.data[99]
data[3][4] => mux_8de:auto_generated.data[100]
data[3][5] => mux_8de:auto_generated.data[101]
data[3][6] => mux_8de:auto_generated.data[102]
data[3][7] => mux_8de:auto_generated.data[103]
data[3][8] => mux_8de:auto_generated.data[104]
data[3][9] => mux_8de:auto_generated.data[105]
data[3][10] => mux_8de:auto_generated.data[106]
data[3][11] => mux_8de:auto_generated.data[107]
data[3][12] => mux_8de:auto_generated.data[108]
data[3][13] => mux_8de:auto_generated.data[109]
data[3][14] => mux_8de:auto_generated.data[110]
data[3][15] => mux_8de:auto_generated.data[111]
data[3][16] => mux_8de:auto_generated.data[112]
data[3][17] => mux_8de:auto_generated.data[113]
data[3][18] => mux_8de:auto_generated.data[114]
data[3][19] => mux_8de:auto_generated.data[115]
data[3][20] => mux_8de:auto_generated.data[116]
data[3][21] => mux_8de:auto_generated.data[117]
data[3][22] => mux_8de:auto_generated.data[118]
data[3][23] => mux_8de:auto_generated.data[119]
data[3][24] => mux_8de:auto_generated.data[120]
data[3][25] => mux_8de:auto_generated.data[121]
data[3][26] => mux_8de:auto_generated.data[122]
data[3][27] => mux_8de:auto_generated.data[123]
data[3][28] => mux_8de:auto_generated.data[124]
data[3][29] => mux_8de:auto_generated.data[125]
data[3][30] => mux_8de:auto_generated.data[126]
data[3][31] => mux_8de:auto_generated.data[127]
data[4][0] => mux_8de:auto_generated.data[128]
data[4][1] => mux_8de:auto_generated.data[129]
data[4][2] => mux_8de:auto_generated.data[130]
data[4][3] => mux_8de:auto_generated.data[131]
data[4][4] => mux_8de:auto_generated.data[132]
data[4][5] => mux_8de:auto_generated.data[133]
data[4][6] => mux_8de:auto_generated.data[134]
data[4][7] => mux_8de:auto_generated.data[135]
data[4][8] => mux_8de:auto_generated.data[136]
data[4][9] => mux_8de:auto_generated.data[137]
data[4][10] => mux_8de:auto_generated.data[138]
data[4][11] => mux_8de:auto_generated.data[139]
data[4][12] => mux_8de:auto_generated.data[140]
data[4][13] => mux_8de:auto_generated.data[141]
data[4][14] => mux_8de:auto_generated.data[142]
data[4][15] => mux_8de:auto_generated.data[143]
data[4][16] => mux_8de:auto_generated.data[144]
data[4][17] => mux_8de:auto_generated.data[145]
data[4][18] => mux_8de:auto_generated.data[146]
data[4][19] => mux_8de:auto_generated.data[147]
data[4][20] => mux_8de:auto_generated.data[148]
data[4][21] => mux_8de:auto_generated.data[149]
data[4][22] => mux_8de:auto_generated.data[150]
data[4][23] => mux_8de:auto_generated.data[151]
data[4][24] => mux_8de:auto_generated.data[152]
data[4][25] => mux_8de:auto_generated.data[153]
data[4][26] => mux_8de:auto_generated.data[154]
data[4][27] => mux_8de:auto_generated.data[155]
data[4][28] => mux_8de:auto_generated.data[156]
data[4][29] => mux_8de:auto_generated.data[157]
data[4][30] => mux_8de:auto_generated.data[158]
data[4][31] => mux_8de:auto_generated.data[159]
data[5][0] => mux_8de:auto_generated.data[160]
data[5][1] => mux_8de:auto_generated.data[161]
data[5][2] => mux_8de:auto_generated.data[162]
data[5][3] => mux_8de:auto_generated.data[163]
data[5][4] => mux_8de:auto_generated.data[164]
data[5][5] => mux_8de:auto_generated.data[165]
data[5][6] => mux_8de:auto_generated.data[166]
data[5][7] => mux_8de:auto_generated.data[167]
data[5][8] => mux_8de:auto_generated.data[168]
data[5][9] => mux_8de:auto_generated.data[169]
data[5][10] => mux_8de:auto_generated.data[170]
data[5][11] => mux_8de:auto_generated.data[171]
data[5][12] => mux_8de:auto_generated.data[172]
data[5][13] => mux_8de:auto_generated.data[173]
data[5][14] => mux_8de:auto_generated.data[174]
data[5][15] => mux_8de:auto_generated.data[175]
data[5][16] => mux_8de:auto_generated.data[176]
data[5][17] => mux_8de:auto_generated.data[177]
data[5][18] => mux_8de:auto_generated.data[178]
data[5][19] => mux_8de:auto_generated.data[179]
data[5][20] => mux_8de:auto_generated.data[180]
data[5][21] => mux_8de:auto_generated.data[181]
data[5][22] => mux_8de:auto_generated.data[182]
data[5][23] => mux_8de:auto_generated.data[183]
data[5][24] => mux_8de:auto_generated.data[184]
data[5][25] => mux_8de:auto_generated.data[185]
data[5][26] => mux_8de:auto_generated.data[186]
data[5][27] => mux_8de:auto_generated.data[187]
data[5][28] => mux_8de:auto_generated.data[188]
data[5][29] => mux_8de:auto_generated.data[189]
data[5][30] => mux_8de:auto_generated.data[190]
data[5][31] => mux_8de:auto_generated.data[191]
data[6][0] => mux_8de:auto_generated.data[192]
data[6][1] => mux_8de:auto_generated.data[193]
data[6][2] => mux_8de:auto_generated.data[194]
data[6][3] => mux_8de:auto_generated.data[195]
data[6][4] => mux_8de:auto_generated.data[196]
data[6][5] => mux_8de:auto_generated.data[197]
data[6][6] => mux_8de:auto_generated.data[198]
data[6][7] => mux_8de:auto_generated.data[199]
data[6][8] => mux_8de:auto_generated.data[200]
data[6][9] => mux_8de:auto_generated.data[201]
data[6][10] => mux_8de:auto_generated.data[202]
data[6][11] => mux_8de:auto_generated.data[203]
data[6][12] => mux_8de:auto_generated.data[204]
data[6][13] => mux_8de:auto_generated.data[205]
data[6][14] => mux_8de:auto_generated.data[206]
data[6][15] => mux_8de:auto_generated.data[207]
data[6][16] => mux_8de:auto_generated.data[208]
data[6][17] => mux_8de:auto_generated.data[209]
data[6][18] => mux_8de:auto_generated.data[210]
data[6][19] => mux_8de:auto_generated.data[211]
data[6][20] => mux_8de:auto_generated.data[212]
data[6][21] => mux_8de:auto_generated.data[213]
data[6][22] => mux_8de:auto_generated.data[214]
data[6][23] => mux_8de:auto_generated.data[215]
data[6][24] => mux_8de:auto_generated.data[216]
data[6][25] => mux_8de:auto_generated.data[217]
data[6][26] => mux_8de:auto_generated.data[218]
data[6][27] => mux_8de:auto_generated.data[219]
data[6][28] => mux_8de:auto_generated.data[220]
data[6][29] => mux_8de:auto_generated.data[221]
data[6][30] => mux_8de:auto_generated.data[222]
data[6][31] => mux_8de:auto_generated.data[223]
data[7][0] => mux_8de:auto_generated.data[224]
data[7][1] => mux_8de:auto_generated.data[225]
data[7][2] => mux_8de:auto_generated.data[226]
data[7][3] => mux_8de:auto_generated.data[227]
data[7][4] => mux_8de:auto_generated.data[228]
data[7][5] => mux_8de:auto_generated.data[229]
data[7][6] => mux_8de:auto_generated.data[230]
data[7][7] => mux_8de:auto_generated.data[231]
data[7][8] => mux_8de:auto_generated.data[232]
data[7][9] => mux_8de:auto_generated.data[233]
data[7][10] => mux_8de:auto_generated.data[234]
data[7][11] => mux_8de:auto_generated.data[235]
data[7][12] => mux_8de:auto_generated.data[236]
data[7][13] => mux_8de:auto_generated.data[237]
data[7][14] => mux_8de:auto_generated.data[238]
data[7][15] => mux_8de:auto_generated.data[239]
data[7][16] => mux_8de:auto_generated.data[240]
data[7][17] => mux_8de:auto_generated.data[241]
data[7][18] => mux_8de:auto_generated.data[242]
data[7][19] => mux_8de:auto_generated.data[243]
data[7][20] => mux_8de:auto_generated.data[244]
data[7][21] => mux_8de:auto_generated.data[245]
data[7][22] => mux_8de:auto_generated.data[246]
data[7][23] => mux_8de:auto_generated.data[247]
data[7][24] => mux_8de:auto_generated.data[248]
data[7][25] => mux_8de:auto_generated.data[249]
data[7][26] => mux_8de:auto_generated.data[250]
data[7][27] => mux_8de:auto_generated.data[251]
data[7][28] => mux_8de:auto_generated.data[252]
data[7][29] => mux_8de:auto_generated.data[253]
data[7][30] => mux_8de:auto_generated.data[254]
data[7][31] => mux_8de:auto_generated.data[255]
sel[0] => mux_8de:auto_generated.sel[0]
sel[1] => mux_8de:auto_generated.sel[1]
sel[2] => mux_8de:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8de:auto_generated.result[0]
result[1] <= mux_8de:auto_generated.result[1]
result[2] <= mux_8de:auto_generated.result[2]
result[3] <= mux_8de:auto_generated.result[3]
result[4] <= mux_8de:auto_generated.result[4]
result[5] <= mux_8de:auto_generated.result[5]
result[6] <= mux_8de:auto_generated.result[6]
result[7] <= mux_8de:auto_generated.result[7]
result[8] <= mux_8de:auto_generated.result[8]
result[9] <= mux_8de:auto_generated.result[9]
result[10] <= mux_8de:auto_generated.result[10]
result[11] <= mux_8de:auto_generated.result[11]
result[12] <= mux_8de:auto_generated.result[12]
result[13] <= mux_8de:auto_generated.result[13]
result[14] <= mux_8de:auto_generated.result[14]
result[15] <= mux_8de:auto_generated.result[15]
result[16] <= mux_8de:auto_generated.result[16]
result[17] <= mux_8de:auto_generated.result[17]
result[18] <= mux_8de:auto_generated.result[18]
result[19] <= mux_8de:auto_generated.result[19]
result[20] <= mux_8de:auto_generated.result[20]
result[21] <= mux_8de:auto_generated.result[21]
result[22] <= mux_8de:auto_generated.result[22]
result[23] <= mux_8de:auto_generated.result[23]
result[24] <= mux_8de:auto_generated.result[24]
result[25] <= mux_8de:auto_generated.result[25]
result[26] <= mux_8de:auto_generated.result[26]
result[27] <= mux_8de:auto_generated.result[27]
result[28] <= mux_8de:auto_generated.result[28]
result[29] <= mux_8de:auto_generated.result[29]
result[30] <= mux_8de:auto_generated.result[30]
result[31] <= mux_8de:auto_generated.result[31]


|TOT|DataPath:inst3|mux3to8_32bit:inst6|LPM_MUX:LPM_MUX_component|mux_8de:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN1
data[192] => _.IN1
data[193] => _.IN1
data[193] => _.IN1
data[194] => _.IN1
data[194] => _.IN1
data[195] => _.IN1
data[195] => _.IN1
data[196] => _.IN1
data[196] => _.IN1
data[197] => _.IN1
data[197] => _.IN1
data[198] => _.IN1
data[198] => _.IN1
data[199] => _.IN1
data[199] => _.IN1
data[200] => _.IN1
data[200] => _.IN1
data[201] => _.IN1
data[201] => _.IN1
data[202] => _.IN1
data[202] => _.IN1
data[203] => _.IN1
data[203] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN1
data[216] => _.IN1
data[217] => _.IN1
data[217] => _.IN1
data[218] => _.IN1
data[218] => _.IN1
data[219] => _.IN1
data[219] => _.IN1
data[220] => _.IN1
data[220] => _.IN1
data[221] => _.IN1
data[221] => _.IN1
data[222] => _.IN1
data[222] => _.IN1
data[223] => _.IN1
data[223] => _.IN1
data[224] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[31].IN0
sel[2] => _.IN0
sel[2] => result_node[30].IN0
sel[2] => _.IN0
sel[2] => result_node[29].IN0
sel[2] => _.IN0
sel[2] => result_node[28].IN0
sel[2] => _.IN0
sel[2] => result_node[27].IN0
sel[2] => _.IN0
sel[2] => result_node[26].IN0
sel[2] => _.IN0
sel[2] => result_node[25].IN0
sel[2] => _.IN0
sel[2] => result_node[24].IN0
sel[2] => _.IN0
sel[2] => result_node[23].IN0
sel[2] => _.IN0
sel[2] => result_node[22].IN0
sel[2] => _.IN0
sel[2] => result_node[21].IN0
sel[2] => _.IN0
sel[2] => result_node[20].IN0
sel[2] => _.IN0
sel[2] => result_node[19].IN0
sel[2] => _.IN0
sel[2] => result_node[18].IN0
sel[2] => _.IN0
sel[2] => result_node[17].IN0
sel[2] => _.IN0
sel[2] => result_node[16].IN0
sel[2] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|TOT|DataPath:inst3|REG_32bit:TMP
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_32bit:inst9.data1x[0]
In[1] => mux2_4_32bit:inst9.data1x[1]
In[2] => mux2_4_32bit:inst9.data1x[2]
In[3] => mux2_4_32bit:inst9.data1x[3]
In[4] => mux2_4_32bit:inst9.data1x[4]
In[5] => mux2_4_32bit:inst9.data1x[5]
In[6] => mux2_4_32bit:inst9.data1x[6]
In[7] => mux2_4_32bit:inst9.data1x[7]
In[8] => mux2_4_32bit:inst9.data1x[8]
In[9] => mux2_4_32bit:inst9.data1x[9]
In[10] => mux2_4_32bit:inst9.data1x[10]
In[11] => mux2_4_32bit:inst9.data1x[11]
In[12] => mux2_4_32bit:inst9.data1x[12]
In[13] => mux2_4_32bit:inst9.data1x[13]
In[14] => mux2_4_32bit:inst9.data1x[14]
In[15] => mux2_4_32bit:inst9.data1x[15]
In[16] => mux2_4_32bit:inst9.data1x[16]
In[17] => mux2_4_32bit:inst9.data1x[17]
In[18] => mux2_4_32bit:inst9.data1x[18]
In[19] => mux2_4_32bit:inst9.data1x[19]
In[20] => mux2_4_32bit:inst9.data1x[20]
In[21] => mux2_4_32bit:inst9.data1x[21]
In[22] => mux2_4_32bit:inst9.data1x[22]
In[23] => mux2_4_32bit:inst9.data1x[23]
In[24] => mux2_4_32bit:inst9.data1x[24]
In[25] => mux2_4_32bit:inst9.data1x[25]
In[26] => mux2_4_32bit:inst9.data1x[26]
In[27] => mux2_4_32bit:inst9.data1x[27]
In[28] => mux2_4_32bit:inst9.data1x[28]
In[29] => mux2_4_32bit:inst9.data1x[29]
In[30] => mux2_4_32bit:inst9.data1x[30]
In[31] => mux2_4_32bit:inst9.data1x[31]
LOAD => mux2_4_32bit:inst9.sel[0]
INC => mux2_4_32bit:inst9.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK
CLK => inst7.CLK
CLK => inst40.CLK
CLK => inst26.CLK
CLK => inst27.CLK
CLK => inst28.CLK
CLK => inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
CLK => inst38.CLK
CLK => inst39.CLK


|TOT|DataPath:inst3|REG_32bit:TMP|mux1_2_32bit:kjh
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:TMP|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:TMP|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:TMP|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|REG_8bit:OP1
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_3_8bit:inst1.data1x[0]
In[1] => mux2_3_8bit:inst1.data1x[1]
In[2] => mux2_3_8bit:inst1.data1x[2]
In[3] => mux2_3_8bit:inst1.data1x[3]
In[4] => mux2_3_8bit:inst1.data1x[4]
In[5] => mux2_3_8bit:inst1.data1x[5]
In[6] => mux2_3_8bit:inst1.data1x[6]
In[7] => mux2_3_8bit:inst1.data1x[7]
LOAD => mux2_3_8bit:inst1.sel[0]
INC1 => mux2_3_8bit:inst1.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK


|TOT|DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_jbe:auto_generated.data[0]
data[0][1] => mux_jbe:auto_generated.data[1]
data[0][2] => mux_jbe:auto_generated.data[2]
data[0][3] => mux_jbe:auto_generated.data[3]
data[0][4] => mux_jbe:auto_generated.data[4]
data[0][5] => mux_jbe:auto_generated.data[5]
data[0][6] => mux_jbe:auto_generated.data[6]
data[0][7] => mux_jbe:auto_generated.data[7]
data[1][0] => mux_jbe:auto_generated.data[8]
data[1][1] => mux_jbe:auto_generated.data[9]
data[1][2] => mux_jbe:auto_generated.data[10]
data[1][3] => mux_jbe:auto_generated.data[11]
data[1][4] => mux_jbe:auto_generated.data[12]
data[1][5] => mux_jbe:auto_generated.data[13]
data[1][6] => mux_jbe:auto_generated.data[14]
data[1][7] => mux_jbe:auto_generated.data[15]
sel[0] => mux_jbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jbe:auto_generated.result[0]
result[1] <= mux_jbe:auto_generated.result[1]
result[2] <= mux_jbe:auto_generated.result[2]
result[3] <= mux_jbe:auto_generated.result[3]
result[4] <= mux_jbe:auto_generated.result[4]
result[5] <= mux_jbe:auto_generated.result[5]
result[6] <= mux_jbe:auto_generated.result[6]
result[7] <= mux_jbe:auto_generated.result[7]


|TOT|DataPath:inst3|REG_8bit:OP1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_lbe:auto_generated.data[0]
data[0][1] => mux_lbe:auto_generated.data[1]
data[0][2] => mux_lbe:auto_generated.data[2]
data[0][3] => mux_lbe:auto_generated.data[3]
data[0][4] => mux_lbe:auto_generated.data[4]
data[0][5] => mux_lbe:auto_generated.data[5]
data[0][6] => mux_lbe:auto_generated.data[6]
data[0][7] => mux_lbe:auto_generated.data[7]
data[1][0] => mux_lbe:auto_generated.data[8]
data[1][1] => mux_lbe:auto_generated.data[9]
data[1][2] => mux_lbe:auto_generated.data[10]
data[1][3] => mux_lbe:auto_generated.data[11]
data[1][4] => mux_lbe:auto_generated.data[12]
data[1][5] => mux_lbe:auto_generated.data[13]
data[1][6] => mux_lbe:auto_generated.data[14]
data[1][7] => mux_lbe:auto_generated.data[15]
data[2][0] => mux_lbe:auto_generated.data[16]
data[2][1] => mux_lbe:auto_generated.data[17]
data[2][2] => mux_lbe:auto_generated.data[18]
data[2][3] => mux_lbe:auto_generated.data[19]
data[2][4] => mux_lbe:auto_generated.data[20]
data[2][5] => mux_lbe:auto_generated.data[21]
data[2][6] => mux_lbe:auto_generated.data[22]
data[2][7] => mux_lbe:auto_generated.data[23]
sel[0] => mux_lbe:auto_generated.sel[0]
sel[1] => mux_lbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lbe:auto_generated.result[0]
result[1] <= mux_lbe:auto_generated.result[1]
result[2] <= mux_lbe:auto_generated.result[2]
result[3] <= mux_lbe:auto_generated.result[3]
result[4] <= mux_lbe:auto_generated.result[4]
result[5] <= mux_lbe:auto_generated.result[5]
result[6] <= mux_lbe:auto_generated.result[6]
result[7] <= mux_lbe:auto_generated.result[7]


|TOT|DataPath:inst3|REG_8bit:OP1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component|mux_lbe:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|REG_8bit:OP0
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_3_8bit:inst1.data1x[0]
In[1] => mux2_3_8bit:inst1.data1x[1]
In[2] => mux2_3_8bit:inst1.data1x[2]
In[3] => mux2_3_8bit:inst1.data1x[3]
In[4] => mux2_3_8bit:inst1.data1x[4]
In[5] => mux2_3_8bit:inst1.data1x[5]
In[6] => mux2_3_8bit:inst1.data1x[6]
In[7] => mux2_3_8bit:inst1.data1x[7]
LOAD => mux2_3_8bit:inst1.sel[0]
INC1 => mux2_3_8bit:inst1.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK


|TOT|DataPath:inst3|REG_8bit:OP0|mux1_2_8bit:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|REG_8bit:OP0|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_jbe:auto_generated.data[0]
data[0][1] => mux_jbe:auto_generated.data[1]
data[0][2] => mux_jbe:auto_generated.data[2]
data[0][3] => mux_jbe:auto_generated.data[3]
data[0][4] => mux_jbe:auto_generated.data[4]
data[0][5] => mux_jbe:auto_generated.data[5]
data[0][6] => mux_jbe:auto_generated.data[6]
data[0][7] => mux_jbe:auto_generated.data[7]
data[1][0] => mux_jbe:auto_generated.data[8]
data[1][1] => mux_jbe:auto_generated.data[9]
data[1][2] => mux_jbe:auto_generated.data[10]
data[1][3] => mux_jbe:auto_generated.data[11]
data[1][4] => mux_jbe:auto_generated.data[12]
data[1][5] => mux_jbe:auto_generated.data[13]
data[1][6] => mux_jbe:auto_generated.data[14]
data[1][7] => mux_jbe:auto_generated.data[15]
sel[0] => mux_jbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jbe:auto_generated.result[0]
result[1] <= mux_jbe:auto_generated.result[1]
result[2] <= mux_jbe:auto_generated.result[2]
result[3] <= mux_jbe:auto_generated.result[3]
result[4] <= mux_jbe:auto_generated.result[4]
result[5] <= mux_jbe:auto_generated.result[5]
result[6] <= mux_jbe:auto_generated.result[6]
result[7] <= mux_jbe:auto_generated.result[7]


|TOT|DataPath:inst3|REG_8bit:OP0|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_8bit:OP0|mux2_3_8bit:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|REG_8bit:OP0|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_lbe:auto_generated.data[0]
data[0][1] => mux_lbe:auto_generated.data[1]
data[0][2] => mux_lbe:auto_generated.data[2]
data[0][3] => mux_lbe:auto_generated.data[3]
data[0][4] => mux_lbe:auto_generated.data[4]
data[0][5] => mux_lbe:auto_generated.data[5]
data[0][6] => mux_lbe:auto_generated.data[6]
data[0][7] => mux_lbe:auto_generated.data[7]
data[1][0] => mux_lbe:auto_generated.data[8]
data[1][1] => mux_lbe:auto_generated.data[9]
data[1][2] => mux_lbe:auto_generated.data[10]
data[1][3] => mux_lbe:auto_generated.data[11]
data[1][4] => mux_lbe:auto_generated.data[12]
data[1][5] => mux_lbe:auto_generated.data[13]
data[1][6] => mux_lbe:auto_generated.data[14]
data[1][7] => mux_lbe:auto_generated.data[15]
data[2][0] => mux_lbe:auto_generated.data[16]
data[2][1] => mux_lbe:auto_generated.data[17]
data[2][2] => mux_lbe:auto_generated.data[18]
data[2][3] => mux_lbe:auto_generated.data[19]
data[2][4] => mux_lbe:auto_generated.data[20]
data[2][5] => mux_lbe:auto_generated.data[21]
data[2][6] => mux_lbe:auto_generated.data[22]
data[2][7] => mux_lbe:auto_generated.data[23]
sel[0] => mux_lbe:auto_generated.sel[0]
sel[1] => mux_lbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lbe:auto_generated.result[0]
result[1] <= mux_lbe:auto_generated.result[1]
result[2] <= mux_lbe:auto_generated.result[2]
result[3] <= mux_lbe:auto_generated.result[3]
result[4] <= mux_lbe:auto_generated.result[4]
result[5] <= mux_lbe:auto_generated.result[5]
result[6] <= mux_lbe:auto_generated.result[6]
result[7] <= mux_lbe:auto_generated.result[7]


|TOT|DataPath:inst3|REG_8bit:OP0|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component|mux_lbe:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|REG_16bit:OP32
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_16bit:inst2.data1x[0]
In[1] => mux2_4_16bit:inst2.data1x[1]
In[2] => mux2_4_16bit:inst2.data1x[2]
In[3] => mux2_4_16bit:inst2.data1x[3]
In[4] => mux2_4_16bit:inst2.data1x[4]
In[5] => mux2_4_16bit:inst2.data1x[5]
In[6] => mux2_4_16bit:inst2.data1x[6]
In[7] => mux2_4_16bit:inst2.data1x[7]
In[8] => mux2_4_16bit:inst2.data1x[8]
In[9] => mux2_4_16bit:inst2.data1x[9]
In[10] => mux2_4_16bit:inst2.data1x[10]
In[11] => mux2_4_16bit:inst2.data1x[11]
In[12] => mux2_4_16bit:inst2.data1x[12]
In[13] => mux2_4_16bit:inst2.data1x[13]
In[14] => mux2_4_16bit:inst2.data1x[14]
In[15] => mux2_4_16bit:inst2.data1x[15]
LOAD => mux2_4_16bit:inst2.sel[0]
INC1 => mux2_4_16bit:inst2.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK


|TOT|DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|TOT|DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_3de:auto_generated.data[0]
data[0][1] => mux_3de:auto_generated.data[1]
data[0][2] => mux_3de:auto_generated.data[2]
data[0][3] => mux_3de:auto_generated.data[3]
data[0][4] => mux_3de:auto_generated.data[4]
data[0][5] => mux_3de:auto_generated.data[5]
data[0][6] => mux_3de:auto_generated.data[6]
data[0][7] => mux_3de:auto_generated.data[7]
data[0][8] => mux_3de:auto_generated.data[8]
data[0][9] => mux_3de:auto_generated.data[9]
data[0][10] => mux_3de:auto_generated.data[10]
data[0][11] => mux_3de:auto_generated.data[11]
data[0][12] => mux_3de:auto_generated.data[12]
data[0][13] => mux_3de:auto_generated.data[13]
data[0][14] => mux_3de:auto_generated.data[14]
data[0][15] => mux_3de:auto_generated.data[15]
data[1][0] => mux_3de:auto_generated.data[16]
data[1][1] => mux_3de:auto_generated.data[17]
data[1][2] => mux_3de:auto_generated.data[18]
data[1][3] => mux_3de:auto_generated.data[19]
data[1][4] => mux_3de:auto_generated.data[20]
data[1][5] => mux_3de:auto_generated.data[21]
data[1][6] => mux_3de:auto_generated.data[22]
data[1][7] => mux_3de:auto_generated.data[23]
data[1][8] => mux_3de:auto_generated.data[24]
data[1][9] => mux_3de:auto_generated.data[25]
data[1][10] => mux_3de:auto_generated.data[26]
data[1][11] => mux_3de:auto_generated.data[27]
data[1][12] => mux_3de:auto_generated.data[28]
data[1][13] => mux_3de:auto_generated.data[29]
data[1][14] => mux_3de:auto_generated.data[30]
data[1][15] => mux_3de:auto_generated.data[31]
sel[0] => mux_3de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3de:auto_generated.result[0]
result[1] <= mux_3de:auto_generated.result[1]
result[2] <= mux_3de:auto_generated.result[2]
result[3] <= mux_3de:auto_generated.result[3]
result[4] <= mux_3de:auto_generated.result[4]
result[5] <= mux_3de:auto_generated.result[5]
result[6] <= mux_3de:auto_generated.result[6]
result[7] <= mux_3de:auto_generated.result[7]
result[8] <= mux_3de:auto_generated.result[8]
result[9] <= mux_3de:auto_generated.result[9]
result[10] <= mux_3de:auto_generated.result[10]
result[11] <= mux_3de:auto_generated.result[11]
result[12] <= mux_3de:auto_generated.result[12]
result[13] <= mux_3de:auto_generated.result[13]
result[14] <= mux_3de:auto_generated.result[14]
result[15] <= mux_3de:auto_generated.result[15]


|TOT|DataPath:inst3|REG_16bit:OP32|MUX1_2_16bit:inst3|LPM_MUX:LPM_MUX_component|mux_3de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|TOT|DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_4de:auto_generated.data[0]
data[0][1] => mux_4de:auto_generated.data[1]
data[0][2] => mux_4de:auto_generated.data[2]
data[0][3] => mux_4de:auto_generated.data[3]
data[0][4] => mux_4de:auto_generated.data[4]
data[0][5] => mux_4de:auto_generated.data[5]
data[0][6] => mux_4de:auto_generated.data[6]
data[0][7] => mux_4de:auto_generated.data[7]
data[0][8] => mux_4de:auto_generated.data[8]
data[0][9] => mux_4de:auto_generated.data[9]
data[0][10] => mux_4de:auto_generated.data[10]
data[0][11] => mux_4de:auto_generated.data[11]
data[0][12] => mux_4de:auto_generated.data[12]
data[0][13] => mux_4de:auto_generated.data[13]
data[0][14] => mux_4de:auto_generated.data[14]
data[0][15] => mux_4de:auto_generated.data[15]
data[1][0] => mux_4de:auto_generated.data[16]
data[1][1] => mux_4de:auto_generated.data[17]
data[1][2] => mux_4de:auto_generated.data[18]
data[1][3] => mux_4de:auto_generated.data[19]
data[1][4] => mux_4de:auto_generated.data[20]
data[1][5] => mux_4de:auto_generated.data[21]
data[1][6] => mux_4de:auto_generated.data[22]
data[1][7] => mux_4de:auto_generated.data[23]
data[1][8] => mux_4de:auto_generated.data[24]
data[1][9] => mux_4de:auto_generated.data[25]
data[1][10] => mux_4de:auto_generated.data[26]
data[1][11] => mux_4de:auto_generated.data[27]
data[1][12] => mux_4de:auto_generated.data[28]
data[1][13] => mux_4de:auto_generated.data[29]
data[1][14] => mux_4de:auto_generated.data[30]
data[1][15] => mux_4de:auto_generated.data[31]
data[2][0] => mux_4de:auto_generated.data[32]
data[2][1] => mux_4de:auto_generated.data[33]
data[2][2] => mux_4de:auto_generated.data[34]
data[2][3] => mux_4de:auto_generated.data[35]
data[2][4] => mux_4de:auto_generated.data[36]
data[2][5] => mux_4de:auto_generated.data[37]
data[2][6] => mux_4de:auto_generated.data[38]
data[2][7] => mux_4de:auto_generated.data[39]
data[2][8] => mux_4de:auto_generated.data[40]
data[2][9] => mux_4de:auto_generated.data[41]
data[2][10] => mux_4de:auto_generated.data[42]
data[2][11] => mux_4de:auto_generated.data[43]
data[2][12] => mux_4de:auto_generated.data[44]
data[2][13] => mux_4de:auto_generated.data[45]
data[2][14] => mux_4de:auto_generated.data[46]
data[2][15] => mux_4de:auto_generated.data[47]
sel[0] => mux_4de:auto_generated.sel[0]
sel[1] => mux_4de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4de:auto_generated.result[0]
result[1] <= mux_4de:auto_generated.result[1]
result[2] <= mux_4de:auto_generated.result[2]
result[3] <= mux_4de:auto_generated.result[3]
result[4] <= mux_4de:auto_generated.result[4]
result[5] <= mux_4de:auto_generated.result[5]
result[6] <= mux_4de:auto_generated.result[6]
result[7] <= mux_4de:auto_generated.result[7]
result[8] <= mux_4de:auto_generated.result[8]
result[9] <= mux_4de:auto_generated.result[9]
result[10] <= mux_4de:auto_generated.result[10]
result[11] <= mux_4de:auto_generated.result[11]
result[12] <= mux_4de:auto_generated.result[12]
result[13] <= mux_4de:auto_generated.result[13]
result[14] <= mux_4de:auto_generated.result[14]
result[15] <= mux_4de:auto_generated.result[15]


|TOT|DataPath:inst3|REG_16bit:OP32|mux2_4_16bit:inst2|LPM_MUX:LPM_MUX_component|mux_4de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data1_wire[0].IN0
data[17] => data1_wire[1].IN0
data[18] => data1_wire[2].IN0
data[19] => data1_wire[3].IN0
data[20] => data1_wire[4].IN0
data[21] => data1_wire[5].IN0
data[22] => data1_wire[6].IN0
data[23] => data1_wire[7].IN0
data[24] => data1_wire[8].IN0
data[25] => data1_wire[9].IN0
data[26] => data1_wire[10].IN0
data[27] => data1_wire[11].IN0
data[28] => data1_wire[12].IN0
data[29] => data1_wire[13].IN0
data[30] => data1_wire[14].IN0
data[31] => data1_wire[15].IN0
data[32] => data2_wire[0].IN0
data[33] => data2_wire[1].IN0
data[34] => data2_wire[2].IN0
data[35] => data2_wire[3].IN0
data[36] => data2_wire[4].IN0
data[37] => data2_wire[5].IN0
data[38] => data2_wire[6].IN0
data[39] => data2_wire[7].IN0
data[40] => data2_wire[8].IN0
data[41] => data2_wire[9].IN0
data[42] => data2_wire[10].IN0
data[43] => data2_wire[11].IN0
data[44] => data2_wire[12].IN0
data[45] => data2_wire[13].IN0
data[46] => data2_wire[14].IN0
data[47] => data2_wire[15].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[15].IN0
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|REG_32bit:TP1
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_32bit:inst9.data1x[0]
In[1] => mux2_4_32bit:inst9.data1x[1]
In[2] => mux2_4_32bit:inst9.data1x[2]
In[3] => mux2_4_32bit:inst9.data1x[3]
In[4] => mux2_4_32bit:inst9.data1x[4]
In[5] => mux2_4_32bit:inst9.data1x[5]
In[6] => mux2_4_32bit:inst9.data1x[6]
In[7] => mux2_4_32bit:inst9.data1x[7]
In[8] => mux2_4_32bit:inst9.data1x[8]
In[9] => mux2_4_32bit:inst9.data1x[9]
In[10] => mux2_4_32bit:inst9.data1x[10]
In[11] => mux2_4_32bit:inst9.data1x[11]
In[12] => mux2_4_32bit:inst9.data1x[12]
In[13] => mux2_4_32bit:inst9.data1x[13]
In[14] => mux2_4_32bit:inst9.data1x[14]
In[15] => mux2_4_32bit:inst9.data1x[15]
In[16] => mux2_4_32bit:inst9.data1x[16]
In[17] => mux2_4_32bit:inst9.data1x[17]
In[18] => mux2_4_32bit:inst9.data1x[18]
In[19] => mux2_4_32bit:inst9.data1x[19]
In[20] => mux2_4_32bit:inst9.data1x[20]
In[21] => mux2_4_32bit:inst9.data1x[21]
In[22] => mux2_4_32bit:inst9.data1x[22]
In[23] => mux2_4_32bit:inst9.data1x[23]
In[24] => mux2_4_32bit:inst9.data1x[24]
In[25] => mux2_4_32bit:inst9.data1x[25]
In[26] => mux2_4_32bit:inst9.data1x[26]
In[27] => mux2_4_32bit:inst9.data1x[27]
In[28] => mux2_4_32bit:inst9.data1x[28]
In[29] => mux2_4_32bit:inst9.data1x[29]
In[30] => mux2_4_32bit:inst9.data1x[30]
In[31] => mux2_4_32bit:inst9.data1x[31]
LOAD => mux2_4_32bit:inst9.sel[0]
INC => mux2_4_32bit:inst9.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK
CLK => inst7.CLK
CLK => inst40.CLK
CLK => inst26.CLK
CLK => inst27.CLK
CLK => inst28.CLK
CLK => inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
CLK => inst38.CLK
CLK => inst39.CLK


|TOT|DataPath:inst3|REG_32bit:TP1|mux1_2_32bit:kjh
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:TP1|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:TP1|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_32bit:TP1|mux2_4_32bit:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:TP1|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:TP1|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|REG_32bit:TP2
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_32bit:inst9.data1x[0]
In[1] => mux2_4_32bit:inst9.data1x[1]
In[2] => mux2_4_32bit:inst9.data1x[2]
In[3] => mux2_4_32bit:inst9.data1x[3]
In[4] => mux2_4_32bit:inst9.data1x[4]
In[5] => mux2_4_32bit:inst9.data1x[5]
In[6] => mux2_4_32bit:inst9.data1x[6]
In[7] => mux2_4_32bit:inst9.data1x[7]
In[8] => mux2_4_32bit:inst9.data1x[8]
In[9] => mux2_4_32bit:inst9.data1x[9]
In[10] => mux2_4_32bit:inst9.data1x[10]
In[11] => mux2_4_32bit:inst9.data1x[11]
In[12] => mux2_4_32bit:inst9.data1x[12]
In[13] => mux2_4_32bit:inst9.data1x[13]
In[14] => mux2_4_32bit:inst9.data1x[14]
In[15] => mux2_4_32bit:inst9.data1x[15]
In[16] => mux2_4_32bit:inst9.data1x[16]
In[17] => mux2_4_32bit:inst9.data1x[17]
In[18] => mux2_4_32bit:inst9.data1x[18]
In[19] => mux2_4_32bit:inst9.data1x[19]
In[20] => mux2_4_32bit:inst9.data1x[20]
In[21] => mux2_4_32bit:inst9.data1x[21]
In[22] => mux2_4_32bit:inst9.data1x[22]
In[23] => mux2_4_32bit:inst9.data1x[23]
In[24] => mux2_4_32bit:inst9.data1x[24]
In[25] => mux2_4_32bit:inst9.data1x[25]
In[26] => mux2_4_32bit:inst9.data1x[26]
In[27] => mux2_4_32bit:inst9.data1x[27]
In[28] => mux2_4_32bit:inst9.data1x[28]
In[29] => mux2_4_32bit:inst9.data1x[29]
In[30] => mux2_4_32bit:inst9.data1x[30]
In[31] => mux2_4_32bit:inst9.data1x[31]
LOAD => mux2_4_32bit:inst9.sel[0]
INC => mux2_4_32bit:inst9.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK
CLK => inst7.CLK
CLK => inst40.CLK
CLK => inst26.CLK
CLK => inst27.CLK
CLK => inst28.CLK
CLK => inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
CLK => inst38.CLK
CLK => inst39.CLK


|TOT|DataPath:inst3|REG_32bit:TP2|mux1_2_32bit:kjh
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:TP2|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:TP2|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_32bit:TP2|mux2_4_32bit:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:TP2|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:TP2|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|LV:SDDV
SUMOUT[0] <= mux2_1_32bit:inst6.result[0]
SUMOUT[1] <= mux2_1_32bit:inst6.result[1]
SUMOUT[2] <= mux2_1_32bit:inst6.result[2]
SUMOUT[3] <= mux2_1_32bit:inst6.result[3]
SUMOUT[4] <= mux2_1_32bit:inst6.result[4]
SUMOUT[5] <= mux2_1_32bit:inst6.result[5]
SUMOUT[6] <= mux2_1_32bit:inst6.result[6]
SUMOUT[7] <= mux2_1_32bit:inst6.result[7]
SUMOUT[8] <= mux2_1_32bit:inst6.result[8]
SUMOUT[9] <= mux2_1_32bit:inst6.result[9]
SUMOUT[10] <= mux2_1_32bit:inst6.result[10]
SUMOUT[11] <= mux2_1_32bit:inst6.result[11]
SUMOUT[12] <= mux2_1_32bit:inst6.result[12]
SUMOUT[13] <= mux2_1_32bit:inst6.result[13]
SUMOUT[14] <= mux2_1_32bit:inst6.result[14]
SUMOUT[15] <= mux2_1_32bit:inst6.result[15]
SUMOUT[16] <= mux2_1_32bit:inst6.result[16]
SUMOUT[17] <= mux2_1_32bit:inst6.result[17]
SUMOUT[18] <= mux2_1_32bit:inst6.result[18]
SUMOUT[19] <= mux2_1_32bit:inst6.result[19]
SUMOUT[20] <= mux2_1_32bit:inst6.result[20]
SUMOUT[21] <= mux2_1_32bit:inst6.result[21]
SUMOUT[22] <= mux2_1_32bit:inst6.result[22]
SUMOUT[23] <= mux2_1_32bit:inst6.result[23]
SUMOUT[24] <= mux2_1_32bit:inst6.result[24]
SUMOUT[25] <= mux2_1_32bit:inst6.result[25]
SUMOUT[26] <= mux2_1_32bit:inst6.result[26]
SUMOUT[27] <= mux2_1_32bit:inst6.result[27]
SUMOUT[28] <= mux2_1_32bit:inst6.result[28]
SUMOUT[29] <= mux2_1_32bit:inst6.result[29]
SUMOUT[30] <= mux2_1_32bit:inst6.result[30]
SUMOUT[31] <= mux2_1_32bit:inst6.result[31]
BASEXIT => mux2_1_32bit:inst6.sel
RESET => REG_8bit:HHB.RESET
RESET => REG_8bit:inst1.RESET
RESET => REG_14BIT:GHJ.RESET
RESET => REG_32bit:inst2.RESET
LOAD => REG_8bit:HHB.LOAD
LOAD => inst7.IN0
LOAD => REG_14BIT:GHJ.LOAD
CLEAR => REG_8bit:HHB.CLEAR
CLEAR => REG_8bit:inst1.CLEAR
CLEAR => REG_14BIT:GHJ.CLEAR
CLK => REG_8bit:HHB.CLK
CLK => REG_8bit:inst1.CLK
CLK => REG_14BIT:GHJ.CLK
CLK => REG_32bit:inst2.CLK
IN[0] => REG_8bit:HHB.In[0]
IN[0] => REG_32bit:inst2.In[0]
IN[1] => REG_8bit:HHB.In[1]
IN[1] => REG_32bit:inst2.In[1]
IN[2] => REG_8bit:HHB.In[2]
IN[2] => REG_32bit:inst2.In[2]
IN[3] => REG_8bit:HHB.In[3]
IN[3] => REG_32bit:inst2.In[3]
IN[4] => REG_8bit:HHB.In[4]
IN[4] => REG_32bit:inst2.In[4]
IN[5] => REG_8bit:HHB.In[5]
IN[5] => REG_32bit:inst2.In[5]
IN[6] => REG_8bit:HHB.In[6]
IN[6] => REG_32bit:inst2.In[6]
IN[7] => REG_8bit:HHB.In[7]
IN[7] => REG_32bit:inst2.In[7]
IN[8] => REG_8bit:inst1.In[0]
IN[8] => REG_32bit:inst2.In[8]
IN[9] => REG_8bit:inst1.In[1]
IN[9] => REG_32bit:inst2.In[9]
IN[10] => REG_8bit:inst1.In[2]
IN[10] => REG_32bit:inst2.In[10]
IN[11] => REG_8bit:inst1.In[3]
IN[11] => REG_32bit:inst2.In[11]
IN[12] => REG_8bit:inst1.In[4]
IN[12] => REG_32bit:inst2.In[12]
IN[13] => REG_8bit:inst1.In[5]
IN[13] => REG_32bit:inst2.In[13]
IN[14] => REG_8bit:inst1.In[6]
IN[14] => REG_32bit:inst2.In[14]
IN[15] => REG_8bit:inst1.In[7]
IN[15] => REG_32bit:inst2.In[15]
IN[16] => REG_14BIT:GHJ.In[0]
IN[16] => REG_32bit:inst2.In[16]
IN[17] => REG_14BIT:GHJ.In[1]
IN[17] => REG_32bit:inst2.In[17]
IN[18] => REG_14BIT:GHJ.In[2]
IN[18] => REG_32bit:inst2.In[18]
IN[19] => REG_14BIT:GHJ.In[3]
IN[19] => REG_32bit:inst2.In[19]
IN[20] => REG_14BIT:GHJ.In[4]
IN[20] => REG_32bit:inst2.In[20]
IN[21] => REG_14BIT:GHJ.In[5]
IN[21] => REG_32bit:inst2.In[21]
IN[22] => REG_14BIT:GHJ.In[6]
IN[22] => REG_32bit:inst2.In[22]
IN[23] => REG_14BIT:GHJ.In[7]
IN[23] => REG_32bit:inst2.In[23]
IN[24] => REG_14BIT:GHJ.In[8]
IN[24] => REG_32bit:inst2.In[24]
IN[25] => REG_14BIT:GHJ.In[9]
IN[25] => REG_32bit:inst2.In[25]
IN[26] => REG_14BIT:GHJ.In[10]
IN[26] => REG_32bit:inst2.In[26]
IN[27] => REG_14BIT:GHJ.In[11]
IN[27] => REG_32bit:inst2.In[27]
IN[28] => REG_14BIT:GHJ.In[12]
IN[28] => REG_32bit:inst2.In[28]
IN[29] => REG_14BIT:GHJ.In[13]
IN[29] => REG_32bit:inst2.In[29]
IN[30] => REG_32bit:inst2.In[30]
IN[31] => REG_32bit:inst2.In[31]
FLAG => inst7.IN1
BASELD => REG_32bit:inst2.LOAD
INC1 => ~NO_FANOUT~


|TOT|DataPath:inst3|LV:SDDV|mux2_1_32bit:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|LV:SDDV|mux2_1_32bit:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|LV:SDDV|mux2_1_32bit:inst6|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|LV:SDDV|Adder32bit:inst5
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|TOT|DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5uh:auto_generated.dataa[0]
dataa[1] => add_sub_5uh:auto_generated.dataa[1]
dataa[2] => add_sub_5uh:auto_generated.dataa[2]
dataa[3] => add_sub_5uh:auto_generated.dataa[3]
dataa[4] => add_sub_5uh:auto_generated.dataa[4]
dataa[5] => add_sub_5uh:auto_generated.dataa[5]
dataa[6] => add_sub_5uh:auto_generated.dataa[6]
dataa[7] => add_sub_5uh:auto_generated.dataa[7]
dataa[8] => add_sub_5uh:auto_generated.dataa[8]
dataa[9] => add_sub_5uh:auto_generated.dataa[9]
dataa[10] => add_sub_5uh:auto_generated.dataa[10]
dataa[11] => add_sub_5uh:auto_generated.dataa[11]
dataa[12] => add_sub_5uh:auto_generated.dataa[12]
dataa[13] => add_sub_5uh:auto_generated.dataa[13]
dataa[14] => add_sub_5uh:auto_generated.dataa[14]
dataa[15] => add_sub_5uh:auto_generated.dataa[15]
dataa[16] => add_sub_5uh:auto_generated.dataa[16]
dataa[17] => add_sub_5uh:auto_generated.dataa[17]
dataa[18] => add_sub_5uh:auto_generated.dataa[18]
dataa[19] => add_sub_5uh:auto_generated.dataa[19]
dataa[20] => add_sub_5uh:auto_generated.dataa[20]
dataa[21] => add_sub_5uh:auto_generated.dataa[21]
dataa[22] => add_sub_5uh:auto_generated.dataa[22]
dataa[23] => add_sub_5uh:auto_generated.dataa[23]
dataa[24] => add_sub_5uh:auto_generated.dataa[24]
dataa[25] => add_sub_5uh:auto_generated.dataa[25]
dataa[26] => add_sub_5uh:auto_generated.dataa[26]
dataa[27] => add_sub_5uh:auto_generated.dataa[27]
dataa[28] => add_sub_5uh:auto_generated.dataa[28]
dataa[29] => add_sub_5uh:auto_generated.dataa[29]
dataa[30] => add_sub_5uh:auto_generated.dataa[30]
dataa[31] => add_sub_5uh:auto_generated.dataa[31]
datab[0] => add_sub_5uh:auto_generated.datab[0]
datab[1] => add_sub_5uh:auto_generated.datab[1]
datab[2] => add_sub_5uh:auto_generated.datab[2]
datab[3] => add_sub_5uh:auto_generated.datab[3]
datab[4] => add_sub_5uh:auto_generated.datab[4]
datab[5] => add_sub_5uh:auto_generated.datab[5]
datab[6] => add_sub_5uh:auto_generated.datab[6]
datab[7] => add_sub_5uh:auto_generated.datab[7]
datab[8] => add_sub_5uh:auto_generated.datab[8]
datab[9] => add_sub_5uh:auto_generated.datab[9]
datab[10] => add_sub_5uh:auto_generated.datab[10]
datab[11] => add_sub_5uh:auto_generated.datab[11]
datab[12] => add_sub_5uh:auto_generated.datab[12]
datab[13] => add_sub_5uh:auto_generated.datab[13]
datab[14] => add_sub_5uh:auto_generated.datab[14]
datab[15] => add_sub_5uh:auto_generated.datab[15]
datab[16] => add_sub_5uh:auto_generated.datab[16]
datab[17] => add_sub_5uh:auto_generated.datab[17]
datab[18] => add_sub_5uh:auto_generated.datab[18]
datab[19] => add_sub_5uh:auto_generated.datab[19]
datab[20] => add_sub_5uh:auto_generated.datab[20]
datab[21] => add_sub_5uh:auto_generated.datab[21]
datab[22] => add_sub_5uh:auto_generated.datab[22]
datab[23] => add_sub_5uh:auto_generated.datab[23]
datab[24] => add_sub_5uh:auto_generated.datab[24]
datab[25] => add_sub_5uh:auto_generated.datab[25]
datab[26] => add_sub_5uh:auto_generated.datab[26]
datab[27] => add_sub_5uh:auto_generated.datab[27]
datab[28] => add_sub_5uh:auto_generated.datab[28]
datab[29] => add_sub_5uh:auto_generated.datab[29]
datab[30] => add_sub_5uh:auto_generated.datab[30]
datab[31] => add_sub_5uh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5uh:auto_generated.result[0]
result[1] <= add_sub_5uh:auto_generated.result[1]
result[2] <= add_sub_5uh:auto_generated.result[2]
result[3] <= add_sub_5uh:auto_generated.result[3]
result[4] <= add_sub_5uh:auto_generated.result[4]
result[5] <= add_sub_5uh:auto_generated.result[5]
result[6] <= add_sub_5uh:auto_generated.result[6]
result[7] <= add_sub_5uh:auto_generated.result[7]
result[8] <= add_sub_5uh:auto_generated.result[8]
result[9] <= add_sub_5uh:auto_generated.result[9]
result[10] <= add_sub_5uh:auto_generated.result[10]
result[11] <= add_sub_5uh:auto_generated.result[11]
result[12] <= add_sub_5uh:auto_generated.result[12]
result[13] <= add_sub_5uh:auto_generated.result[13]
result[14] <= add_sub_5uh:auto_generated.result[14]
result[15] <= add_sub_5uh:auto_generated.result[15]
result[16] <= add_sub_5uh:auto_generated.result[16]
result[17] <= add_sub_5uh:auto_generated.result[17]
result[18] <= add_sub_5uh:auto_generated.result[18]
result[19] <= add_sub_5uh:auto_generated.result[19]
result[20] <= add_sub_5uh:auto_generated.result[20]
result[21] <= add_sub_5uh:auto_generated.result[21]
result[22] <= add_sub_5uh:auto_generated.result[22]
result[23] <= add_sub_5uh:auto_generated.result[23]
result[24] <= add_sub_5uh:auto_generated.result[24]
result[25] <= add_sub_5uh:auto_generated.result[25]
result[26] <= add_sub_5uh:auto_generated.result[26]
result[27] <= add_sub_5uh:auto_generated.result[27]
result[28] <= add_sub_5uh:auto_generated.result[28]
result[29] <= add_sub_5uh:auto_generated.result[29]
result[30] <= add_sub_5uh:auto_generated.result[30]
result[31] <= add_sub_5uh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|TOT|DataPath:inst3|LV:SDDV|Adder32bit:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5uh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_3_8bit:inst1.data1x[0]
In[1] => mux2_3_8bit:inst1.data1x[1]
In[2] => mux2_3_8bit:inst1.data1x[2]
In[3] => mux2_3_8bit:inst1.data1x[3]
In[4] => mux2_3_8bit:inst1.data1x[4]
In[5] => mux2_3_8bit:inst1.data1x[5]
In[6] => mux2_3_8bit:inst1.data1x[6]
In[7] => mux2_3_8bit:inst1.data1x[7]
LOAD => mux2_3_8bit:inst1.sel[0]
INC1 => mux2_3_8bit:inst1.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux1_2_8bit:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_jbe:auto_generated.data[0]
data[0][1] => mux_jbe:auto_generated.data[1]
data[0][2] => mux_jbe:auto_generated.data[2]
data[0][3] => mux_jbe:auto_generated.data[3]
data[0][4] => mux_jbe:auto_generated.data[4]
data[0][5] => mux_jbe:auto_generated.data[5]
data[0][6] => mux_jbe:auto_generated.data[6]
data[0][7] => mux_jbe:auto_generated.data[7]
data[1][0] => mux_jbe:auto_generated.data[8]
data[1][1] => mux_jbe:auto_generated.data[9]
data[1][2] => mux_jbe:auto_generated.data[10]
data[1][3] => mux_jbe:auto_generated.data[11]
data[1][4] => mux_jbe:auto_generated.data[12]
data[1][5] => mux_jbe:auto_generated.data[13]
data[1][6] => mux_jbe:auto_generated.data[14]
data[1][7] => mux_jbe:auto_generated.data[15]
sel[0] => mux_jbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jbe:auto_generated.result[0]
result[1] <= mux_jbe:auto_generated.result[1]
result[2] <= mux_jbe:auto_generated.result[2]
result[3] <= mux_jbe:auto_generated.result[3]
result[4] <= mux_jbe:auto_generated.result[4]
result[5] <= mux_jbe:auto_generated.result[5]
result[6] <= mux_jbe:auto_generated.result[6]
result[7] <= mux_jbe:auto_generated.result[7]


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux2_3_8bit:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_lbe:auto_generated.data[0]
data[0][1] => mux_lbe:auto_generated.data[1]
data[0][2] => mux_lbe:auto_generated.data[2]
data[0][3] => mux_lbe:auto_generated.data[3]
data[0][4] => mux_lbe:auto_generated.data[4]
data[0][5] => mux_lbe:auto_generated.data[5]
data[0][6] => mux_lbe:auto_generated.data[6]
data[0][7] => mux_lbe:auto_generated.data[7]
data[1][0] => mux_lbe:auto_generated.data[8]
data[1][1] => mux_lbe:auto_generated.data[9]
data[1][2] => mux_lbe:auto_generated.data[10]
data[1][3] => mux_lbe:auto_generated.data[11]
data[1][4] => mux_lbe:auto_generated.data[12]
data[1][5] => mux_lbe:auto_generated.data[13]
data[1][6] => mux_lbe:auto_generated.data[14]
data[1][7] => mux_lbe:auto_generated.data[15]
data[2][0] => mux_lbe:auto_generated.data[16]
data[2][1] => mux_lbe:auto_generated.data[17]
data[2][2] => mux_lbe:auto_generated.data[18]
data[2][3] => mux_lbe:auto_generated.data[19]
data[2][4] => mux_lbe:auto_generated.data[20]
data[2][5] => mux_lbe:auto_generated.data[21]
data[2][6] => mux_lbe:auto_generated.data[22]
data[2][7] => mux_lbe:auto_generated.data[23]
sel[0] => mux_lbe:auto_generated.sel[0]
sel[1] => mux_lbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lbe:auto_generated.result[0]
result[1] <= mux_lbe:auto_generated.result[1]
result[2] <= mux_lbe:auto_generated.result[2]
result[3] <= mux_lbe:auto_generated.result[3]
result[4] <= mux_lbe:auto_generated.result[4]
result[5] <= mux_lbe:auto_generated.result[5]
result[6] <= mux_lbe:auto_generated.result[6]
result[7] <= mux_lbe:auto_generated.result[7]


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:HHB|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component|mux_lbe:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_3_8bit:inst1.data1x[0]
In[1] => mux2_3_8bit:inst1.data1x[1]
In[2] => mux2_3_8bit:inst1.data1x[2]
In[3] => mux2_3_8bit:inst1.data1x[3]
In[4] => mux2_3_8bit:inst1.data1x[4]
In[5] => mux2_3_8bit:inst1.data1x[5]
In[6] => mux2_3_8bit:inst1.data1x[6]
In[7] => mux2_3_8bit:inst1.data1x[7]
LOAD => mux2_3_8bit:inst1.sel[0]
INC1 => mux2_3_8bit:inst1.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux1_2_8bit:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_jbe:auto_generated.data[0]
data[0][1] => mux_jbe:auto_generated.data[1]
data[0][2] => mux_jbe:auto_generated.data[2]
data[0][3] => mux_jbe:auto_generated.data[3]
data[0][4] => mux_jbe:auto_generated.data[4]
data[0][5] => mux_jbe:auto_generated.data[5]
data[0][6] => mux_jbe:auto_generated.data[6]
data[0][7] => mux_jbe:auto_generated.data[7]
data[1][0] => mux_jbe:auto_generated.data[8]
data[1][1] => mux_jbe:auto_generated.data[9]
data[1][2] => mux_jbe:auto_generated.data[10]
data[1][3] => mux_jbe:auto_generated.data[11]
data[1][4] => mux_jbe:auto_generated.data[12]
data[1][5] => mux_jbe:auto_generated.data[13]
data[1][6] => mux_jbe:auto_generated.data[14]
data[1][7] => mux_jbe:auto_generated.data[15]
sel[0] => mux_jbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jbe:auto_generated.result[0]
result[1] <= mux_jbe:auto_generated.result[1]
result[2] <= mux_jbe:auto_generated.result[2]
result[3] <= mux_jbe:auto_generated.result[3]
result[4] <= mux_jbe:auto_generated.result[4]
result[5] <= mux_jbe:auto_generated.result[5]
result[6] <= mux_jbe:auto_generated.result[6]
result[7] <= mux_jbe:auto_generated.result[7]


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux2_3_8bit:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_lbe:auto_generated.data[0]
data[0][1] => mux_lbe:auto_generated.data[1]
data[0][2] => mux_lbe:auto_generated.data[2]
data[0][3] => mux_lbe:auto_generated.data[3]
data[0][4] => mux_lbe:auto_generated.data[4]
data[0][5] => mux_lbe:auto_generated.data[5]
data[0][6] => mux_lbe:auto_generated.data[6]
data[0][7] => mux_lbe:auto_generated.data[7]
data[1][0] => mux_lbe:auto_generated.data[8]
data[1][1] => mux_lbe:auto_generated.data[9]
data[1][2] => mux_lbe:auto_generated.data[10]
data[1][3] => mux_lbe:auto_generated.data[11]
data[1][4] => mux_lbe:auto_generated.data[12]
data[1][5] => mux_lbe:auto_generated.data[13]
data[1][6] => mux_lbe:auto_generated.data[14]
data[1][7] => mux_lbe:auto_generated.data[15]
data[2][0] => mux_lbe:auto_generated.data[16]
data[2][1] => mux_lbe:auto_generated.data[17]
data[2][2] => mux_lbe:auto_generated.data[18]
data[2][3] => mux_lbe:auto_generated.data[19]
data[2][4] => mux_lbe:auto_generated.data[20]
data[2][5] => mux_lbe:auto_generated.data[21]
data[2][6] => mux_lbe:auto_generated.data[22]
data[2][7] => mux_lbe:auto_generated.data[23]
sel[0] => mux_lbe:auto_generated.sel[0]
sel[1] => mux_lbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lbe:auto_generated.result[0]
result[1] <= mux_lbe:auto_generated.result[1]
result[2] <= mux_lbe:auto_generated.result[2]
result[3] <= mux_lbe:auto_generated.result[3]
result[4] <= mux_lbe:auto_generated.result[4]
result[5] <= mux_lbe:auto_generated.result[5]
result[6] <= mux_lbe:auto_generated.result[6]
result[7] <= mux_lbe:auto_generated.result[7]


|TOT|DataPath:inst3|LV:SDDV|REG_8bit:inst1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component|mux_lbe:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => MUX2_4_14BIT:inst1.data1x[0]
In[1] => MUX2_4_14BIT:inst1.data1x[1]
In[2] => MUX2_4_14BIT:inst1.data1x[2]
In[3] => MUX2_4_14BIT:inst1.data1x[3]
In[4] => MUX2_4_14BIT:inst1.data1x[4]
In[5] => MUX2_4_14BIT:inst1.data1x[5]
In[6] => MUX2_4_14BIT:inst1.data1x[6]
In[7] => MUX2_4_14BIT:inst1.data1x[7]
In[8] => MUX2_4_14BIT:inst1.data1x[8]
In[9] => MUX2_4_14BIT:inst1.data1x[9]
In[10] => MUX2_4_14BIT:inst1.data1x[10]
In[11] => MUX2_4_14BIT:inst1.data1x[11]
In[12] => MUX2_4_14BIT:inst1.data1x[12]
In[13] => MUX2_4_14BIT:inst1.data1x[13]
LOAD => MUX2_4_14BIT:inst1.sel[0]
INC1 => MUX2_4_14BIT:inst1.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK


|TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]


|TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_1de:auto_generated.data[0]
data[0][1] => mux_1de:auto_generated.data[1]
data[0][2] => mux_1de:auto_generated.data[2]
data[0][3] => mux_1de:auto_generated.data[3]
data[0][4] => mux_1de:auto_generated.data[4]
data[0][5] => mux_1de:auto_generated.data[5]
data[0][6] => mux_1de:auto_generated.data[6]
data[0][7] => mux_1de:auto_generated.data[7]
data[0][8] => mux_1de:auto_generated.data[8]
data[0][9] => mux_1de:auto_generated.data[9]
data[0][10] => mux_1de:auto_generated.data[10]
data[0][11] => mux_1de:auto_generated.data[11]
data[0][12] => mux_1de:auto_generated.data[12]
data[0][13] => mux_1de:auto_generated.data[13]
data[1][0] => mux_1de:auto_generated.data[14]
data[1][1] => mux_1de:auto_generated.data[15]
data[1][2] => mux_1de:auto_generated.data[16]
data[1][3] => mux_1de:auto_generated.data[17]
data[1][4] => mux_1de:auto_generated.data[18]
data[1][5] => mux_1de:auto_generated.data[19]
data[1][6] => mux_1de:auto_generated.data[20]
data[1][7] => mux_1de:auto_generated.data[21]
data[1][8] => mux_1de:auto_generated.data[22]
data[1][9] => mux_1de:auto_generated.data[23]
data[1][10] => mux_1de:auto_generated.data[24]
data[1][11] => mux_1de:auto_generated.data[25]
data[1][12] => mux_1de:auto_generated.data[26]
data[1][13] => mux_1de:auto_generated.data[27]
sel[0] => mux_1de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1de:auto_generated.result[0]
result[1] <= mux_1de:auto_generated.result[1]
result[2] <= mux_1de:auto_generated.result[2]
result[3] <= mux_1de:auto_generated.result[3]
result[4] <= mux_1de:auto_generated.result[4]
result[5] <= mux_1de:auto_generated.result[5]
result[6] <= mux_1de:auto_generated.result[6]
result[7] <= mux_1de:auto_generated.result[7]
result[8] <= mux_1de:auto_generated.result[8]
result[9] <= mux_1de:auto_generated.result[9]
result[10] <= mux_1de:auto_generated.result[10]
result[11] <= mux_1de:auto_generated.result[11]
result[12] <= mux_1de:auto_generated.result[12]
result[13] <= mux_1de:auto_generated.result[13]


|TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX1_2_14BIT:inst2|LPM_MUX:LPM_MUX_component|mux_1de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[0].IN1
data[15] => result_node[1].IN1
data[16] => result_node[2].IN1
data[17] => result_node[3].IN1
data[18] => result_node[4].IN1
data[19] => result_node[5].IN1
data[20] => result_node[6].IN1
data[21] => result_node[7].IN1
data[22] => result_node[8].IN1
data[23] => result_node[9].IN1
data[24] => result_node[10].IN1
data[25] => result_node[11].IN1
data[26] => result_node[12].IN1
data[27] => result_node[13].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]


|TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_6de:auto_generated.data[0]
data[0][1] => mux_6de:auto_generated.data[1]
data[0][2] => mux_6de:auto_generated.data[2]
data[0][3] => mux_6de:auto_generated.data[3]
data[0][4] => mux_6de:auto_generated.data[4]
data[0][5] => mux_6de:auto_generated.data[5]
data[0][6] => mux_6de:auto_generated.data[6]
data[0][7] => mux_6de:auto_generated.data[7]
data[0][8] => mux_6de:auto_generated.data[8]
data[0][9] => mux_6de:auto_generated.data[9]
data[0][10] => mux_6de:auto_generated.data[10]
data[0][11] => mux_6de:auto_generated.data[11]
data[0][12] => mux_6de:auto_generated.data[12]
data[0][13] => mux_6de:auto_generated.data[13]
data[1][0] => mux_6de:auto_generated.data[14]
data[1][1] => mux_6de:auto_generated.data[15]
data[1][2] => mux_6de:auto_generated.data[16]
data[1][3] => mux_6de:auto_generated.data[17]
data[1][4] => mux_6de:auto_generated.data[18]
data[1][5] => mux_6de:auto_generated.data[19]
data[1][6] => mux_6de:auto_generated.data[20]
data[1][7] => mux_6de:auto_generated.data[21]
data[1][8] => mux_6de:auto_generated.data[22]
data[1][9] => mux_6de:auto_generated.data[23]
data[1][10] => mux_6de:auto_generated.data[24]
data[1][11] => mux_6de:auto_generated.data[25]
data[1][12] => mux_6de:auto_generated.data[26]
data[1][13] => mux_6de:auto_generated.data[27]
data[2][0] => mux_6de:auto_generated.data[28]
data[2][1] => mux_6de:auto_generated.data[29]
data[2][2] => mux_6de:auto_generated.data[30]
data[2][3] => mux_6de:auto_generated.data[31]
data[2][4] => mux_6de:auto_generated.data[32]
data[2][5] => mux_6de:auto_generated.data[33]
data[2][6] => mux_6de:auto_generated.data[34]
data[2][7] => mux_6de:auto_generated.data[35]
data[2][8] => mux_6de:auto_generated.data[36]
data[2][9] => mux_6de:auto_generated.data[37]
data[2][10] => mux_6de:auto_generated.data[38]
data[2][11] => mux_6de:auto_generated.data[39]
data[2][12] => mux_6de:auto_generated.data[40]
data[2][13] => mux_6de:auto_generated.data[41]
sel[0] => mux_6de:auto_generated.sel[0]
sel[1] => mux_6de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6de:auto_generated.result[0]
result[1] <= mux_6de:auto_generated.result[1]
result[2] <= mux_6de:auto_generated.result[2]
result[3] <= mux_6de:auto_generated.result[3]
result[4] <= mux_6de:auto_generated.result[4]
result[5] <= mux_6de:auto_generated.result[5]
result[6] <= mux_6de:auto_generated.result[6]
result[7] <= mux_6de:auto_generated.result[7]
result[8] <= mux_6de:auto_generated.result[8]
result[9] <= mux_6de:auto_generated.result[9]
result[10] <= mux_6de:auto_generated.result[10]
result[11] <= mux_6de:auto_generated.result[11]
result[12] <= mux_6de:auto_generated.result[12]
result[13] <= mux_6de:auto_generated.result[13]


|TOT|DataPath:inst3|LV:SDDV|REG_14BIT:GHJ|MUX2_4_14BIT:inst1|LPM_MUX:LPM_MUX_component|mux_6de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data1_wire[0].IN0
data[15] => data1_wire[1].IN0
data[16] => data1_wire[2].IN0
data[17] => data1_wire[3].IN0
data[18] => data1_wire[4].IN0
data[19] => data1_wire[5].IN0
data[20] => data1_wire[6].IN0
data[21] => data1_wire[7].IN0
data[22] => data1_wire[8].IN0
data[23] => data1_wire[9].IN0
data[24] => data1_wire[10].IN0
data[25] => data1_wire[11].IN0
data[26] => data1_wire[12].IN0
data[27] => data1_wire[13].IN0
data[28] => data2_wire[0].IN0
data[29] => data2_wire[1].IN0
data[30] => data2_wire[2].IN0
data[31] => data2_wire[3].IN0
data[32] => data2_wire[4].IN0
data[33] => data2_wire[5].IN0
data[34] => data2_wire[6].IN0
data[35] => data2_wire[7].IN0
data[36] => data2_wire[8].IN0
data[37] => data2_wire[9].IN0
data[38] => data2_wire[10].IN0
data[39] => data2_wire[11].IN0
data[40] => data2_wire[12].IN0
data[41] => data2_wire[13].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[13].IN0
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|LV:SDDV|REG_32bit:inst2
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_32bit:inst9.data1x[0]
In[1] => mux2_4_32bit:inst9.data1x[1]
In[2] => mux2_4_32bit:inst9.data1x[2]
In[3] => mux2_4_32bit:inst9.data1x[3]
In[4] => mux2_4_32bit:inst9.data1x[4]
In[5] => mux2_4_32bit:inst9.data1x[5]
In[6] => mux2_4_32bit:inst9.data1x[6]
In[7] => mux2_4_32bit:inst9.data1x[7]
In[8] => mux2_4_32bit:inst9.data1x[8]
In[9] => mux2_4_32bit:inst9.data1x[9]
In[10] => mux2_4_32bit:inst9.data1x[10]
In[11] => mux2_4_32bit:inst9.data1x[11]
In[12] => mux2_4_32bit:inst9.data1x[12]
In[13] => mux2_4_32bit:inst9.data1x[13]
In[14] => mux2_4_32bit:inst9.data1x[14]
In[15] => mux2_4_32bit:inst9.data1x[15]
In[16] => mux2_4_32bit:inst9.data1x[16]
In[17] => mux2_4_32bit:inst9.data1x[17]
In[18] => mux2_4_32bit:inst9.data1x[18]
In[19] => mux2_4_32bit:inst9.data1x[19]
In[20] => mux2_4_32bit:inst9.data1x[20]
In[21] => mux2_4_32bit:inst9.data1x[21]
In[22] => mux2_4_32bit:inst9.data1x[22]
In[23] => mux2_4_32bit:inst9.data1x[23]
In[24] => mux2_4_32bit:inst9.data1x[24]
In[25] => mux2_4_32bit:inst9.data1x[25]
In[26] => mux2_4_32bit:inst9.data1x[26]
In[27] => mux2_4_32bit:inst9.data1x[27]
In[28] => mux2_4_32bit:inst9.data1x[28]
In[29] => mux2_4_32bit:inst9.data1x[29]
In[30] => mux2_4_32bit:inst9.data1x[30]
In[31] => mux2_4_32bit:inst9.data1x[31]
LOAD => mux2_4_32bit:inst9.sel[0]
INC => mux2_4_32bit:inst9.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK
CLK => inst7.CLK
CLK => inst40.CLK
CLK => inst26.CLK
CLK => inst27.CLK
CLK => inst28.CLK
CLK => inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
CLK => inst38.CLK
CLK => inst39.CLK


|TOT|DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux1_2_32bit:kjh
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux2_4_32bit:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|LV:SDDV|REG_32bit:inst2|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|SP_REG_32bit:SP
O[0] <= REG_32bit:inst1.O[0]
O[1] <= REG_32bit:inst1.O[1]
O[2] <= REG_32bit:inst1.O[2]
O[3] <= REG_32bit:inst1.O[3]
O[4] <= REG_32bit:inst1.O[4]
O[5] <= REG_32bit:inst1.O[5]
O[6] <= REG_32bit:inst1.O[6]
O[7] <= REG_32bit:inst1.O[7]
O[8] <= REG_32bit:inst1.O[8]
O[9] <= REG_32bit:inst1.O[9]
O[10] <= REG_32bit:inst1.O[10]
O[11] <= REG_32bit:inst1.O[11]
O[12] <= REG_32bit:inst1.O[12]
O[13] <= REG_32bit:inst1.O[13]
O[14] <= REG_32bit:inst1.O[14]
O[15] <= REG_32bit:inst1.O[15]
O[16] <= REG_32bit:inst1.O[16]
O[17] <= REG_32bit:inst1.O[17]
O[18] <= REG_32bit:inst1.O[18]
O[19] <= REG_32bit:inst1.O[19]
O[20] <= REG_32bit:inst1.O[20]
O[21] <= REG_32bit:inst1.O[21]
O[22] <= REG_32bit:inst1.O[22]
O[23] <= REG_32bit:inst1.O[23]
O[24] <= REG_32bit:inst1.O[24]
O[25] <= REG_32bit:inst1.O[25]
O[26] <= REG_32bit:inst1.O[26]
O[27] <= REG_32bit:inst1.O[27]
O[28] <= REG_32bit:inst1.O[28]
O[29] <= REG_32bit:inst1.O[29]
O[30] <= REG_32bit:inst1.O[30]
O[31] <= REG_32bit:inst1.O[31]
RESET => REG_32bit:inst1.RESET
INC4 => inst2.IN0
INC4 => adder_sub:inst3.add_sub
INC4 => inst5.IN1
DEC4 => inst2.IN1
DEC4 => inst5.IN0
LD => inst2.IN2
LD => mux2_4_32bit:inst6.sel[1]
CLR => REG_32bit:inst1.CLEAR
CLK => REG_32bit:inst1.CLK
DATAIN[0] => mux2_4_32bit:inst6.data2x[0]
DATAIN[1] => mux2_4_32bit:inst6.data2x[1]
DATAIN[2] => mux2_4_32bit:inst6.data2x[2]
DATAIN[3] => mux2_4_32bit:inst6.data2x[3]
DATAIN[4] => mux2_4_32bit:inst6.data2x[4]
DATAIN[5] => mux2_4_32bit:inst6.data2x[5]
DATAIN[6] => mux2_4_32bit:inst6.data2x[6]
DATAIN[7] => mux2_4_32bit:inst6.data2x[7]
DATAIN[8] => mux2_4_32bit:inst6.data2x[8]
DATAIN[9] => mux2_4_32bit:inst6.data2x[9]
DATAIN[10] => mux2_4_32bit:inst6.data2x[10]
DATAIN[11] => mux2_4_32bit:inst6.data2x[11]
DATAIN[12] => mux2_4_32bit:inst6.data2x[12]
DATAIN[13] => mux2_4_32bit:inst6.data2x[13]
DATAIN[14] => mux2_4_32bit:inst6.data2x[14]
DATAIN[15] => mux2_4_32bit:inst6.data2x[15]
DATAIN[16] => mux2_4_32bit:inst6.data2x[16]
DATAIN[17] => mux2_4_32bit:inst6.data2x[17]
DATAIN[18] => mux2_4_32bit:inst6.data2x[18]
DATAIN[19] => mux2_4_32bit:inst6.data2x[19]
DATAIN[20] => mux2_4_32bit:inst6.data2x[20]
DATAIN[21] => mux2_4_32bit:inst6.data2x[21]
DATAIN[22] => mux2_4_32bit:inst6.data2x[22]
DATAIN[23] => mux2_4_32bit:inst6.data2x[23]
DATAIN[24] => mux2_4_32bit:inst6.data2x[24]
DATAIN[25] => mux2_4_32bit:inst6.data2x[25]
DATAIN[26] => mux2_4_32bit:inst6.data2x[26]
DATAIN[27] => mux2_4_32bit:inst6.data2x[27]
DATAIN[28] => mux2_4_32bit:inst6.data2x[28]
DATAIN[29] => mux2_4_32bit:inst6.data2x[29]
DATAIN[30] => mux2_4_32bit:inst6.data2x[30]
DATAIN[31] => mux2_4_32bit:inst6.data2x[31]


|TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_32bit:inst9.data1x[0]
In[1] => mux2_4_32bit:inst9.data1x[1]
In[2] => mux2_4_32bit:inst9.data1x[2]
In[3] => mux2_4_32bit:inst9.data1x[3]
In[4] => mux2_4_32bit:inst9.data1x[4]
In[5] => mux2_4_32bit:inst9.data1x[5]
In[6] => mux2_4_32bit:inst9.data1x[6]
In[7] => mux2_4_32bit:inst9.data1x[7]
In[8] => mux2_4_32bit:inst9.data1x[8]
In[9] => mux2_4_32bit:inst9.data1x[9]
In[10] => mux2_4_32bit:inst9.data1x[10]
In[11] => mux2_4_32bit:inst9.data1x[11]
In[12] => mux2_4_32bit:inst9.data1x[12]
In[13] => mux2_4_32bit:inst9.data1x[13]
In[14] => mux2_4_32bit:inst9.data1x[14]
In[15] => mux2_4_32bit:inst9.data1x[15]
In[16] => mux2_4_32bit:inst9.data1x[16]
In[17] => mux2_4_32bit:inst9.data1x[17]
In[18] => mux2_4_32bit:inst9.data1x[18]
In[19] => mux2_4_32bit:inst9.data1x[19]
In[20] => mux2_4_32bit:inst9.data1x[20]
In[21] => mux2_4_32bit:inst9.data1x[21]
In[22] => mux2_4_32bit:inst9.data1x[22]
In[23] => mux2_4_32bit:inst9.data1x[23]
In[24] => mux2_4_32bit:inst9.data1x[24]
In[25] => mux2_4_32bit:inst9.data1x[25]
In[26] => mux2_4_32bit:inst9.data1x[26]
In[27] => mux2_4_32bit:inst9.data1x[27]
In[28] => mux2_4_32bit:inst9.data1x[28]
In[29] => mux2_4_32bit:inst9.data1x[29]
In[30] => mux2_4_32bit:inst9.data1x[30]
In[31] => mux2_4_32bit:inst9.data1x[31]
LOAD => mux2_4_32bit:inst9.sel[0]
INC => mux2_4_32bit:inst9.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK
CLK => inst7.CLK
CLK => inst40.CLK
CLK => inst26.CLK
CLK => inst27.CLK
CLK => inst28.CLK
CLK => inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
CLK => inst38.CLK
CLK => inst39.CLK


|TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux1_2_32bit:kjh
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux2_4_32bit:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|SP_REG_32bit:SP|REG_32bit:inst1|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|SP_REG_32bit:SP|mux2_4_32bit:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|SP_REG_32bit:SP|mux2_4_32bit:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|SP_REG_32bit:SP|mux2_4_32bit:inst6|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|TOT|DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ovg:auto_generated.dataa[0]
dataa[1] => add_sub_ovg:auto_generated.dataa[1]
dataa[2] => add_sub_ovg:auto_generated.dataa[2]
dataa[3] => add_sub_ovg:auto_generated.dataa[3]
dataa[4] => add_sub_ovg:auto_generated.dataa[4]
dataa[5] => add_sub_ovg:auto_generated.dataa[5]
dataa[6] => add_sub_ovg:auto_generated.dataa[6]
dataa[7] => add_sub_ovg:auto_generated.dataa[7]
dataa[8] => add_sub_ovg:auto_generated.dataa[8]
dataa[9] => add_sub_ovg:auto_generated.dataa[9]
dataa[10] => add_sub_ovg:auto_generated.dataa[10]
dataa[11] => add_sub_ovg:auto_generated.dataa[11]
dataa[12] => add_sub_ovg:auto_generated.dataa[12]
dataa[13] => add_sub_ovg:auto_generated.dataa[13]
dataa[14] => add_sub_ovg:auto_generated.dataa[14]
dataa[15] => add_sub_ovg:auto_generated.dataa[15]
dataa[16] => add_sub_ovg:auto_generated.dataa[16]
dataa[17] => add_sub_ovg:auto_generated.dataa[17]
dataa[18] => add_sub_ovg:auto_generated.dataa[18]
dataa[19] => add_sub_ovg:auto_generated.dataa[19]
dataa[20] => add_sub_ovg:auto_generated.dataa[20]
dataa[21] => add_sub_ovg:auto_generated.dataa[21]
dataa[22] => add_sub_ovg:auto_generated.dataa[22]
dataa[23] => add_sub_ovg:auto_generated.dataa[23]
dataa[24] => add_sub_ovg:auto_generated.dataa[24]
dataa[25] => add_sub_ovg:auto_generated.dataa[25]
dataa[26] => add_sub_ovg:auto_generated.dataa[26]
dataa[27] => add_sub_ovg:auto_generated.dataa[27]
dataa[28] => add_sub_ovg:auto_generated.dataa[28]
dataa[29] => add_sub_ovg:auto_generated.dataa[29]
dataa[30] => add_sub_ovg:auto_generated.dataa[30]
dataa[31] => add_sub_ovg:auto_generated.dataa[31]
datab[0] => add_sub_ovg:auto_generated.datab[0]
datab[1] => add_sub_ovg:auto_generated.datab[1]
datab[2] => add_sub_ovg:auto_generated.datab[2]
datab[3] => add_sub_ovg:auto_generated.datab[3]
datab[4] => add_sub_ovg:auto_generated.datab[4]
datab[5] => add_sub_ovg:auto_generated.datab[5]
datab[6] => add_sub_ovg:auto_generated.datab[6]
datab[7] => add_sub_ovg:auto_generated.datab[7]
datab[8] => add_sub_ovg:auto_generated.datab[8]
datab[9] => add_sub_ovg:auto_generated.datab[9]
datab[10] => add_sub_ovg:auto_generated.datab[10]
datab[11] => add_sub_ovg:auto_generated.datab[11]
datab[12] => add_sub_ovg:auto_generated.datab[12]
datab[13] => add_sub_ovg:auto_generated.datab[13]
datab[14] => add_sub_ovg:auto_generated.datab[14]
datab[15] => add_sub_ovg:auto_generated.datab[15]
datab[16] => add_sub_ovg:auto_generated.datab[16]
datab[17] => add_sub_ovg:auto_generated.datab[17]
datab[18] => add_sub_ovg:auto_generated.datab[18]
datab[19] => add_sub_ovg:auto_generated.datab[19]
datab[20] => add_sub_ovg:auto_generated.datab[20]
datab[21] => add_sub_ovg:auto_generated.datab[21]
datab[22] => add_sub_ovg:auto_generated.datab[22]
datab[23] => add_sub_ovg:auto_generated.datab[23]
datab[24] => add_sub_ovg:auto_generated.datab[24]
datab[25] => add_sub_ovg:auto_generated.datab[25]
datab[26] => add_sub_ovg:auto_generated.datab[26]
datab[27] => add_sub_ovg:auto_generated.datab[27]
datab[28] => add_sub_ovg:auto_generated.datab[28]
datab[29] => add_sub_ovg:auto_generated.datab[29]
datab[30] => add_sub_ovg:auto_generated.datab[30]
datab[31] => add_sub_ovg:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => add_sub_ovg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ovg:auto_generated.result[0]
result[1] <= add_sub_ovg:auto_generated.result[1]
result[2] <= add_sub_ovg:auto_generated.result[2]
result[3] <= add_sub_ovg:auto_generated.result[3]
result[4] <= add_sub_ovg:auto_generated.result[4]
result[5] <= add_sub_ovg:auto_generated.result[5]
result[6] <= add_sub_ovg:auto_generated.result[6]
result[7] <= add_sub_ovg:auto_generated.result[7]
result[8] <= add_sub_ovg:auto_generated.result[8]
result[9] <= add_sub_ovg:auto_generated.result[9]
result[10] <= add_sub_ovg:auto_generated.result[10]
result[11] <= add_sub_ovg:auto_generated.result[11]
result[12] <= add_sub_ovg:auto_generated.result[12]
result[13] <= add_sub_ovg:auto_generated.result[13]
result[14] <= add_sub_ovg:auto_generated.result[14]
result[15] <= add_sub_ovg:auto_generated.result[15]
result[16] <= add_sub_ovg:auto_generated.result[16]
result[17] <= add_sub_ovg:auto_generated.result[17]
result[18] <= add_sub_ovg:auto_generated.result[18]
result[19] <= add_sub_ovg:auto_generated.result[19]
result[20] <= add_sub_ovg:auto_generated.result[20]
result[21] <= add_sub_ovg:auto_generated.result[21]
result[22] <= add_sub_ovg:auto_generated.result[22]
result[23] <= add_sub_ovg:auto_generated.result[23]
result[24] <= add_sub_ovg:auto_generated.result[24]
result[25] <= add_sub_ovg:auto_generated.result[25]
result[26] <= add_sub_ovg:auto_generated.result[26]
result[27] <= add_sub_ovg:auto_generated.result[27]
result[28] <= add_sub_ovg:auto_generated.result[28]
result[29] <= add_sub_ovg:auto_generated.result[29]
result[30] <= add_sub_ovg:auto_generated.result[30]
result[31] <= add_sub_ovg:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|TOT|DataPath:inst3|SP_REG_32bit:SP|adder_sub:inst3|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ovg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
datab[27] => _.IN1
datab[28] => _.IN1
datab[29] => _.IN1
datab[30] => _.IN1
datab[31] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOT|DataPath:inst3|PC:PC
O[0] <= REG_32bit:inst.O[0]
O[1] <= REG_32bit:inst.O[1]
O[2] <= REG_32bit:inst.O[2]
O[3] <= REG_32bit:inst.O[3]
O[4] <= REG_32bit:inst.O[4]
O[5] <= REG_32bit:inst.O[5]
O[6] <= REG_32bit:inst.O[6]
O[7] <= REG_32bit:inst.O[7]
O[8] <= REG_32bit:inst.O[8]
O[9] <= REG_32bit:inst.O[9]
O[10] <= REG_32bit:inst.O[10]
O[11] <= REG_32bit:inst.O[11]
O[12] <= REG_32bit:inst.O[12]
O[13] <= REG_32bit:inst.O[13]
O[14] <= REG_32bit:inst.O[14]
O[15] <= REG_32bit:inst.O[15]
O[16] <= REG_32bit:inst.O[16]
O[17] <= REG_32bit:inst.O[17]
O[18] <= REG_32bit:inst.O[18]
O[19] <= REG_32bit:inst.O[19]
O[20] <= REG_32bit:inst.O[20]
O[21] <= REG_32bit:inst.O[21]
O[22] <= REG_32bit:inst.O[22]
O[23] <= REG_32bit:inst.O[23]
O[24] <= REG_32bit:inst.O[24]
O[25] <= REG_32bit:inst.O[25]
O[26] <= REG_32bit:inst.O[26]
O[27] <= REG_32bit:inst.O[27]
O[28] <= REG_32bit:inst.O[28]
O[29] <= REG_32bit:inst.O[29]
O[30] <= REG_32bit:inst.O[30]
O[31] <= REG_32bit:inst.O[31]
reset => REG_32bit:inst.RESET
SELFADD => KJN.IN0
SELFADD => mux2_1_32bit:MNB.sel
LOAD => KJN.IN1
CLR => REG_32bit:inst.CLEAR
INC => REG_32bit:inst.INC
CLK => REG_32bit:inst.CLK
In[0] => mux2_1_32bit:MNB.data0x[0]
In[0] => Adder32bit:inst1.dataa[0]
In[1] => mux2_1_32bit:MNB.data0x[1]
In[1] => Adder32bit:inst1.dataa[1]
In[2] => mux2_1_32bit:MNB.data0x[2]
In[2] => Adder32bit:inst1.dataa[2]
In[3] => mux2_1_32bit:MNB.data0x[3]
In[3] => Adder32bit:inst1.dataa[3]
In[4] => mux2_1_32bit:MNB.data0x[4]
In[4] => Adder32bit:inst1.dataa[4]
In[5] => mux2_1_32bit:MNB.data0x[5]
In[5] => Adder32bit:inst1.dataa[5]
In[6] => mux2_1_32bit:MNB.data0x[6]
In[6] => Adder32bit:inst1.dataa[6]
In[7] => mux2_1_32bit:MNB.data0x[7]
In[7] => Adder32bit:inst1.dataa[7]
In[8] => mux2_1_32bit:MNB.data0x[8]
In[8] => Adder32bit:inst1.dataa[8]
In[9] => mux2_1_32bit:MNB.data0x[9]
In[9] => Adder32bit:inst1.dataa[9]
In[10] => mux2_1_32bit:MNB.data0x[10]
In[10] => Adder32bit:inst1.dataa[10]
In[11] => mux2_1_32bit:MNB.data0x[11]
In[11] => Adder32bit:inst1.dataa[11]
In[12] => mux2_1_32bit:MNB.data0x[12]
In[12] => Adder32bit:inst1.dataa[12]
In[13] => mux2_1_32bit:MNB.data0x[13]
In[13] => Adder32bit:inst1.dataa[13]
In[14] => mux2_1_32bit:MNB.data0x[14]
In[14] => Adder32bit:inst1.dataa[14]
In[15] => mux2_1_32bit:MNB.data0x[15]
In[15] => Adder32bit:inst1.dataa[15]
In[16] => mux2_1_32bit:MNB.data0x[16]
In[16] => Adder32bit:inst1.dataa[16]
In[17] => mux2_1_32bit:MNB.data0x[17]
In[17] => Adder32bit:inst1.dataa[17]
In[18] => mux2_1_32bit:MNB.data0x[18]
In[18] => Adder32bit:inst1.dataa[18]
In[19] => mux2_1_32bit:MNB.data0x[19]
In[19] => Adder32bit:inst1.dataa[19]
In[20] => mux2_1_32bit:MNB.data0x[20]
In[20] => Adder32bit:inst1.dataa[20]
In[21] => mux2_1_32bit:MNB.data0x[21]
In[21] => Adder32bit:inst1.dataa[21]
In[22] => mux2_1_32bit:MNB.data0x[22]
In[22] => Adder32bit:inst1.dataa[22]
In[23] => mux2_1_32bit:MNB.data0x[23]
In[23] => Adder32bit:inst1.dataa[23]
In[24] => mux2_1_32bit:MNB.data0x[24]
In[24] => Adder32bit:inst1.dataa[24]
In[25] => mux2_1_32bit:MNB.data0x[25]
In[25] => Adder32bit:inst1.dataa[25]
In[26] => mux2_1_32bit:MNB.data0x[26]
In[26] => Adder32bit:inst1.dataa[26]
In[27] => mux2_1_32bit:MNB.data0x[27]
In[27] => Adder32bit:inst1.dataa[27]
In[28] => mux2_1_32bit:MNB.data0x[28]
In[28] => Adder32bit:inst1.dataa[28]
In[29] => mux2_1_32bit:MNB.data0x[29]
In[29] => Adder32bit:inst1.dataa[29]
In[30] => mux2_1_32bit:MNB.data0x[30]
In[30] => Adder32bit:inst1.dataa[30]
In[31] => mux2_1_32bit:MNB.data0x[31]
In[31] => Adder32bit:inst1.dataa[31]


|TOT|DataPath:inst3|PC:PC|REG_32bit:inst
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_32bit:inst9.data1x[0]
In[1] => mux2_4_32bit:inst9.data1x[1]
In[2] => mux2_4_32bit:inst9.data1x[2]
In[3] => mux2_4_32bit:inst9.data1x[3]
In[4] => mux2_4_32bit:inst9.data1x[4]
In[5] => mux2_4_32bit:inst9.data1x[5]
In[6] => mux2_4_32bit:inst9.data1x[6]
In[7] => mux2_4_32bit:inst9.data1x[7]
In[8] => mux2_4_32bit:inst9.data1x[8]
In[9] => mux2_4_32bit:inst9.data1x[9]
In[10] => mux2_4_32bit:inst9.data1x[10]
In[11] => mux2_4_32bit:inst9.data1x[11]
In[12] => mux2_4_32bit:inst9.data1x[12]
In[13] => mux2_4_32bit:inst9.data1x[13]
In[14] => mux2_4_32bit:inst9.data1x[14]
In[15] => mux2_4_32bit:inst9.data1x[15]
In[16] => mux2_4_32bit:inst9.data1x[16]
In[17] => mux2_4_32bit:inst9.data1x[17]
In[18] => mux2_4_32bit:inst9.data1x[18]
In[19] => mux2_4_32bit:inst9.data1x[19]
In[20] => mux2_4_32bit:inst9.data1x[20]
In[21] => mux2_4_32bit:inst9.data1x[21]
In[22] => mux2_4_32bit:inst9.data1x[22]
In[23] => mux2_4_32bit:inst9.data1x[23]
In[24] => mux2_4_32bit:inst9.data1x[24]
In[25] => mux2_4_32bit:inst9.data1x[25]
In[26] => mux2_4_32bit:inst9.data1x[26]
In[27] => mux2_4_32bit:inst9.data1x[27]
In[28] => mux2_4_32bit:inst9.data1x[28]
In[29] => mux2_4_32bit:inst9.data1x[29]
In[30] => mux2_4_32bit:inst9.data1x[30]
In[31] => mux2_4_32bit:inst9.data1x[31]
LOAD => mux2_4_32bit:inst9.sel[0]
INC => mux2_4_32bit:inst9.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK
CLK => inst7.CLK
CLK => inst40.CLK
CLK => inst26.CLK
CLK => inst27.CLK
CLK => inst28.CLK
CLK => inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
CLK => inst38.CLK
CLK => inst39.CLK


|TOT|DataPath:inst3|PC:PC|REG_32bit:inst|mux1_2_32bit:kjh
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|PC:PC|REG_32bit:inst|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|PC:PC|REG_32bit:inst|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|PC:PC|REG_32bit:inst|mux2_4_32bit:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|PC:PC|REG_32bit:inst|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|PC:PC|REG_32bit:inst|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|PC:PC|mux2_1_32bit:MNB
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|PC:PC|mux2_1_32bit:MNB|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|PC:PC|mux2_1_32bit:MNB|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|PC:PC|Adder32bit:inst1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|TOT|DataPath:inst3|PC:PC|Adder32bit:inst1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5uh:auto_generated.dataa[0]
dataa[1] => add_sub_5uh:auto_generated.dataa[1]
dataa[2] => add_sub_5uh:auto_generated.dataa[2]
dataa[3] => add_sub_5uh:auto_generated.dataa[3]
dataa[4] => add_sub_5uh:auto_generated.dataa[4]
dataa[5] => add_sub_5uh:auto_generated.dataa[5]
dataa[6] => add_sub_5uh:auto_generated.dataa[6]
dataa[7] => add_sub_5uh:auto_generated.dataa[7]
dataa[8] => add_sub_5uh:auto_generated.dataa[8]
dataa[9] => add_sub_5uh:auto_generated.dataa[9]
dataa[10] => add_sub_5uh:auto_generated.dataa[10]
dataa[11] => add_sub_5uh:auto_generated.dataa[11]
dataa[12] => add_sub_5uh:auto_generated.dataa[12]
dataa[13] => add_sub_5uh:auto_generated.dataa[13]
dataa[14] => add_sub_5uh:auto_generated.dataa[14]
dataa[15] => add_sub_5uh:auto_generated.dataa[15]
dataa[16] => add_sub_5uh:auto_generated.dataa[16]
dataa[17] => add_sub_5uh:auto_generated.dataa[17]
dataa[18] => add_sub_5uh:auto_generated.dataa[18]
dataa[19] => add_sub_5uh:auto_generated.dataa[19]
dataa[20] => add_sub_5uh:auto_generated.dataa[20]
dataa[21] => add_sub_5uh:auto_generated.dataa[21]
dataa[22] => add_sub_5uh:auto_generated.dataa[22]
dataa[23] => add_sub_5uh:auto_generated.dataa[23]
dataa[24] => add_sub_5uh:auto_generated.dataa[24]
dataa[25] => add_sub_5uh:auto_generated.dataa[25]
dataa[26] => add_sub_5uh:auto_generated.dataa[26]
dataa[27] => add_sub_5uh:auto_generated.dataa[27]
dataa[28] => add_sub_5uh:auto_generated.dataa[28]
dataa[29] => add_sub_5uh:auto_generated.dataa[29]
dataa[30] => add_sub_5uh:auto_generated.dataa[30]
dataa[31] => add_sub_5uh:auto_generated.dataa[31]
datab[0] => add_sub_5uh:auto_generated.datab[0]
datab[1] => add_sub_5uh:auto_generated.datab[1]
datab[2] => add_sub_5uh:auto_generated.datab[2]
datab[3] => add_sub_5uh:auto_generated.datab[3]
datab[4] => add_sub_5uh:auto_generated.datab[4]
datab[5] => add_sub_5uh:auto_generated.datab[5]
datab[6] => add_sub_5uh:auto_generated.datab[6]
datab[7] => add_sub_5uh:auto_generated.datab[7]
datab[8] => add_sub_5uh:auto_generated.datab[8]
datab[9] => add_sub_5uh:auto_generated.datab[9]
datab[10] => add_sub_5uh:auto_generated.datab[10]
datab[11] => add_sub_5uh:auto_generated.datab[11]
datab[12] => add_sub_5uh:auto_generated.datab[12]
datab[13] => add_sub_5uh:auto_generated.datab[13]
datab[14] => add_sub_5uh:auto_generated.datab[14]
datab[15] => add_sub_5uh:auto_generated.datab[15]
datab[16] => add_sub_5uh:auto_generated.datab[16]
datab[17] => add_sub_5uh:auto_generated.datab[17]
datab[18] => add_sub_5uh:auto_generated.datab[18]
datab[19] => add_sub_5uh:auto_generated.datab[19]
datab[20] => add_sub_5uh:auto_generated.datab[20]
datab[21] => add_sub_5uh:auto_generated.datab[21]
datab[22] => add_sub_5uh:auto_generated.datab[22]
datab[23] => add_sub_5uh:auto_generated.datab[23]
datab[24] => add_sub_5uh:auto_generated.datab[24]
datab[25] => add_sub_5uh:auto_generated.datab[25]
datab[26] => add_sub_5uh:auto_generated.datab[26]
datab[27] => add_sub_5uh:auto_generated.datab[27]
datab[28] => add_sub_5uh:auto_generated.datab[28]
datab[29] => add_sub_5uh:auto_generated.datab[29]
datab[30] => add_sub_5uh:auto_generated.datab[30]
datab[31] => add_sub_5uh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5uh:auto_generated.result[0]
result[1] <= add_sub_5uh:auto_generated.result[1]
result[2] <= add_sub_5uh:auto_generated.result[2]
result[3] <= add_sub_5uh:auto_generated.result[3]
result[4] <= add_sub_5uh:auto_generated.result[4]
result[5] <= add_sub_5uh:auto_generated.result[5]
result[6] <= add_sub_5uh:auto_generated.result[6]
result[7] <= add_sub_5uh:auto_generated.result[7]
result[8] <= add_sub_5uh:auto_generated.result[8]
result[9] <= add_sub_5uh:auto_generated.result[9]
result[10] <= add_sub_5uh:auto_generated.result[10]
result[11] <= add_sub_5uh:auto_generated.result[11]
result[12] <= add_sub_5uh:auto_generated.result[12]
result[13] <= add_sub_5uh:auto_generated.result[13]
result[14] <= add_sub_5uh:auto_generated.result[14]
result[15] <= add_sub_5uh:auto_generated.result[15]
result[16] <= add_sub_5uh:auto_generated.result[16]
result[17] <= add_sub_5uh:auto_generated.result[17]
result[18] <= add_sub_5uh:auto_generated.result[18]
result[19] <= add_sub_5uh:auto_generated.result[19]
result[20] <= add_sub_5uh:auto_generated.result[20]
result[21] <= add_sub_5uh:auto_generated.result[21]
result[22] <= add_sub_5uh:auto_generated.result[22]
result[23] <= add_sub_5uh:auto_generated.result[23]
result[24] <= add_sub_5uh:auto_generated.result[24]
result[25] <= add_sub_5uh:auto_generated.result[25]
result[26] <= add_sub_5uh:auto_generated.result[26]
result[27] <= add_sub_5uh:auto_generated.result[27]
result[28] <= add_sub_5uh:auto_generated.result[28]
result[29] <= add_sub_5uh:auto_generated.result[29]
result[30] <= add_sub_5uh:auto_generated.result[30]
result[31] <= add_sub_5uh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|TOT|DataPath:inst3|PC:PC|Adder32bit:inst1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5uh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOT|DataPath:inst3|REG_32bit:AC
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= htf.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_4_32bit:inst9.data1x[0]
In[1] => mux2_4_32bit:inst9.data1x[1]
In[2] => mux2_4_32bit:inst9.data1x[2]
In[3] => mux2_4_32bit:inst9.data1x[3]
In[4] => mux2_4_32bit:inst9.data1x[4]
In[5] => mux2_4_32bit:inst9.data1x[5]
In[6] => mux2_4_32bit:inst9.data1x[6]
In[7] => mux2_4_32bit:inst9.data1x[7]
In[8] => mux2_4_32bit:inst9.data1x[8]
In[9] => mux2_4_32bit:inst9.data1x[9]
In[10] => mux2_4_32bit:inst9.data1x[10]
In[11] => mux2_4_32bit:inst9.data1x[11]
In[12] => mux2_4_32bit:inst9.data1x[12]
In[13] => mux2_4_32bit:inst9.data1x[13]
In[14] => mux2_4_32bit:inst9.data1x[14]
In[15] => mux2_4_32bit:inst9.data1x[15]
In[16] => mux2_4_32bit:inst9.data1x[16]
In[17] => mux2_4_32bit:inst9.data1x[17]
In[18] => mux2_4_32bit:inst9.data1x[18]
In[19] => mux2_4_32bit:inst9.data1x[19]
In[20] => mux2_4_32bit:inst9.data1x[20]
In[21] => mux2_4_32bit:inst9.data1x[21]
In[22] => mux2_4_32bit:inst9.data1x[22]
In[23] => mux2_4_32bit:inst9.data1x[23]
In[24] => mux2_4_32bit:inst9.data1x[24]
In[25] => mux2_4_32bit:inst9.data1x[25]
In[26] => mux2_4_32bit:inst9.data1x[26]
In[27] => mux2_4_32bit:inst9.data1x[27]
In[28] => mux2_4_32bit:inst9.data1x[28]
In[29] => mux2_4_32bit:inst9.data1x[29]
In[30] => mux2_4_32bit:inst9.data1x[30]
In[31] => mux2_4_32bit:inst9.data1x[31]
LOAD => mux2_4_32bit:inst9.sel[0]
INC => mux2_4_32bit:inst9.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK
CLK => inst17.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => htf.CLK
CLK => inst7.CLK
CLK => inst40.CLK
CLK => inst26.CLK
CLK => inst27.CLK
CLK => inst28.CLK
CLK => inst29.CLK
CLK => inst30.CLK
CLK => inst31.CLK
CLK => inst32.CLK
CLK => inst33.CLK
CLK => inst34.CLK
CLK => inst35.CLK
CLK => inst36.CLK
CLK => inst37.CLK
CLK => inst38.CLK
CLK => inst39.CLK


|TOT|DataPath:inst3|REG_32bit:AC|mux1_2_32bit:kjh
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:AC|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:AC|mux1_2_32bit:kjh|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_2de:auto_generated.data[0]
data[0][1] => mux_2de:auto_generated.data[1]
data[0][2] => mux_2de:auto_generated.data[2]
data[0][3] => mux_2de:auto_generated.data[3]
data[0][4] => mux_2de:auto_generated.data[4]
data[0][5] => mux_2de:auto_generated.data[5]
data[0][6] => mux_2de:auto_generated.data[6]
data[0][7] => mux_2de:auto_generated.data[7]
data[0][8] => mux_2de:auto_generated.data[8]
data[0][9] => mux_2de:auto_generated.data[9]
data[0][10] => mux_2de:auto_generated.data[10]
data[0][11] => mux_2de:auto_generated.data[11]
data[0][12] => mux_2de:auto_generated.data[12]
data[0][13] => mux_2de:auto_generated.data[13]
data[0][14] => mux_2de:auto_generated.data[14]
data[0][15] => mux_2de:auto_generated.data[15]
data[0][16] => mux_2de:auto_generated.data[16]
data[0][17] => mux_2de:auto_generated.data[17]
data[0][18] => mux_2de:auto_generated.data[18]
data[0][19] => mux_2de:auto_generated.data[19]
data[0][20] => mux_2de:auto_generated.data[20]
data[0][21] => mux_2de:auto_generated.data[21]
data[0][22] => mux_2de:auto_generated.data[22]
data[0][23] => mux_2de:auto_generated.data[23]
data[0][24] => mux_2de:auto_generated.data[24]
data[0][25] => mux_2de:auto_generated.data[25]
data[0][26] => mux_2de:auto_generated.data[26]
data[0][27] => mux_2de:auto_generated.data[27]
data[0][28] => mux_2de:auto_generated.data[28]
data[0][29] => mux_2de:auto_generated.data[29]
data[0][30] => mux_2de:auto_generated.data[30]
data[0][31] => mux_2de:auto_generated.data[31]
data[1][0] => mux_2de:auto_generated.data[32]
data[1][1] => mux_2de:auto_generated.data[33]
data[1][2] => mux_2de:auto_generated.data[34]
data[1][3] => mux_2de:auto_generated.data[35]
data[1][4] => mux_2de:auto_generated.data[36]
data[1][5] => mux_2de:auto_generated.data[37]
data[1][6] => mux_2de:auto_generated.data[38]
data[1][7] => mux_2de:auto_generated.data[39]
data[1][8] => mux_2de:auto_generated.data[40]
data[1][9] => mux_2de:auto_generated.data[41]
data[1][10] => mux_2de:auto_generated.data[42]
data[1][11] => mux_2de:auto_generated.data[43]
data[1][12] => mux_2de:auto_generated.data[44]
data[1][13] => mux_2de:auto_generated.data[45]
data[1][14] => mux_2de:auto_generated.data[46]
data[1][15] => mux_2de:auto_generated.data[47]
data[1][16] => mux_2de:auto_generated.data[48]
data[1][17] => mux_2de:auto_generated.data[49]
data[1][18] => mux_2de:auto_generated.data[50]
data[1][19] => mux_2de:auto_generated.data[51]
data[1][20] => mux_2de:auto_generated.data[52]
data[1][21] => mux_2de:auto_generated.data[53]
data[1][22] => mux_2de:auto_generated.data[54]
data[1][23] => mux_2de:auto_generated.data[55]
data[1][24] => mux_2de:auto_generated.data[56]
data[1][25] => mux_2de:auto_generated.data[57]
data[1][26] => mux_2de:auto_generated.data[58]
data[1][27] => mux_2de:auto_generated.data[59]
data[1][28] => mux_2de:auto_generated.data[60]
data[1][29] => mux_2de:auto_generated.data[61]
data[1][30] => mux_2de:auto_generated.data[62]
data[1][31] => mux_2de:auto_generated.data[63]
data[2][0] => mux_2de:auto_generated.data[64]
data[2][1] => mux_2de:auto_generated.data[65]
data[2][2] => mux_2de:auto_generated.data[66]
data[2][3] => mux_2de:auto_generated.data[67]
data[2][4] => mux_2de:auto_generated.data[68]
data[2][5] => mux_2de:auto_generated.data[69]
data[2][6] => mux_2de:auto_generated.data[70]
data[2][7] => mux_2de:auto_generated.data[71]
data[2][8] => mux_2de:auto_generated.data[72]
data[2][9] => mux_2de:auto_generated.data[73]
data[2][10] => mux_2de:auto_generated.data[74]
data[2][11] => mux_2de:auto_generated.data[75]
data[2][12] => mux_2de:auto_generated.data[76]
data[2][13] => mux_2de:auto_generated.data[77]
data[2][14] => mux_2de:auto_generated.data[78]
data[2][15] => mux_2de:auto_generated.data[79]
data[2][16] => mux_2de:auto_generated.data[80]
data[2][17] => mux_2de:auto_generated.data[81]
data[2][18] => mux_2de:auto_generated.data[82]
data[2][19] => mux_2de:auto_generated.data[83]
data[2][20] => mux_2de:auto_generated.data[84]
data[2][21] => mux_2de:auto_generated.data[85]
data[2][22] => mux_2de:auto_generated.data[86]
data[2][23] => mux_2de:auto_generated.data[87]
data[2][24] => mux_2de:auto_generated.data[88]
data[2][25] => mux_2de:auto_generated.data[89]
data[2][26] => mux_2de:auto_generated.data[90]
data[2][27] => mux_2de:auto_generated.data[91]
data[2][28] => mux_2de:auto_generated.data[92]
data[2][29] => mux_2de:auto_generated.data[93]
data[2][30] => mux_2de:auto_generated.data[94]
data[2][31] => mux_2de:auto_generated.data[95]
sel[0] => mux_2de:auto_generated.sel[0]
sel[1] => mux_2de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2de:auto_generated.result[0]
result[1] <= mux_2de:auto_generated.result[1]
result[2] <= mux_2de:auto_generated.result[2]
result[3] <= mux_2de:auto_generated.result[3]
result[4] <= mux_2de:auto_generated.result[4]
result[5] <= mux_2de:auto_generated.result[5]
result[6] <= mux_2de:auto_generated.result[6]
result[7] <= mux_2de:auto_generated.result[7]
result[8] <= mux_2de:auto_generated.result[8]
result[9] <= mux_2de:auto_generated.result[9]
result[10] <= mux_2de:auto_generated.result[10]
result[11] <= mux_2de:auto_generated.result[11]
result[12] <= mux_2de:auto_generated.result[12]
result[13] <= mux_2de:auto_generated.result[13]
result[14] <= mux_2de:auto_generated.result[14]
result[15] <= mux_2de:auto_generated.result[15]
result[16] <= mux_2de:auto_generated.result[16]
result[17] <= mux_2de:auto_generated.result[17]
result[18] <= mux_2de:auto_generated.result[18]
result[19] <= mux_2de:auto_generated.result[19]
result[20] <= mux_2de:auto_generated.result[20]
result[21] <= mux_2de:auto_generated.result[21]
result[22] <= mux_2de:auto_generated.result[22]
result[23] <= mux_2de:auto_generated.result[23]
result[24] <= mux_2de:auto_generated.result[24]
result[25] <= mux_2de:auto_generated.result[25]
result[26] <= mux_2de:auto_generated.result[26]
result[27] <= mux_2de:auto_generated.result[27]
result[28] <= mux_2de:auto_generated.result[28]
result[29] <= mux_2de:auto_generated.result[29]
result[30] <= mux_2de:auto_generated.result[30]
result[31] <= mux_2de:auto_generated.result[31]


|TOT|DataPath:inst3|REG_32bit:AC|mux2_4_32bit:inst9|LPM_MUX:LPM_MUX_component|mux_2de:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|mux2to4_32bit:JKN
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data2x[17] => LPM_MUX:LPM_MUX_component.DATA[2][17]
data2x[18] => LPM_MUX:LPM_MUX_component.DATA[2][18]
data2x[19] => LPM_MUX:LPM_MUX_component.DATA[2][19]
data2x[20] => LPM_MUX:LPM_MUX_component.DATA[2][20]
data2x[21] => LPM_MUX:LPM_MUX_component.DATA[2][21]
data2x[22] => LPM_MUX:LPM_MUX_component.DATA[2][22]
data2x[23] => LPM_MUX:LPM_MUX_component.DATA[2][23]
data2x[24] => LPM_MUX:LPM_MUX_component.DATA[2][24]
data2x[25] => LPM_MUX:LPM_MUX_component.DATA[2][25]
data2x[26] => LPM_MUX:LPM_MUX_component.DATA[2][26]
data2x[27] => LPM_MUX:LPM_MUX_component.DATA[2][27]
data2x[28] => LPM_MUX:LPM_MUX_component.DATA[2][28]
data2x[29] => LPM_MUX:LPM_MUX_component.DATA[2][29]
data2x[30] => LPM_MUX:LPM_MUX_component.DATA[2][30]
data2x[31] => LPM_MUX:LPM_MUX_component.DATA[2][31]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data3x[8] => LPM_MUX:LPM_MUX_component.DATA[3][8]
data3x[9] => LPM_MUX:LPM_MUX_component.DATA[3][9]
data3x[10] => LPM_MUX:LPM_MUX_component.DATA[3][10]
data3x[11] => LPM_MUX:LPM_MUX_component.DATA[3][11]
data3x[12] => LPM_MUX:LPM_MUX_component.DATA[3][12]
data3x[13] => LPM_MUX:LPM_MUX_component.DATA[3][13]
data3x[14] => LPM_MUX:LPM_MUX_component.DATA[3][14]
data3x[15] => LPM_MUX:LPM_MUX_component.DATA[3][15]
data3x[16] => LPM_MUX:LPM_MUX_component.DATA[3][16]
data3x[17] => LPM_MUX:LPM_MUX_component.DATA[3][17]
data3x[18] => LPM_MUX:LPM_MUX_component.DATA[3][18]
data3x[19] => LPM_MUX:LPM_MUX_component.DATA[3][19]
data3x[20] => LPM_MUX:LPM_MUX_component.DATA[3][20]
data3x[21] => LPM_MUX:LPM_MUX_component.DATA[3][21]
data3x[22] => LPM_MUX:LPM_MUX_component.DATA[3][22]
data3x[23] => LPM_MUX:LPM_MUX_component.DATA[3][23]
data3x[24] => LPM_MUX:LPM_MUX_component.DATA[3][24]
data3x[25] => LPM_MUX:LPM_MUX_component.DATA[3][25]
data3x[26] => LPM_MUX:LPM_MUX_component.DATA[3][26]
data3x[27] => LPM_MUX:LPM_MUX_component.DATA[3][27]
data3x[28] => LPM_MUX:LPM_MUX_component.DATA[3][28]
data3x[29] => LPM_MUX:LPM_MUX_component.DATA[3][29]
data3x[30] => LPM_MUX:LPM_MUX_component.DATA[3][30]
data3x[31] => LPM_MUX:LPM_MUX_component.DATA[3][31]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|TOT|DataPath:inst3|mux2to4_32bit:JKN|LPM_MUX:LPM_MUX_component
data[0][0] => mux_5de:auto_generated.data[0]
data[0][1] => mux_5de:auto_generated.data[1]
data[0][2] => mux_5de:auto_generated.data[2]
data[0][3] => mux_5de:auto_generated.data[3]
data[0][4] => mux_5de:auto_generated.data[4]
data[0][5] => mux_5de:auto_generated.data[5]
data[0][6] => mux_5de:auto_generated.data[6]
data[0][7] => mux_5de:auto_generated.data[7]
data[0][8] => mux_5de:auto_generated.data[8]
data[0][9] => mux_5de:auto_generated.data[9]
data[0][10] => mux_5de:auto_generated.data[10]
data[0][11] => mux_5de:auto_generated.data[11]
data[0][12] => mux_5de:auto_generated.data[12]
data[0][13] => mux_5de:auto_generated.data[13]
data[0][14] => mux_5de:auto_generated.data[14]
data[0][15] => mux_5de:auto_generated.data[15]
data[0][16] => mux_5de:auto_generated.data[16]
data[0][17] => mux_5de:auto_generated.data[17]
data[0][18] => mux_5de:auto_generated.data[18]
data[0][19] => mux_5de:auto_generated.data[19]
data[0][20] => mux_5de:auto_generated.data[20]
data[0][21] => mux_5de:auto_generated.data[21]
data[0][22] => mux_5de:auto_generated.data[22]
data[0][23] => mux_5de:auto_generated.data[23]
data[0][24] => mux_5de:auto_generated.data[24]
data[0][25] => mux_5de:auto_generated.data[25]
data[0][26] => mux_5de:auto_generated.data[26]
data[0][27] => mux_5de:auto_generated.data[27]
data[0][28] => mux_5de:auto_generated.data[28]
data[0][29] => mux_5de:auto_generated.data[29]
data[0][30] => mux_5de:auto_generated.data[30]
data[0][31] => mux_5de:auto_generated.data[31]
data[1][0] => mux_5de:auto_generated.data[32]
data[1][1] => mux_5de:auto_generated.data[33]
data[1][2] => mux_5de:auto_generated.data[34]
data[1][3] => mux_5de:auto_generated.data[35]
data[1][4] => mux_5de:auto_generated.data[36]
data[1][5] => mux_5de:auto_generated.data[37]
data[1][6] => mux_5de:auto_generated.data[38]
data[1][7] => mux_5de:auto_generated.data[39]
data[1][8] => mux_5de:auto_generated.data[40]
data[1][9] => mux_5de:auto_generated.data[41]
data[1][10] => mux_5de:auto_generated.data[42]
data[1][11] => mux_5de:auto_generated.data[43]
data[1][12] => mux_5de:auto_generated.data[44]
data[1][13] => mux_5de:auto_generated.data[45]
data[1][14] => mux_5de:auto_generated.data[46]
data[1][15] => mux_5de:auto_generated.data[47]
data[1][16] => mux_5de:auto_generated.data[48]
data[1][17] => mux_5de:auto_generated.data[49]
data[1][18] => mux_5de:auto_generated.data[50]
data[1][19] => mux_5de:auto_generated.data[51]
data[1][20] => mux_5de:auto_generated.data[52]
data[1][21] => mux_5de:auto_generated.data[53]
data[1][22] => mux_5de:auto_generated.data[54]
data[1][23] => mux_5de:auto_generated.data[55]
data[1][24] => mux_5de:auto_generated.data[56]
data[1][25] => mux_5de:auto_generated.data[57]
data[1][26] => mux_5de:auto_generated.data[58]
data[1][27] => mux_5de:auto_generated.data[59]
data[1][28] => mux_5de:auto_generated.data[60]
data[1][29] => mux_5de:auto_generated.data[61]
data[1][30] => mux_5de:auto_generated.data[62]
data[1][31] => mux_5de:auto_generated.data[63]
data[2][0] => mux_5de:auto_generated.data[64]
data[2][1] => mux_5de:auto_generated.data[65]
data[2][2] => mux_5de:auto_generated.data[66]
data[2][3] => mux_5de:auto_generated.data[67]
data[2][4] => mux_5de:auto_generated.data[68]
data[2][5] => mux_5de:auto_generated.data[69]
data[2][6] => mux_5de:auto_generated.data[70]
data[2][7] => mux_5de:auto_generated.data[71]
data[2][8] => mux_5de:auto_generated.data[72]
data[2][9] => mux_5de:auto_generated.data[73]
data[2][10] => mux_5de:auto_generated.data[74]
data[2][11] => mux_5de:auto_generated.data[75]
data[2][12] => mux_5de:auto_generated.data[76]
data[2][13] => mux_5de:auto_generated.data[77]
data[2][14] => mux_5de:auto_generated.data[78]
data[2][15] => mux_5de:auto_generated.data[79]
data[2][16] => mux_5de:auto_generated.data[80]
data[2][17] => mux_5de:auto_generated.data[81]
data[2][18] => mux_5de:auto_generated.data[82]
data[2][19] => mux_5de:auto_generated.data[83]
data[2][20] => mux_5de:auto_generated.data[84]
data[2][21] => mux_5de:auto_generated.data[85]
data[2][22] => mux_5de:auto_generated.data[86]
data[2][23] => mux_5de:auto_generated.data[87]
data[2][24] => mux_5de:auto_generated.data[88]
data[2][25] => mux_5de:auto_generated.data[89]
data[2][26] => mux_5de:auto_generated.data[90]
data[2][27] => mux_5de:auto_generated.data[91]
data[2][28] => mux_5de:auto_generated.data[92]
data[2][29] => mux_5de:auto_generated.data[93]
data[2][30] => mux_5de:auto_generated.data[94]
data[2][31] => mux_5de:auto_generated.data[95]
data[3][0] => mux_5de:auto_generated.data[96]
data[3][1] => mux_5de:auto_generated.data[97]
data[3][2] => mux_5de:auto_generated.data[98]
data[3][3] => mux_5de:auto_generated.data[99]
data[3][4] => mux_5de:auto_generated.data[100]
data[3][5] => mux_5de:auto_generated.data[101]
data[3][6] => mux_5de:auto_generated.data[102]
data[3][7] => mux_5de:auto_generated.data[103]
data[3][8] => mux_5de:auto_generated.data[104]
data[3][9] => mux_5de:auto_generated.data[105]
data[3][10] => mux_5de:auto_generated.data[106]
data[3][11] => mux_5de:auto_generated.data[107]
data[3][12] => mux_5de:auto_generated.data[108]
data[3][13] => mux_5de:auto_generated.data[109]
data[3][14] => mux_5de:auto_generated.data[110]
data[3][15] => mux_5de:auto_generated.data[111]
data[3][16] => mux_5de:auto_generated.data[112]
data[3][17] => mux_5de:auto_generated.data[113]
data[3][18] => mux_5de:auto_generated.data[114]
data[3][19] => mux_5de:auto_generated.data[115]
data[3][20] => mux_5de:auto_generated.data[116]
data[3][21] => mux_5de:auto_generated.data[117]
data[3][22] => mux_5de:auto_generated.data[118]
data[3][23] => mux_5de:auto_generated.data[119]
data[3][24] => mux_5de:auto_generated.data[120]
data[3][25] => mux_5de:auto_generated.data[121]
data[3][26] => mux_5de:auto_generated.data[122]
data[3][27] => mux_5de:auto_generated.data[123]
data[3][28] => mux_5de:auto_generated.data[124]
data[3][29] => mux_5de:auto_generated.data[125]
data[3][30] => mux_5de:auto_generated.data[126]
data[3][31] => mux_5de:auto_generated.data[127]
sel[0] => mux_5de:auto_generated.sel[0]
sel[1] => mux_5de:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5de:auto_generated.result[0]
result[1] <= mux_5de:auto_generated.result[1]
result[2] <= mux_5de:auto_generated.result[2]
result[3] <= mux_5de:auto_generated.result[3]
result[4] <= mux_5de:auto_generated.result[4]
result[5] <= mux_5de:auto_generated.result[5]
result[6] <= mux_5de:auto_generated.result[6]
result[7] <= mux_5de:auto_generated.result[7]
result[8] <= mux_5de:auto_generated.result[8]
result[9] <= mux_5de:auto_generated.result[9]
result[10] <= mux_5de:auto_generated.result[10]
result[11] <= mux_5de:auto_generated.result[11]
result[12] <= mux_5de:auto_generated.result[12]
result[13] <= mux_5de:auto_generated.result[13]
result[14] <= mux_5de:auto_generated.result[14]
result[15] <= mux_5de:auto_generated.result[15]
result[16] <= mux_5de:auto_generated.result[16]
result[17] <= mux_5de:auto_generated.result[17]
result[18] <= mux_5de:auto_generated.result[18]
result[19] <= mux_5de:auto_generated.result[19]
result[20] <= mux_5de:auto_generated.result[20]
result[21] <= mux_5de:auto_generated.result[21]
result[22] <= mux_5de:auto_generated.result[22]
result[23] <= mux_5de:auto_generated.result[23]
result[24] <= mux_5de:auto_generated.result[24]
result[25] <= mux_5de:auto_generated.result[25]
result[26] <= mux_5de:auto_generated.result[26]
result[27] <= mux_5de:auto_generated.result[27]
result[28] <= mux_5de:auto_generated.result[28]
result[29] <= mux_5de:auto_generated.result[29]
result[30] <= mux_5de:auto_generated.result[30]
result[31] <= mux_5de:auto_generated.result[31]


|TOT|DataPath:inst3|mux2to4_32bit:JKN|LPM_MUX:LPM_MUX_component|mux_5de:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|TOT|DataPath:inst3|CPP:KJNVS
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= REG_8bit:HHB.O[0]
OUT[3] <= REG_8bit:HHB.O[1]
OUT[4] <= REG_8bit:HHB.O[2]
OUT[5] <= REG_8bit:HHB.O[3]
OUT[6] <= REG_8bit:HHB.O[4]
OUT[7] <= REG_8bit:HHB.O[5]
OUT[8] <= REG_8bit:HHB.O[6]
OUT[9] <= REG_8bit:HHB.O[7]
OUT[10] <= REG_8bit:inst1.O[0]
OUT[11] <= REG_8bit:inst1.O[1]
OUT[12] <= REG_8bit:inst1.O[2]
OUT[13] <= REG_8bit:inst1.O[3]
OUT[14] <= REG_8bit:inst1.O[4]
OUT[15] <= REG_8bit:inst1.O[5]
OUT[16] <= REG_8bit:inst1.O[6]
OUT[17] <= REG_8bit:inst1.O[7]
OUT[18] <= ZERO:inst2.result[0]
OUT[19] <= ZERO:inst2.result[1]
OUT[20] <= ZERO:inst2.result[2]
OUT[21] <= ZERO:inst2.result[3]
OUT[22] <= ZERO:inst2.result[4]
OUT[23] <= ZERO:inst2.result[5]
OUT[24] <= ZERO:inst2.result[6]
OUT[25] <= ZERO:inst2.result[7]
OUT[26] <= ZERO:inst2.result[8]
OUT[27] <= ZERO:inst2.result[9]
OUT[28] <= ZERO:inst2.result[10]
OUT[29] <= ZERO:inst2.result[11]
OUT[30] <= ZERO:inst2.result[12]
OUT[31] <= ZERO:inst2.result[13]
RESET => REG_8bit:HHB.RESET
RESET => REG_8bit:inst1.RESET
LOAD => REG_8bit:HHB.LOAD
LOAD => REG_8bit:inst1.LOAD
CLEAR => REG_8bit:HHB.CLEAR
CLEAR => REG_8bit:inst1.CLEAR
CLK => REG_8bit:HHB.CLK
CLK => REG_8bit:inst1.CLK
IN[0] => REG_8bit:HHB.In[0]
IN[1] => REG_8bit:HHB.In[1]
IN[2] => REG_8bit:HHB.In[2]
IN[3] => REG_8bit:HHB.In[3]
IN[4] => REG_8bit:HHB.In[4]
IN[5] => REG_8bit:HHB.In[5]
IN[6] => REG_8bit:HHB.In[6]
IN[7] => REG_8bit:HHB.In[7]
IN[8] => REG_8bit:inst1.In[0]
IN[9] => REG_8bit:inst1.In[1]
IN[10] => REG_8bit:inst1.In[2]
IN[11] => REG_8bit:inst1.In[3]
IN[12] => REG_8bit:inst1.In[4]
IN[13] => REG_8bit:inst1.In[5]
IN[14] => REG_8bit:inst1.In[6]
IN[15] => REG_8bit:inst1.In[7]
IN[16] => ~NO_FANOUT~
IN[17] => ~NO_FANOUT~
IN[18] => ~NO_FANOUT~
IN[19] => ~NO_FANOUT~
IN[20] => ~NO_FANOUT~
IN[21] => ~NO_FANOUT~
IN[22] => ~NO_FANOUT~
IN[23] => ~NO_FANOUT~
IN[24] => ~NO_FANOUT~
IN[25] => ~NO_FANOUT~
IN[26] => ~NO_FANOUT~
IN[27] => ~NO_FANOUT~
IN[28] => ~NO_FANOUT~
IN[29] => ~NO_FANOUT~
IN[30] => ~NO_FANOUT~
IN[31] => ~NO_FANOUT~
INC1 => ~NO_FANOUT~


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_3_8bit:inst1.data1x[0]
In[1] => mux2_3_8bit:inst1.data1x[1]
In[2] => mux2_3_8bit:inst1.data1x[2]
In[3] => mux2_3_8bit:inst1.data1x[3]
In[4] => mux2_3_8bit:inst1.data1x[4]
In[5] => mux2_3_8bit:inst1.data1x[5]
In[6] => mux2_3_8bit:inst1.data1x[6]
In[7] => mux2_3_8bit:inst1.data1x[7]
LOAD => mux2_3_8bit:inst1.sel[0]
INC1 => mux2_3_8bit:inst1.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux1_2_8bit:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_jbe:auto_generated.data[0]
data[0][1] => mux_jbe:auto_generated.data[1]
data[0][2] => mux_jbe:auto_generated.data[2]
data[0][3] => mux_jbe:auto_generated.data[3]
data[0][4] => mux_jbe:auto_generated.data[4]
data[0][5] => mux_jbe:auto_generated.data[5]
data[0][6] => mux_jbe:auto_generated.data[6]
data[0][7] => mux_jbe:auto_generated.data[7]
data[1][0] => mux_jbe:auto_generated.data[8]
data[1][1] => mux_jbe:auto_generated.data[9]
data[1][2] => mux_jbe:auto_generated.data[10]
data[1][3] => mux_jbe:auto_generated.data[11]
data[1][4] => mux_jbe:auto_generated.data[12]
data[1][5] => mux_jbe:auto_generated.data[13]
data[1][6] => mux_jbe:auto_generated.data[14]
data[1][7] => mux_jbe:auto_generated.data[15]
sel[0] => mux_jbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jbe:auto_generated.result[0]
result[1] <= mux_jbe:auto_generated.result[1]
result[2] <= mux_jbe:auto_generated.result[2]
result[3] <= mux_jbe:auto_generated.result[3]
result[4] <= mux_jbe:auto_generated.result[4]
result[5] <= mux_jbe:auto_generated.result[5]
result[6] <= mux_jbe:auto_generated.result[6]
result[7] <= mux_jbe:auto_generated.result[7]


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux2_3_8bit:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_lbe:auto_generated.data[0]
data[0][1] => mux_lbe:auto_generated.data[1]
data[0][2] => mux_lbe:auto_generated.data[2]
data[0][3] => mux_lbe:auto_generated.data[3]
data[0][4] => mux_lbe:auto_generated.data[4]
data[0][5] => mux_lbe:auto_generated.data[5]
data[0][6] => mux_lbe:auto_generated.data[6]
data[0][7] => mux_lbe:auto_generated.data[7]
data[1][0] => mux_lbe:auto_generated.data[8]
data[1][1] => mux_lbe:auto_generated.data[9]
data[1][2] => mux_lbe:auto_generated.data[10]
data[1][3] => mux_lbe:auto_generated.data[11]
data[1][4] => mux_lbe:auto_generated.data[12]
data[1][5] => mux_lbe:auto_generated.data[13]
data[1][6] => mux_lbe:auto_generated.data[14]
data[1][7] => mux_lbe:auto_generated.data[15]
data[2][0] => mux_lbe:auto_generated.data[16]
data[2][1] => mux_lbe:auto_generated.data[17]
data[2][2] => mux_lbe:auto_generated.data[18]
data[2][3] => mux_lbe:auto_generated.data[19]
data[2][4] => mux_lbe:auto_generated.data[20]
data[2][5] => mux_lbe:auto_generated.data[21]
data[2][6] => mux_lbe:auto_generated.data[22]
data[2][7] => mux_lbe:auto_generated.data[23]
sel[0] => mux_lbe:auto_generated.sel[0]
sel[1] => mux_lbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lbe:auto_generated.result[0]
result[1] <= mux_lbe:auto_generated.result[1]
result[2] <= mux_lbe:auto_generated.result[2]
result[3] <= mux_lbe:auto_generated.result[3]
result[4] <= mux_lbe:auto_generated.result[4]
result[5] <= mux_lbe:auto_generated.result[5]
result[6] <= mux_lbe:auto_generated.result[6]
result[7] <= mux_lbe:auto_generated.result[7]


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:HHB|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component|mux_lbe:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_3_8bit:inst1.data1x[0]
In[1] => mux2_3_8bit:inst1.data1x[1]
In[2] => mux2_3_8bit:inst1.data1x[2]
In[3] => mux2_3_8bit:inst1.data1x[3]
In[4] => mux2_3_8bit:inst1.data1x[4]
In[5] => mux2_3_8bit:inst1.data1x[5]
In[6] => mux2_3_8bit:inst1.data1x[6]
In[7] => mux2_3_8bit:inst1.data1x[7]
LOAD => mux2_3_8bit:inst1.sel[0]
INC1 => mux2_3_8bit:inst1.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux1_2_8bit:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_jbe:auto_generated.data[0]
data[0][1] => mux_jbe:auto_generated.data[1]
data[0][2] => mux_jbe:auto_generated.data[2]
data[0][3] => mux_jbe:auto_generated.data[3]
data[0][4] => mux_jbe:auto_generated.data[4]
data[0][5] => mux_jbe:auto_generated.data[5]
data[0][6] => mux_jbe:auto_generated.data[6]
data[0][7] => mux_jbe:auto_generated.data[7]
data[1][0] => mux_jbe:auto_generated.data[8]
data[1][1] => mux_jbe:auto_generated.data[9]
data[1][2] => mux_jbe:auto_generated.data[10]
data[1][3] => mux_jbe:auto_generated.data[11]
data[1][4] => mux_jbe:auto_generated.data[12]
data[1][5] => mux_jbe:auto_generated.data[13]
data[1][6] => mux_jbe:auto_generated.data[14]
data[1][7] => mux_jbe:auto_generated.data[15]
sel[0] => mux_jbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jbe:auto_generated.result[0]
result[1] <= mux_jbe:auto_generated.result[1]
result[2] <= mux_jbe:auto_generated.result[2]
result[3] <= mux_jbe:auto_generated.result[3]
result[4] <= mux_jbe:auto_generated.result[4]
result[5] <= mux_jbe:auto_generated.result[5]
result[6] <= mux_jbe:auto_generated.result[6]
result[7] <= mux_jbe:auto_generated.result[7]


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux2_3_8bit:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_lbe:auto_generated.data[0]
data[0][1] => mux_lbe:auto_generated.data[1]
data[0][2] => mux_lbe:auto_generated.data[2]
data[0][3] => mux_lbe:auto_generated.data[3]
data[0][4] => mux_lbe:auto_generated.data[4]
data[0][5] => mux_lbe:auto_generated.data[5]
data[0][6] => mux_lbe:auto_generated.data[6]
data[0][7] => mux_lbe:auto_generated.data[7]
data[1][0] => mux_lbe:auto_generated.data[8]
data[1][1] => mux_lbe:auto_generated.data[9]
data[1][2] => mux_lbe:auto_generated.data[10]
data[1][3] => mux_lbe:auto_generated.data[11]
data[1][4] => mux_lbe:auto_generated.data[12]
data[1][5] => mux_lbe:auto_generated.data[13]
data[1][6] => mux_lbe:auto_generated.data[14]
data[1][7] => mux_lbe:auto_generated.data[15]
data[2][0] => mux_lbe:auto_generated.data[16]
data[2][1] => mux_lbe:auto_generated.data[17]
data[2][2] => mux_lbe:auto_generated.data[18]
data[2][3] => mux_lbe:auto_generated.data[19]
data[2][4] => mux_lbe:auto_generated.data[20]
data[2][5] => mux_lbe:auto_generated.data[21]
data[2][6] => mux_lbe:auto_generated.data[22]
data[2][7] => mux_lbe:auto_generated.data[23]
sel[0] => mux_lbe:auto_generated.sel[0]
sel[1] => mux_lbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lbe:auto_generated.result[0]
result[1] <= mux_lbe:auto_generated.result[1]
result[2] <= mux_lbe:auto_generated.result[2]
result[3] <= mux_lbe:auto_generated.result[3]
result[4] <= mux_lbe:auto_generated.result[4]
result[5] <= mux_lbe:auto_generated.result[5]
result[6] <= mux_lbe:auto_generated.result[6]
result[7] <= mux_lbe:auto_generated.result[7]


|TOT|DataPath:inst3|CPP:KJNVS|REG_8bit:inst1|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component|mux_lbe:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TOT|DataPath:inst3|CPP:KJNVS|ZERO:inst2
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]


|TOT|DataPath:inst3|CPP:KJNVS|ZERO:inst2|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>


|TOT|DataPath:inst3|REG_8bit:IR
O[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
RESET => HDSD.IN0
CLEAR => dsd.IN0
In[0] => mux2_3_8bit:inst1.data1x[0]
In[1] => mux2_3_8bit:inst1.data1x[1]
In[2] => mux2_3_8bit:inst1.data1x[2]
In[3] => mux2_3_8bit:inst1.data1x[3]
In[4] => mux2_3_8bit:inst1.data1x[4]
In[5] => mux2_3_8bit:inst1.data1x[5]
In[6] => mux2_3_8bit:inst1.data1x[6]
In[7] => mux2_3_8bit:inst1.data1x[7]
LOAD => mux2_3_8bit:inst1.sel[0]
INC1 => mux2_3_8bit:inst1.sel[1]
CLK => inst25.CLK
CLK => inst24.CLK
CLK => inst23.CLK
CLK => inst22.CLK
CLK => inst21.CLK
CLK => inst20.CLK
CLK => inst19.CLK
CLK => inst18.CLK


|TOT|DataPath:inst3|REG_8bit:IR|mux1_2_8bit:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|REG_8bit:IR|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_jbe:auto_generated.data[0]
data[0][1] => mux_jbe:auto_generated.data[1]
data[0][2] => mux_jbe:auto_generated.data[2]
data[0][3] => mux_jbe:auto_generated.data[3]
data[0][4] => mux_jbe:auto_generated.data[4]
data[0][5] => mux_jbe:auto_generated.data[5]
data[0][6] => mux_jbe:auto_generated.data[6]
data[0][7] => mux_jbe:auto_generated.data[7]
data[1][0] => mux_jbe:auto_generated.data[8]
data[1][1] => mux_jbe:auto_generated.data[9]
data[1][2] => mux_jbe:auto_generated.data[10]
data[1][3] => mux_jbe:auto_generated.data[11]
data[1][4] => mux_jbe:auto_generated.data[12]
data[1][5] => mux_jbe:auto_generated.data[13]
data[1][6] => mux_jbe:auto_generated.data[14]
data[1][7] => mux_jbe:auto_generated.data[15]
sel[0] => mux_jbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jbe:auto_generated.result[0]
result[1] <= mux_jbe:auto_generated.result[1]
result[2] <= mux_jbe:auto_generated.result[2]
result[3] <= mux_jbe:auto_generated.result[3]
result[4] <= mux_jbe:auto_generated.result[4]
result[5] <= mux_jbe:auto_generated.result[5]
result[6] <= mux_jbe:auto_generated.result[6]
result[7] <= mux_jbe:auto_generated.result[7]


|TOT|DataPath:inst3|REG_8bit:IR|mux1_2_8bit:inst2|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOT|DataPath:inst3|REG_8bit:IR|mux2_3_8bit:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|TOT|DataPath:inst3|REG_8bit:IR|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_lbe:auto_generated.data[0]
data[0][1] => mux_lbe:auto_generated.data[1]
data[0][2] => mux_lbe:auto_generated.data[2]
data[0][3] => mux_lbe:auto_generated.data[3]
data[0][4] => mux_lbe:auto_generated.data[4]
data[0][5] => mux_lbe:auto_generated.data[5]
data[0][6] => mux_lbe:auto_generated.data[6]
data[0][7] => mux_lbe:auto_generated.data[7]
data[1][0] => mux_lbe:auto_generated.data[8]
data[1][1] => mux_lbe:auto_generated.data[9]
data[1][2] => mux_lbe:auto_generated.data[10]
data[1][3] => mux_lbe:auto_generated.data[11]
data[1][4] => mux_lbe:auto_generated.data[12]
data[1][5] => mux_lbe:auto_generated.data[13]
data[1][6] => mux_lbe:auto_generated.data[14]
data[1][7] => mux_lbe:auto_generated.data[15]
data[2][0] => mux_lbe:auto_generated.data[16]
data[2][1] => mux_lbe:auto_generated.data[17]
data[2][2] => mux_lbe:auto_generated.data[18]
data[2][3] => mux_lbe:auto_generated.data[19]
data[2][4] => mux_lbe:auto_generated.data[20]
data[2][5] => mux_lbe:auto_generated.data[21]
data[2][6] => mux_lbe:auto_generated.data[22]
data[2][7] => mux_lbe:auto_generated.data[23]
sel[0] => mux_lbe:auto_generated.sel[0]
sel[1] => mux_lbe:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lbe:auto_generated.result[0]
result[1] <= mux_lbe:auto_generated.result[1]
result[2] <= mux_lbe:auto_generated.result[2]
result[3] <= mux_lbe:auto_generated.result[3]
result[4] <= mux_lbe:auto_generated.result[4]
result[5] <= mux_lbe:auto_generated.result[5]
result[6] <= mux_lbe:auto_generated.result[6]
result[7] <= mux_lbe:auto_generated.result[7]


|TOT|DataPath:inst3|REG_8bit:IR|mux2_3_8bit:inst1|LPM_MUX:LPM_MUX_component|mux_lbe:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


