// Seed: 2299456563
module module_0;
  parameter id_1 = 1;
  if ((id_1)) begin : LABEL_0
    wire id_2;
  end
  assign id_1 = id_1;
  parameter id_3 = -1'b0;
endmodule
module module_1;
  wire id_2;
  assign id_1 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_6 = id_5;
  assign id_4 = id_6;
  parameter id_7 = -1 | id_2;
  module_0 modCall_1 ();
endmodule
