{
  "board": {
    "active_layer": 0,
    "active_layer_preset": "",
    "auto_track_width": false,
    "hidden_netclasses": [
      "D_85",
      "L5V"
    ],
    "hidden_nets": [
      "",
      "3.3V_SW",
      "NVCC_DRAM_1V1",
      "DRAM_VREF",
      "DRAM_DQS3_P",
      "DRAMREF",
      "DRAM_DQS1_P",
      "DRAM_DQS2_N",
      "DRAM_DQS2_P",
      "DRAM_DQS3_N",
      "DRAM_nCS0_B",
      "DRAM_CKE0_A",
      "DRAM_DQS1_N",
      "DRAM_DQS0_P",
      "DRAM_DQS0_N",
      "DRAM_nCS1_B",
      "DRAM_CKE0_B",
      "DRAM_CA0_A",
      "DRAM_CA2_A",
      "DRAM_CA1_A",
      "DRAM_CKE1_A",
      "DRAM_CA5_A",
      "PCIE2_RXN",
      "PCIE2_RXP",
      "PCIE1_RXP",
      "DRAM_nRST",
      "VDDA_1V8",
      "DRAM_CA2_B",
      "DRAM_nCS1_A",
      "DRAM_CA5_B",
      "DRAM_CA4_A",
      "DRAM_CA4_B",
      "DRAM_CA3_B",
      "DRAM_CA0_B",
      "DRAM_CA1_B",
      "DRAM_CKE1_B",
      "DRAM_nCS0_A",
      "DRAM_CA3_A",
      "VDD_PHY_0V9",
      "VDD_PHY_1V8",
      "VDD_PHY_3V3",
      "VDD_ARM_0V9",
      "VDD_GPU_0V9",
      "VDD_SOC_0V9",
      "NVCC_SD1_1V8",
      "VDD_VPU_0V9",
      "NVCC_SD2",
      "NVCC_ENET_2V5",
      "VDD_DRAM_0V9",
      "VDD_1V8",
      "3.3V_SW_DELAYED",
      "DRAM_CKB_P",
      "DRAM_CKA_P",
      "DRAM_CKB_N",
      "DRAM_CKA_N",
      "PCIE1_RXN",
      "Net-(U9K-PCIE1_TXN_N)",
      "Net-(U9K-PCIE1_TXN_P)",
      "Net-(U9K-PCIE2_TXN_N)",
      "Net-(U9K-PCIE2_TXN_P)"
    ],
    "high_contrast_mode": 1,
    "net_color_mode": 2,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": false,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      0,
      1,
      2,
      3,
      4,
      5,
      8,
      9,
      10,
      11,
      12,
      13,
      15,
      16,
      17,
      18,
      19,
      20,
      21,
      22,
      23,
      24,
      25,
      26,
      27,
      28,
      29,
      30,
      32,
      33,
      34,
      35,
      36,
      39,
      40
    ],
    "visible_layers": "0049500_ffffff81",
    "zone_display_mode": 0
  },
  "git": {
    "repo_password": "",
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "SBC.kicad_prl",
    "version": 3
  },
  "project": {
    "files": [
      {
        "name": "SBC.kicad_pcb",
        "open": false,
        "window": {
          "display": 2,
          "maximized": true,
          "pos_x": -9,
          "pos_y": -9,
          "size_x": 1938,
          "size_y": 1058
        }
      },
      {
        "name": "SBC.kicad_sch",
        "open": false,
        "window": {
          "display": 1,
          "maximized": true,
          "pos_x": -2568,
          "pos_y": -8,
          "size_x": 2576,
          "size_y": 1426
        }
      }
    ]
  }
}
