\hypertarget{a00553}{
\section{gsn\_\-reg\_\-gpio\_\-op.h File Reference}
\label{a00553}\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
}
This graph shows which files directly or indirectly include this file:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=400pt]{a00789}
\end{center}
\end{figure}
\subsection*{Defines}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{a00553_aacfc134a5216df66d88112b4198b522e}{COMMON\_\-GPIO}~0x40000000
\item 
\#define \hyperlink{a00553_a2e767a84839acf27464ae4a3d6c10e04}{GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}~0x00000000
\item 
\#define \hyperlink{a00553_ab8c7701a197c66b2717665c99fe1f8e2}{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_aaaa37fd5f23b4c1d173c7b6ac3ca3895}{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_aed93c86b991e425bf14af327fd2a4a88}{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a9f6d23c659623d44079bc940aaffc8ba}{GPIO\_\-GPIO\_\-IN\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a4f8fa50ef8d0c72718d5cf595edb3299}{GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_afd67af3297bbf6800de85cfcae170347}{GPIO\_\-IN\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_ab3403b14825d6b6c14a0caaf09107a77}{GPIO\_\-IN\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ad42b97492e9210fb1c26f27ededbc2aa}{GPIO\_\-IN\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_aaec9c64dc9aea77a67388f30149fbde3}{GPIO\_\-IN\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_ada0ad17a3107a4db928652912ad0aa25}{GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}~0x00000004
\item 
\#define \hyperlink{a00553_a891709ae120aaa80629974db33665841}{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_ad60609468520dd5fc0c7343dc9aff6ef}{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_af8969f771f5bf8d1db5c6fb5e6b892cf}{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_afaccbbb4eb3f9a329dcc84c5090586e4}{GPIO\_\-GPIO\_\-OUT\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_ae3b65876b30e8519e5bf10fd352fe39c}{GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_af9f8890b4ceaa59b29fc6fa7d6d3ddcd}{GPIO\_\-OUT\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_abb7a74dace657e8dd101fe97862c7f4f}{GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ae60a1818bb592695efc8e44d8579c0fa}{GPIO\_\-OUT\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_add2b0785b1679fc5f3f05cfee3c6731f}{GPIO\_\-OUT\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a7a4b1b48349423a061e286c898656c99}{GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}~0x00000008
\item 
\#define \hyperlink{a00553_af1a52abbb485a7000a3bf3955e8f48ef}{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_acb2d33fc9e30401f0003f0d6a2ed5814}{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_abe490f433f4a906c6c8f6ac560ba9e01}{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a348821007807fc28d0942a3fe1720567}{GPIO\_\-GPIO\_\-CTL\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_af519844b13cb8394785848c346179798}{GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_afb352681628b1201441a3cba6da15c96}{GPIO\_\-CTL\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_aa607fcf8985eb9c8bfd679a99ac44fc3}{GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a3c0780741ae88664cc8552d7e03f5ce0}{GPIO\_\-CTL\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_ab08bdaddc99191ff5a64d1f0acb8dd2a}{GPIO\_\-CTL\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a303845e988a5efe8df39564ee80a1406}{GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}~0x00000010
\item 
\#define \hyperlink{a00553_a2e7ef731f4b2b55f2a2f82b6c58b8986}{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a3a6efa6b55e3e074b139f2f821869a4a}{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a0f355b00dfe232726a9096fedb31addb}{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a13e2134f905d24723c1a69eac3b8e9cc}{GPIO\_\-GPIO\_\-IN\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a9b13e393460a103b2c968d4e5bfeb75b}{GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_af7f4253fcc9ade6e874ec469cf6d9726}{GPIO\_\-IN\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a3ec09a20201a35c8d628c12e5bf1fc42}{GPIO\_\-IN\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_aebe6ca53d62f11ec2e44bed4ad0281a5}{GPIO\_\-IN\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_abce32a9f2c9bfae4fa3bf69ff132414f}{GPIO\_\-IN\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a9160d399cc553076e07c9e66fa8e87bd}{GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}~0x00000014
\item 
\#define \hyperlink{a00553_a3d1eb9c63a47f1e2c90a827e13fa6fe7}{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_acb6b2705df01b08823554a9db0908fc7}{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a0539ed97663adaafa9a659b895676bc5}{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a1f6cd81bd739cc6ae2b05e7d41f3891c}{GPIO\_\-GPIO\_\-OUT\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a839b7038c8d6cd465427d79a539b8813}{GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a69e8921d792180ea973d2595554e24c3}{GPIO\_\-OUT\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_adc47237e815b1afcbc277184063c7537}{GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_aaed59b7cfbeab5dc70b74f345d1dece1}{GPIO\_\-OUT\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a123f41f6c9f3350f1a4cda6ab71e636f}{GPIO\_\-OUT\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a7068ff42e1189e5781989b988c52a794}{GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}~0x00000018
\item 
\#define \hyperlink{a00553_a66f6d7f5013e564a5ad67e4feeb35196}{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a6ada7fa71d0a72c646880b9dba550057}{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a46e73f3281176c81ee18096d18b654bc}{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_abf5aba2a58979ad93aee20628873c627}{GPIO\_\-GPIO\_\-CTL\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a3f785a80b762b43c1d9041f53e1961fa}{GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_ad5144dff63728f84107c63df4ca00501}{GPIO\_\-CTL\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a6adbeda65f78e3332570cc15358cfd57}{GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a881d68236f50a224ed69bfd6f86818d9}{GPIO\_\-CTL\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a981704258561a20df965327d225871f8}{GPIO\_\-CTL\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a39bf966b3adf27c31749ed567c902205}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}~0x00000040
\item 
\#define \hyperlink{a00553_ad5a6c8b3c6b9e10d116c92c0f46c34e3}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_afceee58d349f20e83de943ce7c499f8a}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a88b9c6f16ae60966127080359af2bc5c}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a485095304fde28793269f8d6bcc25ab3}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_ae7f2c14a3ec9beda59acf0bd4b434b2e}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_ac0ff35a461c6d456c63ce6d48ae1d063}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_ac3568f0723d9dbca4df536464965a4a0}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a3b06196eda50f22c33c86b947a22bc24}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_adfb161c2dbec481b5c25b1d67fd6cf9c}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a274d117357bdfba4fb8954469710e024}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}~0x00000044
\item 
\#define \hyperlink{a00553_af26125bed5c34298e37c04bc31477b89}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a7df843915cf1e8e670653119d16218b0}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a0cbb0193772570b3589e50bff2ad497f}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a7dd021fa7ebc5a6fc972c65a30516374}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a302ed20e22ea0c3c71cf39fa8a42d20a}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a31e38bac8f8f3fa995cd2cbc34c90b69}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a047244cd105b83bde9dca6aac82affd0}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a373a1427cbf45a35dd477bd02b5e6b2d}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a1513fe6c91c99038f24c3f1dfc9cfdfb}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a4540e6c51d43829ebe2668338045e3fe}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}~0x00000048
\item 
\#define \hyperlink{a00553_a4b8175e5d7f9edf950c09c1f016c0c23}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a4c870e62898189fa92203f0682bbbe15}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a793d4be1b9cbb0a63a60c5ee3d331065}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_af0caddaaadb1c9fd920fcbe4f42a7473}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a798229bf4e5ea0cc5f2be262d2c382d0}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a2e8a8a33e6d9f1f2e9fec575e4bba0f7}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a4ac6e20dd0a129f61297428c6c927222}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a22c7fca1e199d55d5dd87e368bc64a80}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a157ca7bf58e28c816e92f3bb01b5f8e2}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a9157f2d5bf47dda85aeae4489ccd9413}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}~0x0000004c
\item 
\#define \hyperlink{a00553_a1e8be9676dc55a821f054b4a31d8fdb3}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a4e96a3af7407cb3f1bc03dab1bf17b2f}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a40351041f556872478184a23025be5cc}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a9147f771ef88db18ec6530a57b8a6ebb}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT}~0xffffff00
\item 
\#define \hyperlink{a00553_a67d47283d969b2660f85e7921aa9d965}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_ad5ba0d946b7a6cf2e79abae9ef29823e}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a143db6ce2d7512dccbf4758e0f7def9d}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ad3ac59b4df23b8f1d42aaeb41cd82ef2}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a416057891f53f43db6936aa7fb491619}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT}~0xffffff00
\item 
\#define \hyperlink{a00553_a9ff6a0eff6b8e6203a9a2f8bd7da6ac0}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}~0x00000050
\item 
\#define \hyperlink{a00553_a3391b45acbb724d0d2c5c1f1a45a5561}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a81181cc80c7b740d27eede83c8c9fc1c}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a2ec216b68ee1434c9bda813aff1aa21c}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_ae66761a30aba9dd69c19c5e19d08f1d9}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_aaed2d517a76c6fc383465e824207dfa5}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a293f291b2a382333575318983a19d42c}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a9bac46b44889c0492a1046951eb8b4a1}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ade3ee9807f4d54b11d505979fe3ca0fc}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_afb1716b5d0f39e27a9058d9fcb57f29d}{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_adc794ddf159da3dff7b76b8555d8783f}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}~0x00000054
\item 
\#define \hyperlink{a00553_a04b090c638bd1fccd9e9a9bb1675fe6a}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a3256bcd498e216e597d6ac2c4f499e3a}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a1b1a9449f7ede479ba4205782775c52c}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a5f55a3f6928c6373532bf887a3c9fc88}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_ad428b4d2b8775c00bf11e056827d1121}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a166ec5586a43d23b589a2fd619e5ad89}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a3d2d7199731ad92510b5195bef723b3c}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a38ea656f3ec9c1b30dff894e743f61c6}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a404dc7d0a80db62f1dcb92b514b9ac14}{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_af4577010254ab8dde26cd155ced0c2bc}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}~0x00000058
\item 
\#define \hyperlink{a00553_a32a3109c4f1321354f9cf73a0fda0ccc}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a6c9e2fc1bdcd2a488047a7705cc52b2e}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a0b84a7984f953281a06cb1d94fad998b}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_add376c81f640757ed28b775145924896}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a1f4f08245993fc02ffa415fd66fb89f0}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a4d9d65388ac6dca568cc65dbdc919561}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a4ef88afb07d342cc9ceb9aa187bae9e8}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a6bb5e60f4a3aacd7ab2181102dec6997}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a3a8ceb6ffb06ee645f5ebb703266b4ee}{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a91ed478f054519c54c45068600ec5082}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}~0x0000005c
\item 
\#define \hyperlink{a00553_a9238bfe86ea5c7d78cd5d05dfa9e3614}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a13be5e7d2551f134b8b04adc84661fc1}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_aae11b01d22ba8a6cfa303a477109a30f}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a2505caaad7357a48ac77dd5de8fa8ed5}{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT}~0xffffff00
\item 
\#define \hyperlink{a00553_ab812fccd256b5ef67616add304a233c9}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a6905312d07f06265d0c2a7958aca48f5}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a14d473ede0cf6f64ee16e8b599e7d762}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ab05f7bea51e2c9a4e3e08a950cb9ff3c}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_af4951598d2b781848c6086644d6b1b69}{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT}~0xffffff00
\item 
\#define \hyperlink{a00553_ac45121f138e7cd9fafee8b0402171425}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}~0x00000080
\item 
\#define \hyperlink{a00553_a82551acb299732db25ac33a9864caf9e}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_ac9825c8d80cc1fab834b1b7f350ab69f}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a629078ba361b4412016397b86ed6146a}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a3487f6e3dbbd8553b40307742adc0341}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a153e7b3349229d897f3e6a90ae6bd45f}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_ac628da2d9ee14e23d241ac03535db1e4}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a587fceaecf1408cb583f600f48dff328}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ac051a5245cdb6df38b94e7ac5214e27f}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a7f1c64eb058b6707591292a43a24bf61}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a1580a4878356be5de5793bb5bb3971b6}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}~0x00000084
\item 
\#define \hyperlink{a00553_a2b8458330b71de69747107e1c051827f}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_ac3bc0a508a13cb7415c73aec905c404d}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ae80578d7a2b6eb5ca588336f650c543e}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a3635169fa14b0734659ddacc63535182}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a9b7399d3e3517db2b67e8bf228c64b5a}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_ab5a1f255cdf1949c4b01416848784780}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_af9a56b2526a0b97da3bb27283806660d}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_aeb40c8aadc233e72142d7d7dac048081}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a3f14b8bce304288ec65a58a5d9d4e576}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a66d11581afcc078e9c577486d9e57433}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}~0x00000088
\item 
\#define \hyperlink{a00553_a62d3f02962f0ffa8191b8064d8e8af03}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a965d737b1373798de2f1c080dfce38e1}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ae8cd34bf63c938b025aff7ee80702b48}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_aaa5688682c216183cf9bb656a0ef9a3a}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_aaebe7f654a6b50e0bbe759852156fb0a}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a6305fa4a3da8d5ead2db37e3c2d77354}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_af1c0be2efac66cd3c09ce9e2b994190e}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ad7453c86198e17bbbfd1e2b9add0a5df}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a78fdf3a88618f2b7f0d4b6007762b5c5}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a4609495111a70a2da753b2343b06f69e}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}~0x0000008c
\item 
\#define \hyperlink{a00553_a2ab179d799b06e6d890232c6daf7c34b}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a0e47978c9dda98055009a3ea3eb7d392}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_afbdb445a60b6df4d8bc51de9e004bcd3}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_aa7a28403499bd1b954fca98111cebdce}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT}~0xffffff00
\item 
\#define \hyperlink{a00553_aa05177828bd3ef0b759efe33ac9dda07}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_ab2624703140e9bfbf87e57cf08af8bbe}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_abaf1914f4e7d6844363dabd3b2eec583}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a92a73319f5c137226c905d856d9b80b6}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a66e2d68e58d565b73d2c7f1a8e1e63fd}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT}~0xffffff00
\item 
\#define \hyperlink{a00553_a4532cd01bae5a44c1c88e39a7774c4fd}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}~0x00000090
\item 
\#define \hyperlink{a00553_ab8117cb9581eace6ad74a1f1f80ba203}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a4fb328e6e23fdb129381d28c6db67c9d}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a41bd89494a733e395900b2c93b0c7e3c}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a6444e98ca8742e48f5c8e8f85cf85066}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a39c1c6d0efbbb357927e7ad545d6dc0a}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_a3c16a77dc16cc958c15824fb5d397b96}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a6ef061e76271ef86e04294d948ddec19}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_acc88b7f302144af7604ed27bfe1c4ce8}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a92db188dcc84c9bdd5b3e714ed400534}{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a2e800e2bef83f6f00c5a7f590bbc2f29}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}~0x00000094
\item 
\#define \hyperlink{a00553_aaf7260bdb4ea50fa69a66ebadce25f83}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a1b831b83f8214a2420584e4e07897a29}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ac16cfaf9100b0bdb039c1ff99c16c28e}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_af3a7adb516d6b848a213d39800b2a196}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a38b0159956710772771911587158daf6}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_aa7032444629d1f8aef82eb4ec6121dd4}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a221a01cdd51922fb2cc424cef10fccb4}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a0f399507b9c6f38bdd406b444f1c0d20}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a7cdb47b283bb7fd4b06509f068c50522}{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_ad7fb7bb0dc187e25aeee90e7fe268c6f}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}~0x00000098
\item 
\#define \hyperlink{a00553_a1c706c4b7f03cacab2d25cb2309de4aa}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_aa1ff177794b940e3044f999d715bd248}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_a877fa923b68ea14ae4055cfce410aa82}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a55f52f34c329a0bd69c9f9b820c49f21}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00553_a37367652cee1406169fe8a529b649ab9}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_ab6b6aadae3c35d00716c59c4782e208a}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_aabfde77063de50e3f8a144302731127f}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_acc67ef30486cecf6ec68d97499189ea7}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a1886b7c12df38aa73c7658f395f666fd}{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00553_a0a2e76ce488222a6b7c0826610c1a7e8}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}~0x0000009c
\item 
\#define \hyperlink{a00553_a6e66758736e7116e4aabd6dd2b6eef48}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_a45c5e5154746920b9e48a476f00c22c3}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_ab5b56e3928b39247c4df81f9d30e4b13}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}~0xFFFFFFFF
\item 
\#define \hyperlink{a00553_a8379868945b633bd145d6222f63ec228}{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT}~0xffffff00
\item 
\#define \hyperlink{a00553_ac7bc4766321c7ff815fa0362c0a3a7e5}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00553_aef8351cdc50aa4551573e7018c0866d9}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00553_ad35f8dc7a486aa353b447944ef879cc1}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}~32
\item 
\#define \hyperlink{a00553_af2fcebb2a713369ccd1f58b5a3b2b4c0}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}~0xffffffff
\item 
\#define \hyperlink{a00553_a7939fe65199eeb32c2fd290c35373805}{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT}~0xffffff00
\end{DoxyCompactItemize}


\subsection{Define Documentation}
\hypertarget{a00553_aacfc134a5216df66d88112b4198b522e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!COMMON\_\-GPIO@{COMMON\_\-GPIO}}
\index{COMMON\_\-GPIO@{COMMON\_\-GPIO}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{COMMON\_\-GPIO}]{\setlength{\rightskip}{0pt plus 5cm}\#define COMMON\_\-GPIO~0x40000000}}
\label{a00553_aacfc134a5216df66d88112b4198b522e}


Definition at line 49 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aa607fcf8985eb9c8bfd679a99ac44fc3}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE@{GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE@{GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_aa607fcf8985eb9c8bfd679a99ac44fc3}


Definition at line 104 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3c0780741ae88664cc8552d7e03f5ce0}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-0\_\-BITMASK@{GPIO\_\-CTL\_\-0\_\-BITMASK}}
\index{GPIO\_\-CTL\_\-0\_\-BITMASK@{GPIO\_\-CTL\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_a3c0780741ae88664cc8552d7e03f5ce0}


Definition at line 105 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_afb352681628b1201441a3cba6da15c96}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-0\_\-BITOFFSET@{GPIO\_\-CTL\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-CTL\_\-0\_\-BITOFFSET@{GPIO\_\-CTL\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-0\_\-BITOFFSET~0}}
\label{a00553_afb352681628b1201441a3cba6da15c96}


Definition at line 103 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab08bdaddc99191ff5a64d1f0acb8dd2a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-0\_\-INIT@{GPIO\_\-CTL\_\-0\_\-INIT}}
\index{GPIO\_\-CTL\_\-0\_\-INIT@{GPIO\_\-CTL\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-0\_\-INIT~0x0}}
\label{a00553_ab08bdaddc99191ff5a64d1f0acb8dd2a}


Definition at line 106 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af519844b13cb8394785848c346179798}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS@{GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS@{GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}}
\label{a00553_af519844b13cb8394785848c346179798}


Definition at line 102 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6adbeda65f78e3332570cc15358cfd57}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE@{GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE@{GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a6adbeda65f78e3332570cc15358cfd57}


Definition at line 161 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a881d68236f50a224ed69bfd6f86818d9}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-1\_\-BITMASK@{GPIO\_\-CTL\_\-1\_\-BITMASK}}
\index{GPIO\_\-CTL\_\-1\_\-BITMASK@{GPIO\_\-CTL\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_a881d68236f50a224ed69bfd6f86818d9}


Definition at line 162 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad5144dff63728f84107c63df4ca00501}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-1\_\-BITOFFSET@{GPIO\_\-CTL\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-CTL\_\-1\_\-BITOFFSET@{GPIO\_\-CTL\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-1\_\-BITOFFSET~0}}
\label{a00553_ad5144dff63728f84107c63df4ca00501}


Definition at line 160 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a981704258561a20df965327d225871f8}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-1\_\-INIT@{GPIO\_\-CTL\_\-1\_\-INIT}}
\index{GPIO\_\-CTL\_\-1\_\-INIT@{GPIO\_\-CTL\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-1\_\-INIT~0x0}}
\label{a00553_a981704258561a20df965327d225871f8}


Definition at line 163 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3f785a80b762b43c1d9041f53e1961fa}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS@{GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS@{GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}}
\label{a00553_a3f785a80b762b43c1d9041f53e1961fa}


Definition at line 159 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_acb2d33fc9e30401f0003f0d6a2ed5814}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_acb2d33fc9e30401f0003f0d6a2ed5814}


Definition at line 95 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_abe490f433f4a906c6c8f6ac560ba9e01}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_abe490f433f4a906c6c8f6ac560ba9e01}


Definition at line 96 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af1a52abbb485a7000a3bf3955e8f48ef}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-0\_\-BITOFFSET~0}}
\label{a00553_af1a52abbb485a7000a3bf3955e8f48ef}


Definition at line 94 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a348821007807fc28d0942a3fe1720567}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-CTL\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-0\_\-INIT~0x00000000}}
\label{a00553_a348821007807fc28d0942a3fe1720567}


Definition at line 97 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a7a4b1b48349423a061e286c898656c99}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-0\_\-OFFSETADDRESS~0x00000008}}
\label{a00553_a7a4b1b48349423a061e286c898656c99}


Definition at line 93 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6ada7fa71d0a72c646880b9dba550057}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a6ada7fa71d0a72c646880b9dba550057}


Definition at line 152 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a46e73f3281176c81ee18096d18b654bc}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a46e73f3281176c81ee18096d18b654bc}


Definition at line 153 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a66f6d7f5013e564a5ad67e4feeb35196}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-1\_\-BITOFFSET~0}}
\label{a00553_a66f6d7f5013e564a5ad67e4feeb35196}


Definition at line 151 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_abf5aba2a58979ad93aee20628873c627}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-CTL\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-1\_\-INIT~0x00000000}}
\label{a00553_abf5aba2a58979ad93aee20628873c627}


Definition at line 154 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a7068ff42e1189e5781989b988c52a794}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-CTL\_\-1\_\-OFFSETADDRESS~0x00000018}}
\label{a00553_a7068ff42e1189e5781989b988c52a794}


Definition at line 150 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aaaa37fd5f23b4c1d173c7b6ac3ca3895}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_aaaa37fd5f23b4c1d173c7b6ac3ca3895}


Definition at line 57 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aed93c86b991e425bf14af327fd2a4a88}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_aed93c86b991e425bf14af327fd2a4a88}


Definition at line 58 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab8c7701a197c66b2717665c99fe1f8e2}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-0\_\-BITOFFSET~0}}
\label{a00553_ab8c7701a197c66b2717665c99fe1f8e2}


Definition at line 56 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9f6d23c659623d44079bc940aaffc8ba}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-IN\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-IN\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-IN\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-0\_\-INIT~0x00000000}}
\label{a00553_a9f6d23c659623d44079bc940aaffc8ba}


Definition at line 59 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a2e767a84839acf27464ae4a3d6c10e04}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS~0x00000000}}
\label{a00553_a2e767a84839acf27464ae4a3d6c10e04}


Definition at line 55 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3a6efa6b55e3e074b139f2f821869a4a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a3a6efa6b55e3e074b139f2f821869a4a}


Definition at line 114 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a0f355b00dfe232726a9096fedb31addb}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a0f355b00dfe232726a9096fedb31addb}


Definition at line 115 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a2e7ef731f4b2b55f2a2f82b6c58b8986}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-1\_\-BITOFFSET~0}}
\label{a00553_a2e7ef731f4b2b55f2a2f82b6c58b8986}


Definition at line 113 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a13e2134f905d24723c1a69eac3b8e9cc}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-IN\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-IN\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-IN\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-1\_\-INIT~0x00000000}}
\label{a00553_a13e2134f905d24723c1a69eac3b8e9cc}


Definition at line 116 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a303845e988a5efe8df39564ee80a1406}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS~0x00000010}}
\label{a00553_a303845e988a5efe8df39564ee80a1406}


Definition at line 112 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a965d737b1373798de2f1c080dfce38e1}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a965d737b1373798de2f1c080dfce38e1}


Definition at line 361 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ae8cd34bf63c938b025aff7ee80702b48}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_ae8cd34bf63c938b025aff7ee80702b48}


Definition at line 362 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a62d3f02962f0ffa8191b8064d8e8af03}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET~0}}
\label{a00553_a62d3f02962f0ffa8191b8064d8e8af03}


Definition at line 360 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aaa5688682c216183cf9bb656a0ef9a3a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT~0x00000000}}
\label{a00553_aaa5688682c216183cf9bb656a0ef9a3a}


Definition at line 363 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a66d11581afcc078e9c577486d9e57433}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS~0x00000088}}
\label{a00553_a66d11581afcc078e9c577486d9e57433}


Definition at line 359 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aa1ff177794b940e3044f999d715bd248}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_aa1ff177794b940e3044f999d715bd248}


Definition at line 437 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a877fa923b68ea14ae4055cfce410aa82}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a877fa923b68ea14ae4055cfce410aa82}


Definition at line 438 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1c706c4b7f03cacab2d25cb2309de4aa}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET~0}}
\label{a00553_a1c706c4b7f03cacab2d25cb2309de4aa}


Definition at line 436 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a55f52f34c329a0bd69c9f9b820c49f21}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT~0x00000000}}
\label{a00553_a55f52f34c329a0bd69c9f9b820c49f21}


Definition at line 439 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad7fb7bb0dc187e25aeee90e7fe268c6f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS~0x00000098}}
\label{a00553_ad7fb7bb0dc187e25aeee90e7fe268c6f}


Definition at line 435 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac3bc0a508a13cb7415c73aec905c404d}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_ac3bc0a508a13cb7415c73aec905c404d}


Definition at line 342 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ae80578d7a2b6eb5ca588336f650c543e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_ae80578d7a2b6eb5ca588336f650c543e}


Definition at line 343 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a2b8458330b71de69747107e1c051827f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET~0}}
\label{a00553_a2b8458330b71de69747107e1c051827f}


Definition at line 341 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3635169fa14b0734659ddacc63535182}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT~0x00000000}}
\label{a00553_a3635169fa14b0734659ddacc63535182}


Definition at line 344 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1580a4878356be5de5793bb5bb3971b6}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS~0x00000084}}
\label{a00553_a1580a4878356be5de5793bb5bb3971b6}


Definition at line 340 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1b831b83f8214a2420584e4e07897a29}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a1b831b83f8214a2420584e4e07897a29}


Definition at line 418 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac16cfaf9100b0bdb039c1ff99c16c28e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_ac16cfaf9100b0bdb039c1ff99c16c28e}


Definition at line 419 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aaf7260bdb4ea50fa69a66ebadce25f83}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET~0}}
\label{a00553_aaf7260bdb4ea50fa69a66ebadce25f83}


Definition at line 417 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af3a7adb516d6b848a213d39800b2a196}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT~0x00000000}}
\label{a00553_af3a7adb516d6b848a213d39800b2a196}


Definition at line 420 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a2e800e2bef83f6f00c5a7f590bbc2f29}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS~0x00000094}}
\label{a00553_a2e800e2bef83f6f00c5a7f590bbc2f29}


Definition at line 416 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a0e47978c9dda98055009a3ea3eb7d392}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a0e47978c9dda98055009a3ea3eb7d392}


Definition at line 380 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_afbdb445a60b6df4d8bc51de9e004bcd3}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_afbdb445a60b6df4d8bc51de9e004bcd3}


Definition at line 381 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a2ab179d799b06e6d890232c6daf7c34b}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET~0}}
\label{a00553_a2ab179d799b06e6d890232c6daf7c34b}


Definition at line 379 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aa7a28403499bd1b954fca98111cebdce}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT~0xffffff00}}
\label{a00553_aa7a28403499bd1b954fca98111cebdce}


Definition at line 382 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4609495111a70a2da753b2343b06f69e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS~0x0000008c}}
\label{a00553_a4609495111a70a2da753b2343b06f69e}


Definition at line 378 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a45c5e5154746920b9e48a476f00c22c3}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a45c5e5154746920b9e48a476f00c22c3}


Definition at line 456 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab5b56e3928b39247c4df81f9d30e4b13}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_ab5b56e3928b39247c4df81f9d30e4b13}


Definition at line 457 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6e66758736e7116e4aabd6dd2b6eef48}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET~0}}
\label{a00553_a6e66758736e7116e4aabd6dd2b6eef48}


Definition at line 455 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a8379868945b633bd145d6222f63ec228}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT~0xffffff00}}
\label{a00553_a8379868945b633bd145d6222f63ec228}


Definition at line 458 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a0a2e76ce488222a6b7c0826610c1a7e8}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS~0x0000009c}}
\label{a00553_a0a2e76ce488222a6b7c0826610c1a7e8}


Definition at line 454 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac9825c8d80cc1fab834b1b7f350ab69f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_ac9825c8d80cc1fab834b1b7f350ab69f}


Definition at line 323 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a629078ba361b4412016397b86ed6146a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a629078ba361b4412016397b86ed6146a}


Definition at line 324 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a82551acb299732db25ac33a9864caf9e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET~0}}
\label{a00553_a82551acb299732db25ac33a9864caf9e}


Definition at line 322 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3487f6e3dbbd8553b40307742adc0341}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT~0x00000000}}
\label{a00553_a3487f6e3dbbd8553b40307742adc0341}


Definition at line 325 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac45121f138e7cd9fafee8b0402171425}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS~0x00000080}}
\label{a00553_ac45121f138e7cd9fafee8b0402171425}


Definition at line 321 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4fb328e6e23fdb129381d28c6db67c9d}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a4fb328e6e23fdb129381d28c6db67c9d}


Definition at line 399 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a41bd89494a733e395900b2c93b0c7e3c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a41bd89494a733e395900b2c93b0c7e3c}


Definition at line 400 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab8117cb9581eace6ad74a1f1f80ba203}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET~0}}
\label{a00553_ab8117cb9581eace6ad74a1f1f80ba203}


Definition at line 398 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6444e98ca8742e48f5c8e8f85cf85066}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT~0x00000000}}
\label{a00553_a6444e98ca8742e48f5c8e8f85cf85066}


Definition at line 401 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4532cd01bae5a44c1c88e39a7774c4fd}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS~0x00000090}}
\label{a00553_a4532cd01bae5a44c1c88e39a7774c4fd}


Definition at line 397 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad60609468520dd5fc0c7343dc9aff6ef}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_ad60609468520dd5fc0c7343dc9aff6ef}


Definition at line 76 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af8969f771f5bf8d1db5c6fb5e6b892cf}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_af8969f771f5bf8d1db5c6fb5e6b892cf}


Definition at line 77 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a891709ae120aaa80629974db33665841}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-0\_\-BITOFFSET~0}}
\label{a00553_a891709ae120aaa80629974db33665841}


Definition at line 75 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_afaccbbb4eb3f9a329dcc84c5090586e4}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-OUT\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-0\_\-INIT~0x00000000}}
\label{a00553_afaccbbb4eb3f9a329dcc84c5090586e4}


Definition at line 78 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ada0ad17a3107a4db928652912ad0aa25}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS~0x00000004}}
\label{a00553_ada0ad17a3107a4db928652912ad0aa25}


Definition at line 74 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_acb6b2705df01b08823554a9db0908fc7}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_acb6b2705df01b08823554a9db0908fc7}


Definition at line 133 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a0539ed97663adaafa9a659b895676bc5}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a0539ed97663adaafa9a659b895676bc5}


Definition at line 134 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3d1eb9c63a47f1e2c90a827e13fa6fe7}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-1\_\-BITOFFSET~0}}
\label{a00553_a3d1eb9c63a47f1e2c90a827e13fa6fe7}


Definition at line 132 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1f6cd81bd739cc6ae2b05e7d41f3891c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-OUT\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-1\_\-INIT~0x00000000}}
\label{a00553_a1f6cd81bd739cc6ae2b05e7d41f3891c}


Definition at line 135 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9160d399cc553076e07c9e66fa8e87bd}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS~0x00000014}}
\label{a00553_a9160d399cc553076e07c9e66fa8e87bd}


Definition at line 131 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4c870e62898189fa92203f0682bbbe15}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a4c870e62898189fa92203f0682bbbe15}


Definition at line 209 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a793d4be1b9cbb0a63a60c5ee3d331065}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a793d4be1b9cbb0a63a60c5ee3d331065}


Definition at line 210 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4b8175e5d7f9edf950c09c1f016c0c23}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET~0}}
\label{a00553_a4b8175e5d7f9edf950c09c1f016c0c23}


Definition at line 208 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af0caddaaadb1c9fd920fcbe4f42a7473}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT~0x00000000}}
\label{a00553_af0caddaaadb1c9fd920fcbe4f42a7473}


Definition at line 211 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4540e6c51d43829ebe2668338045e3fe}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS~0x00000048}}
\label{a00553_a4540e6c51d43829ebe2668338045e3fe}


Definition at line 207 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6c9e2fc1bdcd2a488047a7705cc52b2e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a6c9e2fc1bdcd2a488047a7705cc52b2e}


Definition at line 285 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a0b84a7984f953281a06cb1d94fad998b}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a0b84a7984f953281a06cb1d94fad998b}


Definition at line 286 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a32a3109c4f1321354f9cf73a0fda0ccc}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET~0}}
\label{a00553_a32a3109c4f1321354f9cf73a0fda0ccc}


Definition at line 284 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_add376c81f640757ed28b775145924896}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT~0x00000000}}
\label{a00553_add376c81f640757ed28b775145924896}


Definition at line 287 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af4577010254ab8dde26cd155ced0c2bc}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS~0x00000058}}
\label{a00553_af4577010254ab8dde26cd155ced0c2bc}


Definition at line 283 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a7df843915cf1e8e670653119d16218b0}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a7df843915cf1e8e670653119d16218b0}


Definition at line 190 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a0cbb0193772570b3589e50bff2ad497f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a0cbb0193772570b3589e50bff2ad497f}


Definition at line 191 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af26125bed5c34298e37c04bc31477b89}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET~0}}
\label{a00553_af26125bed5c34298e37c04bc31477b89}


Definition at line 189 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a7dd021fa7ebc5a6fc972c65a30516374}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT~0x00000000}}
\label{a00553_a7dd021fa7ebc5a6fc972c65a30516374}


Definition at line 192 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a274d117357bdfba4fb8954469710e024}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS~0x00000044}}
\label{a00553_a274d117357bdfba4fb8954469710e024}


Definition at line 188 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3256bcd498e216e597d6ac2c4f499e3a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a3256bcd498e216e597d6ac2c4f499e3a}


Definition at line 266 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1b1a9449f7ede479ba4205782775c52c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a1b1a9449f7ede479ba4205782775c52c}


Definition at line 267 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a04b090c638bd1fccd9e9a9bb1675fe6a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET~0}}
\label{a00553_a04b090c638bd1fccd9e9a9bb1675fe6a}


Definition at line 265 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a5f55a3f6928c6373532bf887a3c9fc88}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT~0x00000000}}
\label{a00553_a5f55a3f6928c6373532bf887a3c9fc88}


Definition at line 268 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_adc794ddf159da3dff7b76b8555d8783f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS~0x00000054}}
\label{a00553_adc794ddf159da3dff7b76b8555d8783f}


Definition at line 264 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4e96a3af7407cb3f1bc03dab1bf17b2f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a4e96a3af7407cb3f1bc03dab1bf17b2f}


Definition at line 228 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a40351041f556872478184a23025be5cc}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a40351041f556872478184a23025be5cc}


Definition at line 229 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1e8be9676dc55a821f054b4a31d8fdb3}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET~0}}
\label{a00553_a1e8be9676dc55a821f054b4a31d8fdb3}


Definition at line 227 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9147f771ef88db18ec6530a57b8a6ebb}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT~0xffffff00}}
\label{a00553_a9147f771ef88db18ec6530a57b8a6ebb}


Definition at line 230 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9157f2d5bf47dda85aeae4489ccd9413}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS~0x0000004c}}
\label{a00553_a9157f2d5bf47dda85aeae4489ccd9413}


Definition at line 226 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a13be5e7d2551f134b8b04adc84661fc1}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a13be5e7d2551f134b8b04adc84661fc1}


Definition at line 304 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aae11b01d22ba8a6cfa303a477109a30f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_aae11b01d22ba8a6cfa303a477109a30f}


Definition at line 305 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9238bfe86ea5c7d78cd5d05dfa9e3614}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET~0}}
\label{a00553_a9238bfe86ea5c7d78cd5d05dfa9e3614}


Definition at line 303 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a2505caaad7357a48ac77dd5de8fa8ed5}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT~0xffffff00}}
\label{a00553_a2505caaad7357a48ac77dd5de8fa8ed5}


Definition at line 306 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a91ed478f054519c54c45068600ec5082}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS~0x0000005c}}
\label{a00553_a91ed478f054519c54c45068600ec5082}


Definition at line 302 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_afceee58d349f20e83de943ce7c499f8a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_afceee58d349f20e83de943ce7c499f8a}


Definition at line 171 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a88b9c6f16ae60966127080359af2bc5c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a88b9c6f16ae60966127080359af2bc5c}


Definition at line 172 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad5a6c8b3c6b9e10d116c92c0f46c34e3}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET~0}}
\label{a00553_ad5a6c8b3c6b9e10d116c92c0f46c34e3}


Definition at line 170 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a485095304fde28793269f8d6bcc25ab3}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT~0x00000000}}
\label{a00553_a485095304fde28793269f8d6bcc25ab3}


Definition at line 173 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a39bf966b3adf27c31749ed567c902205}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS~0x00000040}}
\label{a00553_a39bf966b3adf27c31749ed567c902205}


Definition at line 169 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a81181cc80c7b740d27eede83c8c9fc1c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a81181cc80c7b740d27eede83c8c9fc1c}


Definition at line 247 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a2ec216b68ee1434c9bda813aff1aa21c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK~0xFFFFFFFF}}
\label{a00553_a2ec216b68ee1434c9bda813aff1aa21c}


Definition at line 248 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3391b45acbb724d0d2c5c1f1a45a5561}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET~0}}
\label{a00553_a3391b45acbb724d0d2c5c1f1a45a5561}


Definition at line 246 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ae66761a30aba9dd69c19c5e19d08f1d9}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT~0x00000000}}
\label{a00553_ae66761a30aba9dd69c19c5e19d08f1d9}


Definition at line 249 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9ff6a0eff6b8e6203a9a2f8bd7da6ac0}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS@{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS~0x00000050}}
\label{a00553_a9ff6a0eff6b8e6203a9a2f8bd7da6ac0}


Definition at line 245 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab3403b14825d6b6c14a0caaf09107a77}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-0\_\-BITFIELDSIZE@{GPIO\_\-IN\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-IN\_\-0\_\-BITFIELDSIZE@{GPIO\_\-IN\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_ab3403b14825d6b6c14a0caaf09107a77}


Definition at line 66 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad42b97492e9210fb1c26f27ededbc2aa}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-0\_\-BITMASK@{GPIO\_\-IN\_\-0\_\-BITMASK}}
\index{GPIO\_\-IN\_\-0\_\-BITMASK@{GPIO\_\-IN\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_ad42b97492e9210fb1c26f27ededbc2aa}


Definition at line 67 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_afd67af3297bbf6800de85cfcae170347}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-0\_\-BITOFFSET@{GPIO\_\-IN\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-IN\_\-0\_\-BITOFFSET@{GPIO\_\-IN\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-0\_\-BITOFFSET~0}}
\label{a00553_afd67af3297bbf6800de85cfcae170347}


Definition at line 65 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aaec9c64dc9aea77a67388f30149fbde3}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-0\_\-INIT@{GPIO\_\-IN\_\-0\_\-INIT}}
\index{GPIO\_\-IN\_\-0\_\-INIT@{GPIO\_\-IN\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-0\_\-INIT~0x0}}
\label{a00553_aaec9c64dc9aea77a67388f30149fbde3}


Definition at line 68 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4f8fa50ef8d0c72718d5cf595edb3299}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-0\_\-OFFSETADDRESS@{GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-IN\_\-0\_\-OFFSETADDRESS@{GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-IN\_\-0\_\-OFFSETADDRESS}}
\label{a00553_a4f8fa50ef8d0c72718d5cf595edb3299}


Definition at line 64 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3ec09a20201a35c8d628c12e5bf1fc42}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-1\_\-BITFIELDSIZE@{GPIO\_\-IN\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-IN\_\-1\_\-BITFIELDSIZE@{GPIO\_\-IN\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a3ec09a20201a35c8d628c12e5bf1fc42}


Definition at line 123 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aebe6ca53d62f11ec2e44bed4ad0281a5}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-1\_\-BITMASK@{GPIO\_\-IN\_\-1\_\-BITMASK}}
\index{GPIO\_\-IN\_\-1\_\-BITMASK@{GPIO\_\-IN\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_aebe6ca53d62f11ec2e44bed4ad0281a5}


Definition at line 124 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af7f4253fcc9ade6e874ec469cf6d9726}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-1\_\-BITOFFSET@{GPIO\_\-IN\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-IN\_\-1\_\-BITOFFSET@{GPIO\_\-IN\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-1\_\-BITOFFSET~0}}
\label{a00553_af7f4253fcc9ade6e874ec469cf6d9726}


Definition at line 122 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_abce32a9f2c9bfae4fa3bf69ff132414f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-1\_\-INIT@{GPIO\_\-IN\_\-1\_\-INIT}}
\index{GPIO\_\-IN\_\-1\_\-INIT@{GPIO\_\-IN\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-1\_\-INIT~0x0}}
\label{a00553_abce32a9f2c9bfae4fa3bf69ff132414f}


Definition at line 125 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9b13e393460a103b2c968d4e5bfeb75b}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-IN\_\-1\_\-OFFSETADDRESS@{GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-IN\_\-1\_\-OFFSETADDRESS@{GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-IN\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-IN\_\-1\_\-OFFSETADDRESS}}
\label{a00553_a9b13e393460a103b2c968d4e5bfeb75b}


Definition at line 121 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af1c0be2efac66cd3c09ce9e2b994190e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_af1c0be2efac66cd3c09ce9e2b994190e}


Definition at line 370 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad7453c86198e17bbbfd1e2b9add0a5df}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_ad7453c86198e17bbbfd1e2b9add0a5df}


Definition at line 371 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6305fa4a3da8d5ead2db37e3c2d77354}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET~0}}
\label{a00553_a6305fa4a3da8d5ead2db37e3c2d77354}


Definition at line 369 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a78fdf3a88618f2b7f0d4b6007762b5c5}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT~0x0}}
\label{a00553_a78fdf3a88618f2b7f0d4b6007762b5c5}


Definition at line 372 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aaebe7f654a6b50e0bbe759852156fb0a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}}
\label{a00553_aaebe7f654a6b50e0bbe759852156fb0a}


Definition at line 368 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aabfde77063de50e3f8a144302731127f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_aabfde77063de50e3f8a144302731127f}


Definition at line 446 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_acc67ef30486cecf6ec68d97499189ea7}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_acc67ef30486cecf6ec68d97499189ea7}


Definition at line 447 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab6b6aadae3c35d00716c59c4782e208a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET~0}}
\label{a00553_ab6b6aadae3c35d00716c59c4782e208a}


Definition at line 445 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1886b7c12df38aa73c7658f395f666fd}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT~0x0}}
\label{a00553_a1886b7c12df38aa73c7658f395f666fd}


Definition at line 448 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a37367652cee1406169fe8a529b649ab9}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}}
\label{a00553_a37367652cee1406169fe8a529b649ab9}


Definition at line 444 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af9a56b2526a0b97da3bb27283806660d}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_af9a56b2526a0b97da3bb27283806660d}


Definition at line 351 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aeb40c8aadc233e72142d7d7dac048081}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_aeb40c8aadc233e72142d7d7dac048081}


Definition at line 352 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab5a1f255cdf1949c4b01416848784780}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET~0}}
\label{a00553_ab5a1f255cdf1949c4b01416848784780}


Definition at line 350 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3f14b8bce304288ec65a58a5d9d4e576}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-INIT~0x0}}
\label{a00553_a3f14b8bce304288ec65a58a5d9d4e576}


Definition at line 353 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9b7399d3e3517db2b67e8bf228c64b5a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}}
\label{a00553_a9b7399d3e3517db2b67e8bf228c64b5a}


Definition at line 349 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a221a01cdd51922fb2cc424cef10fccb4}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a221a01cdd51922fb2cc424cef10fccb4}


Definition at line 427 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a0f399507b9c6f38bdd406b444f1c0d20}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_a0f399507b9c6f38bdd406b444f1c0d20}


Definition at line 428 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aa7032444629d1f8aef82eb4ec6121dd4}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET~0}}
\label{a00553_aa7032444629d1f8aef82eb4ec6121dd4}


Definition at line 426 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a7cdb47b283bb7fd4b06509f068c50522}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-INIT~0x0}}
\label{a00553_a7cdb47b283bb7fd4b06509f068c50522}


Definition at line 429 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a38b0159956710772771911587158daf6}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}}
\label{a00553_a38b0159956710772771911587158daf6}


Definition at line 425 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_abaf1914f4e7d6844363dabd3b2eec583}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_abaf1914f4e7d6844363dabd3b2eec583}


Definition at line 389 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a92a73319f5c137226c905d856d9b80b6}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_a92a73319f5c137226c905d856d9b80b6}


Definition at line 390 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab2624703140e9bfbf87e57cf08af8bbe}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET~0}}
\label{a00553_ab2624703140e9bfbf87e57cf08af8bbe}


Definition at line 388 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a66e2d68e58d565b73d2c7f1a8e1e63fd}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-INIT~0xffffff00}}
\label{a00553_a66e2d68e58d565b73d2c7f1a8e1e63fd}


Definition at line 391 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aa05177828bd3ef0b759efe33ac9dda07}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}}
\label{a00553_aa05177828bd3ef0b759efe33ac9dda07}


Definition at line 387 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad35f8dc7a486aa353b447944ef879cc1}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_ad35f8dc7a486aa353b447944ef879cc1}


Definition at line 465 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af2fcebb2a713369ccd1f58b5a3b2b4c0}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_af2fcebb2a713369ccd1f58b5a3b2b4c0}


Definition at line 466 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aef8351cdc50aa4551573e7018c0866d9}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET~0}}
\label{a00553_aef8351cdc50aa4551573e7018c0866d9}


Definition at line 464 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a7939fe65199eeb32c2fd290c35373805}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-INIT~0xffffff00}}
\label{a00553_a7939fe65199eeb32c2fd290c35373805}


Definition at line 467 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac7bc4766321c7ff815fa0362c0a3a7e5}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}}
\label{a00553_ac7bc4766321c7ff815fa0362c0a3a7e5}


Definition at line 463 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a587fceaecf1408cb583f600f48dff328}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a587fceaecf1408cb583f600f48dff328}


Definition at line 332 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac051a5245cdb6df38b94e7ac5214e27f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_ac051a5245cdb6df38b94e7ac5214e27f}


Definition at line 333 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac628da2d9ee14e23d241ac03535db1e4}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET~0}}
\label{a00553_ac628da2d9ee14e23d241ac03535db1e4}


Definition at line 331 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a7f1c64eb058b6707591292a43a24bf61}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-INIT~0x0}}
\label{a00553_a7f1c64eb058b6707591292a43a24bf61}


Definition at line 334 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a153e7b3349229d897f3e6a90ae6bd45f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}}
\label{a00553_a153e7b3349229d897f3e6a90ae6bd45f}


Definition at line 330 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6ef061e76271ef86e04294d948ddec19}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a6ef061e76271ef86e04294d948ddec19}


Definition at line 408 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_acc88b7f302144af7604ed27bfe1c4ce8}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_acc88b7f302144af7604ed27bfe1c4ce8}


Definition at line 409 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3c16a77dc16cc958c15824fb5d397b96}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET~0}}
\label{a00553_a3c16a77dc16cc958c15824fb5d397b96}


Definition at line 407 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a92db188dcc84c9bdd5b3e714ed400534}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-INIT~0x0}}
\label{a00553_a92db188dcc84c9bdd5b3e714ed400534}


Definition at line 410 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a39c1c6d0efbbb357927e7ad545d6dc0a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS@{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-NE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}}
\label{a00553_a39c1c6d0efbbb357927e7ad545d6dc0a}


Definition at line 406 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_abb7a74dace657e8dd101fe97862c7f4f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE@{GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE@{GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_abb7a74dace657e8dd101fe97862c7f4f}


Definition at line 85 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ae60a1818bb592695efc8e44d8579c0fa}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-0\_\-BITMASK@{GPIO\_\-OUT\_\-0\_\-BITMASK}}
\index{GPIO\_\-OUT\_\-0\_\-BITMASK@{GPIO\_\-OUT\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_ae60a1818bb592695efc8e44d8579c0fa}


Definition at line 86 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af9f8890b4ceaa59b29fc6fa7d6d3ddcd}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-0\_\-BITOFFSET@{GPIO\_\-OUT\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-OUT\_\-0\_\-BITOFFSET@{GPIO\_\-OUT\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-0\_\-BITOFFSET~0}}
\label{a00553_af9f8890b4ceaa59b29fc6fa7d6d3ddcd}


Definition at line 84 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_add2b0785b1679fc5f3f05cfee3c6731f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-0\_\-INIT@{GPIO\_\-OUT\_\-0\_\-INIT}}
\index{GPIO\_\-OUT\_\-0\_\-INIT@{GPIO\_\-OUT\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-0\_\-INIT~0x0}}
\label{a00553_add2b0785b1679fc5f3f05cfee3c6731f}


Definition at line 87 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ae3b65876b30e8519e5bf10fd352fe39c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS@{GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS@{GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-OUT\_\-0\_\-OFFSETADDRESS}}
\label{a00553_ae3b65876b30e8519e5bf10fd352fe39c}


Definition at line 83 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_adc47237e815b1afcbc277184063c7537}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE@{GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE@{GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_adc47237e815b1afcbc277184063c7537}


Definition at line 142 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aaed59b7cfbeab5dc70b74f345d1dece1}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-1\_\-BITMASK@{GPIO\_\-OUT\_\-1\_\-BITMASK}}
\index{GPIO\_\-OUT\_\-1\_\-BITMASK@{GPIO\_\-OUT\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_aaed59b7cfbeab5dc70b74f345d1dece1}


Definition at line 143 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a69e8921d792180ea973d2595554e24c3}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-1\_\-BITOFFSET@{GPIO\_\-OUT\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-OUT\_\-1\_\-BITOFFSET@{GPIO\_\-OUT\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-1\_\-BITOFFSET~0}}
\label{a00553_a69e8921d792180ea973d2595554e24c3}


Definition at line 141 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a123f41f6c9f3350f1a4cda6ab71e636f}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-1\_\-INIT@{GPIO\_\-OUT\_\-1\_\-INIT}}
\index{GPIO\_\-OUT\_\-1\_\-INIT@{GPIO\_\-OUT\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-1\_\-INIT~0x0}}
\label{a00553_a123f41f6c9f3350f1a4cda6ab71e636f}


Definition at line 144 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a839b7038c8d6cd465427d79a539b8813}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS@{GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS@{GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-OUT\_\-1\_\-OFFSETADDRESS}}
\label{a00553_a839b7038c8d6cd465427d79a539b8813}


Definition at line 140 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4ac6e20dd0a129f61297428c6c927222}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a4ac6e20dd0a129f61297428c6c927222}


Definition at line 218 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a22c7fca1e199d55d5dd87e368bc64a80}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_a22c7fca1e199d55d5dd87e368bc64a80}


Definition at line 219 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a2e8a8a33e6d9f1f2e9fec575e4bba0f7}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-BITOFFSET~0}}
\label{a00553_a2e8a8a33e6d9f1f2e9fec575e4bba0f7}


Definition at line 217 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a157ca7bf58e28c816e92f3bb01b5f8e2}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-INIT~0x0}}
\label{a00553_a157ca7bf58e28c816e92f3bb01b5f8e2}


Definition at line 220 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a798229bf4e5ea0cc5f2be262d2c382d0}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-0\_\-OFFSETADDRESS}}
\label{a00553_a798229bf4e5ea0cc5f2be262d2c382d0}


Definition at line 216 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4ef88afb07d342cc9ceb9aa187bae9e8}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a4ef88afb07d342cc9ceb9aa187bae9e8}


Definition at line 294 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6bb5e60f4a3aacd7ab2181102dec6997}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_a6bb5e60f4a3aacd7ab2181102dec6997}


Definition at line 295 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a4d9d65388ac6dca568cc65dbdc919561}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-BITOFFSET~0}}
\label{a00553_a4d9d65388ac6dca568cc65dbdc919561}


Definition at line 293 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3a8ceb6ffb06ee645f5ebb703266b4ee}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-INIT~0x0}}
\label{a00553_a3a8ceb6ffb06ee645f5ebb703266b4ee}


Definition at line 296 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1f4f08245993fc02ffa415fd66fb89f0}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-CLEAR\_\-1\_\-OFFSETADDRESS}}
\label{a00553_a1f4f08245993fc02ffa415fd66fb89f0}


Definition at line 292 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a047244cd105b83bde9dca6aac82affd0}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a047244cd105b83bde9dca6aac82affd0}


Definition at line 199 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a373a1427cbf45a35dd477bd02b5e6b2d}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_a373a1427cbf45a35dd477bd02b5e6b2d}


Definition at line 200 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a31e38bac8f8f3fa995cd2cbc34c90b69}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-BITOFFSET~0}}
\label{a00553_a31e38bac8f8f3fa995cd2cbc34c90b69}


Definition at line 198 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a1513fe6c91c99038f24c3f1dfc9cfdfb}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-INIT~0x0}}
\label{a00553_a1513fe6c91c99038f24c3f1dfc9cfdfb}


Definition at line 201 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a302ed20e22ea0c3c71cf39fa8a42d20a}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-0\_\-OFFSETADDRESS}}
\label{a00553_a302ed20e22ea0c3c71cf39fa8a42d20a}


Definition at line 197 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3d2d7199731ad92510b5195bef723b3c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a3d2d7199731ad92510b5195bef723b3c}


Definition at line 275 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a38ea656f3ec9c1b30dff894e743f61c6}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_a38ea656f3ec9c1b30dff894e743f61c6}


Definition at line 276 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a166ec5586a43d23b589a2fd619e5ad89}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-BITOFFSET~0}}
\label{a00553_a166ec5586a43d23b589a2fd619e5ad89}


Definition at line 274 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a404dc7d0a80db62f1dcb92b514b9ac14}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-INIT~0x0}}
\label{a00553_a404dc7d0a80db62f1dcb92b514b9ac14}


Definition at line 277 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad428b4d2b8775c00bf11e056827d1121}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-MASK\_\-1\_\-OFFSETADDRESS}}
\label{a00553_ad428b4d2b8775c00bf11e056827d1121}


Definition at line 273 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a143db6ce2d7512dccbf4758e0f7def9d}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_a143db6ce2d7512dccbf4758e0f7def9d}


Definition at line 237 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad3ac59b4df23b8f1d42aaeb41cd82ef2}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_ad3ac59b4df23b8f1d42aaeb41cd82ef2}


Definition at line 238 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ad5ba0d946b7a6cf2e79abae9ef29823e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-BITOFFSET~0}}
\label{a00553_ad5ba0d946b7a6cf2e79abae9ef29823e}


Definition at line 236 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a416057891f53f43db6936aa7fb491619}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-INIT~0xffffff00}}
\label{a00553_a416057891f53f43db6936aa7fb491619}


Definition at line 239 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a67d47283d969b2660f85e7921aa9d965}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-0\_\-OFFSETADDRESS}}
\label{a00553_a67d47283d969b2660f85e7921aa9d965}


Definition at line 235 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a14d473ede0cf6f64ee16e8b599e7d762}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a14d473ede0cf6f64ee16e8b599e7d762}


Definition at line 313 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab05f7bea51e2c9a4e3e08a950cb9ff3c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_ab05f7bea51e2c9a4e3e08a950cb9ff3c}


Definition at line 314 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a6905312d07f06265d0c2a7958aca48f5}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-BITOFFSET~0}}
\label{a00553_a6905312d07f06265d0c2a7958aca48f5}


Definition at line 312 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_af4951598d2b781848c6086644d6b1b69}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-INIT~0xffffff00}}
\label{a00553_af4951598d2b781848c6086644d6b1b69}


Definition at line 315 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ab812fccd256b5ef67616add304a233c9}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-SET\_\-1\_\-OFFSETADDRESS}}
\label{a00553_ab812fccd256b5ef67616add304a233c9}


Definition at line 311 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac3568f0723d9dbca4df536464965a4a0}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITFIELDSIZE~32}}
\label{a00553_ac3568f0723d9dbca4df536464965a4a0}


Definition at line 180 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a3b06196eda50f22c33c86b947a22bc24}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITMASK~0xffffffff}}
\label{a00553_a3b06196eda50f22c33c86b947a22bc24}


Definition at line 181 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ac0ff35a461c6d456c63ce6d48ae1d063}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-BITOFFSET~0}}
\label{a00553_ac0ff35a461c6d456c63ce6d48ae1d063}


Definition at line 179 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_adfb161c2dbec481b5c25b1d67fd6cf9c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-INIT~0x0}}
\label{a00553_adfb161c2dbec481b5c25b1d67fd6cf9c}


Definition at line 182 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ae7f2c14a3ec9beda59acf0bd4b434b2e}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-0\_\-OFFSETADDRESS}}
\label{a00553_ae7f2c14a3ec9beda59acf0bd4b434b2e}


Definition at line 178 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a9bac46b44889c0492a1046951eb8b4a1}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITFIELDSIZE~32}}
\label{a00553_a9bac46b44889c0492a1046951eb8b4a1}


Definition at line 256 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_ade3ee9807f4d54b11d505979fe3ca0fc}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITMASK~0xffffffff}}
\label{a00553_ade3ee9807f4d54b11d505979fe3ca0fc}


Definition at line 257 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_a293f291b2a382333575318983a19d42c}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-BITOFFSET~0}}
\label{a00553_a293f291b2a382333575318983a19d42c}


Definition at line 255 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_afb1716b5d0f39e27a9058d9fcb57f29d}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-INIT~0x0}}
\label{a00553_afb1716b5d0f39e27a9058d9fcb57f29d}


Definition at line 258 of file gsn\_\-reg\_\-gpio\_\-op.h.

\hypertarget{a00553_aaed2d517a76c6fc383465e824207dfa5}{
\index{gsn\_\-reg\_\-gpio\_\-op.h@{gsn\_\-reg\_\-gpio\_\-op.h}!GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}}
\index{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS@{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}!gsn_reg_gpio_op.h@{gsn\_\-reg\_\-gpio\_\-op.h}}
\subsubsection[{GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS~GPIO\_\-GPIO\_\-PE\_\-IRQ\_\-STATUS\_\-1\_\-OFFSETADDRESS}}
\label{a00553_aaed2d517a76c6fc383465e824207dfa5}


Definition at line 254 of file gsn\_\-reg\_\-gpio\_\-op.h.

