<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>MarsZX2_hwclock_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">MarsZX2_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">MarsZX2_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>timer_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pps_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pps_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PPS_IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PPS_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>hwclock_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Apr 23 19:57:28 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:863001a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:863001a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>MarsZX2_hwclock_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Apr 23 19:57:28 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:863001a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>hwclock_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Apr 23 19:57:28 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5ac30896</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>MarsZX2_hwclock_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Apr 23 19:57:28 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5ac30896</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Apr 23 19:57:33 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:863001a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pps_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>timer_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pps_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ts</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f14f/hdl/hwclock_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f14f/hdl/hwclock_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/MarsZX2_hwclock_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f14f/hdl/hwclock_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f14f/hdl/hwclock_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/MarsZX2_hwclock_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>MarsZX2_hwclock_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MarsZX2_hwclock_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MarsZX2_hwclock_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MarsZX2_hwclock_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MarsZX2_hwclock_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">MarsZX2_hwclock_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>hwclock_v1.0</xilinx:displayName>
      <xilinx:coreRevision>18</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a72664_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb5d83f_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7c3b81_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1bd7ef_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24938af2_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab62494_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be9f6eb_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271e8af5_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36588804_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5f91b4_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c92674e_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8dd3a3_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa6ad71_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ade0ec_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716f5e95_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ae8f81_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80e9478_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fa115f_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348dde5b_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb99f87_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d5411f_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc86f43_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c578667_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db6b37f_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f27cc59_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@836254c_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e610164_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27527bb5_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6161c0cf_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edabc97_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbacd81_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d7d41f_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e27bc00_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b92d0cc_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5365e4ce_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412a514c_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f20773_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdf16e5_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebc9739_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7ebc9b_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5252e88e_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fdf800_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd49100_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48168c46_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9ade20_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d74e96_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d35d90_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b760ec_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8f6ff7_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d1d4f2_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740ae5b0_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a1c0ec_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a23f195_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d14aec_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d176ec2_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9bd0af_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180247d7_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737c1ed9_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ddb0bfa_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464fe27a_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ead62da_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee463b9_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35921c1c_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3b8a11_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342f5d4d_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74953fb8_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770f381_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf95d2_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1418b7a4_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e92f10d_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390ba8d8_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fff4280_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4ac44d_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e4c399_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2595c162_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260a5b13_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebc2726_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1273cd7a_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619895fc_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ededb8_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b944988_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4184f647_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf26a12_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7faa5b_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561779dc_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b739578_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1bff6b_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f5aa5_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611a2ab9_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300694fe_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b18444_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cceeea_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c03731c_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768fa8d0_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215a2821_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44dce797_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e07460_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29fc101c_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648ab3b9_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7154ee20_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2858be_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678184db_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fa5597_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc530f8_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4787328f_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca6f855_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732ed79b_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2edc40_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fce984_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d789654_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6480cdbd_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63985afb_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745054bf_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9025da_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c042672_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4945d0fa_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50eaa5b9_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280058d8_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2fc53b_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bed3a1_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7641cdaa_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eaf60c5_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7492cf11_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f28975_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7807d5_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abf485_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7adc2d_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dae0935_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3c3e91_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5b891_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0abd2a_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621c7856_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c129789_ARCHIVE_LOCATION">/home/javier/prj/Generic/EBAZ4205/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1affcf9f_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c8f12f_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767c5ede_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4910e607_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cec018d_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44baa04a_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5608f9af_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d29e7fc_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c3cf87_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266cdae0_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db6dcd0_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c35ea7e_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7610a5c9_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98531a_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176b63b8_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f4f0f9_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2426b36e_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44abdb2c_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285358fc_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a432c7_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eec3566_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd2c22f_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e987c6d_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704023a8_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207e77cf_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cc2cbb_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eaf6bd9_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b78478_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2afe83_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362e5830_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb40ebb_ARCHIVE_LOCATION">/home/javier/prj/H2004/Firmware/H2004-ACS/PL3153/PL3153/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f55c092_ARCHIVE_LOCATION">/home/javier/prj/H2003/Firmware/H2003-MCS/PL3155/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274622e2_ARCHIVE_LOCATION">/home/javier/prj/H2003/Firmware/H2003-MCS/PL3155/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee25923_ARCHIVE_LOCATION">/home/javier/prj/H2003/Firmware/H2003-MCS/PL3155/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7cebc7_ARCHIVE_LOCATION">/home/javier/prj/H2003/Firmware/H2003-MCS/PL3155/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d76fc8_ARCHIVE_LOCATION">/home/javier/prj/H2003/Firmware/H2003-MCS/PL3155/ip_repo/hwclock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1632834_ARCHIVE_LOCATION">/home/javier/prj/H2003/Firmware/H2003-MCS/PL3155/ip_repo/hwclock_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IRQ.PortWidth" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PPS_IRQ.PortWidth" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2099ecca"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="66adae3b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="52ee8607"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2f2ffb00"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
