$date
	Sun Oct 23 08:25:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#927048
b1111 !
1"
#927050
b1111 &
b1111 %
1$
#927051
0"
#927054
b101110 &
b101110 %
#927058
b10111 &
b10111 %
#927062
b1000110 &
b1000110 %
#927066
b100011 &
b100011 %
#927070
b1101010 &
b1101010 %
#927074
b110101 &
b110101 %
#927078
b10100000 &
b10100000 %
#927082
b1010000 &
b1010000 %
#927086
b101000 &
b101000 %
#927090
b10100 &
b10100 %
#927094
b1010 &
b1010 %
#927098
b101 &
b101 %
#927102
b10000 &
b10000 %
#927106
b1000 &
b1000 %
#927110
b100 &
b100 %
#927114
b10 &
b10 %
#927118
b1 &
1#
b1 %
#927122
b0 &
b0 %
0#
0$
#1880814
b11 &
b11 %
1$
b11 !
1"
#1880815
0"
#1880818
b1010 &
b1010 %
#1880822
b101 &
b101 %
#1880826
b10000 &
b10000 %
#1880830
b1000 &
b1000 %
#1880834
b100 &
b100 %
#1880838
b10 &
b10 %
#1880842
b1 &
b1 %
1#
#1880846
b0 &
0#
b0 %
0$
#2842726
b10100 &
b10100 %
1$
b10100 !
1"
#2842727
0"
#2842730
b1010 &
b1010 %
#2842734
b101 &
b101 %
#2842738
b10000 &
b10000 %
#2842742
b1000 &
b1000 %
#2842746
b100 &
b100 %
#2842750
b10 &
b10 %
#2842754
b1 &
b1 %
1#
#2842758
b0 &
0#
b0 %
0$
#4500012
