Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Apr 17 13:56:48 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (146)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (146)
---------------------------------
 There are 138 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 8 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.285   -20593.330                  12640                67752        0.054        0.000                      0                67752        0.264        0.000                       0                  9470  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -33.285   -20593.330                  12640                67737        0.054        0.000                      0                67737        0.264        0.000                       0                  9466  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.914        0.000                      0                   15        0.340        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :        12640  Failing Endpoints,  Worst Slack      -33.285ns,  Total Violation   -20593.330ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.285ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.852ns  (logic 23.064ns (60.933%)  route 14.788ns (39.067%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.437    35.140    adjustable_clock/clear
    SLICE_X22Y206        FDRE                                         r  adjustable_clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.291     2.610    adjustable_clock/CLK_OUT1
    SLICE_X22Y206        FDRE                                         r  adjustable_clock/counter_reg[4]/C
                         clock pessimism             -0.460     2.150    
                         clock uncertainty           -0.067     2.083    
    SLICE_X22Y206        FDRE (Setup_fdre_C_R)       -0.228     1.855    adjustable_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          1.855    
                         arrival time                         -35.140    
  -------------------------------------------------------------------
                         slack                                -33.285    

Slack (VIOLATED) :        -33.285ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.852ns  (logic 23.064ns (60.933%)  route 14.788ns (39.067%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.437    35.140    adjustable_clock/clear
    SLICE_X22Y206        FDRE                                         r  adjustable_clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.291     2.610    adjustable_clock/CLK_OUT1
    SLICE_X22Y206        FDRE                                         r  adjustable_clock/counter_reg[5]/C
                         clock pessimism             -0.460     2.150    
                         clock uncertainty           -0.067     2.083    
    SLICE_X22Y206        FDRE (Setup_fdre_C_R)       -0.228     1.855    adjustable_clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          1.855    
                         arrival time                         -35.140    
  -------------------------------------------------------------------
                         slack                                -33.285    

Slack (VIOLATED) :        -33.285ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.852ns  (logic 23.064ns (60.933%)  route 14.788ns (39.067%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.437    35.140    adjustable_clock/clear
    SLICE_X22Y206        FDRE                                         r  adjustable_clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.291     2.610    adjustable_clock/CLK_OUT1
    SLICE_X22Y206        FDRE                                         r  adjustable_clock/counter_reg[6]/C
                         clock pessimism             -0.460     2.150    
                         clock uncertainty           -0.067     2.083    
    SLICE_X22Y206        FDRE (Setup_fdre_C_R)       -0.228     1.855    adjustable_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.855    
                         arrival time                         -35.140    
  -------------------------------------------------------------------
                         slack                                -33.285    

Slack (VIOLATED) :        -33.285ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.852ns  (logic 23.064ns (60.933%)  route 14.788ns (39.067%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.437    35.140    adjustable_clock/clear
    SLICE_X22Y206        FDRE                                         r  adjustable_clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.291     2.610    adjustable_clock/CLK_OUT1
    SLICE_X22Y206        FDRE                                         r  adjustable_clock/counter_reg[7]/C
                         clock pessimism             -0.460     2.150    
                         clock uncertainty           -0.067     2.083    
    SLICE_X22Y206        FDRE (Setup_fdre_C_R)       -0.228     1.855    adjustable_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          1.855    
                         arrival time                         -35.140    
  -------------------------------------------------------------------
                         slack                                -33.285    

Slack (VIOLATED) :        -33.244ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.784ns  (logic 23.064ns (61.041%)  route 14.720ns (38.959%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.370    35.073    adjustable_clock/clear
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.290     2.609    adjustable_clock/CLK_OUT1
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[0]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X25Y208        FDRE (Setup_fdre_C_R)       -0.253     1.829    adjustable_clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          1.829    
                         arrival time                         -35.073    
  -------------------------------------------------------------------
                         slack                                -33.244    

Slack (VIOLATED) :        -33.244ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.784ns  (logic 23.064ns (61.041%)  route 14.720ns (38.959%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.370    35.073    adjustable_clock/clear
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.290     2.609    adjustable_clock/CLK_OUT1
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X25Y208        FDRE (Setup_fdre_C_R)       -0.253     1.829    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          1.829    
                         arrival time                         -35.073    
  -------------------------------------------------------------------
                         slack                                -33.244    

Slack (VIOLATED) :        -33.244ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.784ns  (logic 23.064ns (61.041%)  route 14.720ns (38.959%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.370    35.073    adjustable_clock/clear
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.290     2.609    adjustable_clock/CLK_OUT1
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X25Y208        FDRE (Setup_fdre_C_R)       -0.253     1.829    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.829    
                         arrival time                         -35.073    
  -------------------------------------------------------------------
                         slack                                -33.244    

Slack (VIOLATED) :        -33.244ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.784ns  (logic 23.064ns (61.041%)  route 14.720ns (38.959%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.370    35.073    adjustable_clock/clear
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.290     2.609    adjustable_clock/CLK_OUT1
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[18]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X25Y208        FDRE (Setup_fdre_C_R)       -0.253     1.829    adjustable_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          1.829    
                         arrival time                         -35.073    
  -------------------------------------------------------------------
                         slack                                -33.244    

Slack (VIOLATED) :        -33.244ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.784ns  (logic 23.064ns (61.041%)  route 14.720ns (38.959%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.370    35.073    adjustable_clock/clear
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.290     2.609    adjustable_clock/CLK_OUT1
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[19]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X25Y208        FDRE (Setup_fdre_C_R)       -0.253     1.829    adjustable_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.829    
                         arrival time                         -35.073    
  -------------------------------------------------------------------
                         slack                                -33.244    

Slack (VIOLATED) :        -33.244ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.784ns  (logic 23.064ns (61.041%)  route 14.720ns (38.959%))
  Logic Levels:           202  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=15 LUT3=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.429    -2.712    clk
    SLICE_X23Y178        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.223    -2.489 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.229    -2.260    adjustable_clock/divisor[13]
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.477 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.562     1.039    adjustable_clock/counter3_n_104
    SLICE_X22Y179        LUT1 (Prop_lut1_I0_O)        0.043     1.082 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.082    adjustable_clock/clk_out_i_577_n_0
    SLICE_X22Y179        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.338 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.338    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X22Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.392 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.392    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X22Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.446 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.446    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X22Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.500 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.500    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X22Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.554 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.554    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X22Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.608 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.685     2.293    adjustable_clock/counter2[24]
    SLICE_X21Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.336 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.336    adjustable_clock/clk_out_i_691_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.603 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.656 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.656    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.709 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.709    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X21Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.762 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.762    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X21Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.815 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.815    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.868 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.868    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.007 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.541     3.548    adjustable_clock/counter2[23]
    SLICE_X23Y180        LUT2 (Prop_lut2_I1_O)        0.131     3.679 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.679    adjustable_clock/clk_out_i_698_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.946 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.946    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.999 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X23Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.052 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.052    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X23Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.105 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X23Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.158 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.158    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X23Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.211 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.211    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.350 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452     4.802    adjustable_clock/counter2[22]
    SLICE_X26Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.187 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.187    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X26Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.241 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.241    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X26Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.295 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.295    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X26Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.349 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.349    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X26Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.403 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.403    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X26Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.457 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.457    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X26Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.590 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.491     6.082    adjustable_clock/counter2[21]
    SLICE_X25Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.454 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.454    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X25Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.507 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.507    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X25Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.560 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.560    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X25Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.613 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.613    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X25Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.666 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.666    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X25Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.719 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.719    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X25Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.858 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.473     7.330    adjustable_clock/counter2[20]
    SLICE_X24Y183        LUT2 (Prop_lut2_I1_O)        0.131     7.461 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_i_702_n_0
    SLICE_X24Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.717 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.717    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X24Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.771 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.771    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X24Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.825 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.825    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X24Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.879 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.879    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X24Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.933 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.933    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.987    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.120 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.484     8.605    adjustable_clock/counter2[19]
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.128     8.733 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.733    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y186        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.989 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.989    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.043 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.043    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.097 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.097    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.151 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.151    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.205 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.205    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.259 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.259    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.392 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.539     9.930    adjustable_clock/counter2[18]
    SLICE_X23Y187        LUT2 (Prop_lut2_I1_O)        0.128    10.058 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.058    adjustable_clock/clk_out_i_709_n_0
    SLICE_X23Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.325 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.325    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X23Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.378    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X23Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.431    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X23Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.484    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X23Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.537 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.537    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X23Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.590 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.590    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X23Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.729 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.576    11.306    adjustable_clock/counter2[17]
    SLICE_X25Y187        LUT3 (Prop_lut3_I0_O)        0.131    11.437 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.437    adjustable_clock/clk_out_i_758_n_0
    SLICE_X25Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X25Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X25Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X25Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X25Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X25Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X25Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.588    12.622    adjustable_clock/counter2[16]
    SLICE_X26Y187        LUT3 (Prop_lut3_I0_O)        0.131    12.753 r  adjustable_clock/clk_out_i_652/O
                         net (fo=1, routed)           0.000    12.753    adjustable_clock/clk_out_i_652_n_0
    SLICE_X26Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.009 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X26Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.063 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.063    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X26Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.117 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.117    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X26Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.171 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.171    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X26Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.225 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.225    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X26Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.358 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.512    13.870    adjustable_clock/counter2[15]
    SLICE_X27Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    14.242 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.242    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X27Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.295 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.295    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X27Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.348 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.348    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.401 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.401    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X27Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.454 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.454    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X27Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.507 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.507    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X27Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.646 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.569    15.215    adjustable_clock/counter2[14]
    SLICE_X28Y188        LUT2 (Prop_lut2_I1_O)        0.131    15.346 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.346    adjustable_clock/clk_out_i_763_n_0
    SLICE_X28Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.602 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.602    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X28Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.656 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.656    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X28Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.710 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.710    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X28Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.764 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.764    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X28Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.818 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.818    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X28Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.872 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.872    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X28Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.005 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.448    16.453    adjustable_clock/counter2[13]
    SLICE_X24Y192        LUT2 (Prop_lut2_I1_O)        0.128    16.581 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.581    adjustable_clock/clk_out_i_774_n_0
    SLICE_X24Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.837 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.837    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X24Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.891 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.891    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X24Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.945 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.945    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X24Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.999 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.999    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X24Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.053 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.053    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X24Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.107 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.107    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X24Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.240 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.511    17.752    adjustable_clock/counter2[12]
    SLICE_X26Y193        LUT2 (Prop_lut2_I1_O)        0.128    17.880 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    17.880    adjustable_clock/clk_out_i_770_n_0
    SLICE_X26Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.136 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.136    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X26Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.190 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.190    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X26Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.244 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.244    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X26Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.298 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.298    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X26Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.352 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.352    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X26Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.406 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.406    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X26Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.539 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.580    19.119    adjustable_clock/counter2[11]
    SLICE_X25Y194        LUT3 (Prop_lut3_I0_O)        0.128    19.247 r  adjustable_clock/clk_out_i_780/O
                         net (fo=1, routed)           0.000    19.247    adjustable_clock/clk_out_i_780_n_0
    SLICE_X25Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.442 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.442    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X25Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.495 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.495    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X25Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.548 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.548    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X25Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.601 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.601    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X25Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.654 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.654    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X25Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.707 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    19.708    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X25Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.847 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.343    adjustable_clock/counter2[10]
    SLICE_X27Y194        LUT2 (Prop_lut2_I1_O)        0.131    20.474 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.474    adjustable_clock/clk_out_i_778_n_0
    SLICE_X27Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.741 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.741    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X27Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.794 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.794    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X27Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.847 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.847    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X27Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.900 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.900    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X27Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.953    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X27Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.006 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.001    21.007    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.146 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.420    21.565    adjustable_clock/counter2[9]
    SLICE_X29Y198        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    21.940 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.940    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X29Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.993 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.001    21.994    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X29Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.047 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.047    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X29Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.100 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.100    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X29Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.153 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X29Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.206 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.206    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X29Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.345 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.483    22.828    adjustable_clock/counter2[8]
    SLICE_X28Y201        LUT2 (Prop_lut2_I1_O)        0.131    22.959 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.959    adjustable_clock/clk_out_i_785_n_0
    SLICE_X28Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.215 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.215    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X28Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.269 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.269    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.323 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.323    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.377 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X28Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.431 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.431    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.485 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.485    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.618 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.513    24.131    adjustable_clock/counter2[7]
    SLICE_X27Y201        LUT2 (Prop_lut2_I1_O)        0.128    24.259 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.259    adjustable_clock/clk_out_i_796_n_0
    SLICE_X27Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.526 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X27Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X27Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X27Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X27Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.738 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.738    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X27Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.791 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.791    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X27Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.930 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.613    25.543    adjustable_clock/counter2[6]
    SLICE_X26Y201        LUT3 (Prop_lut3_I0_O)        0.131    25.674 r  adjustable_clock/clk_out_i_728/O
                         net (fo=1, routed)           0.000    25.674    adjustable_clock/clk_out_i_728_n_0
    SLICE_X26Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.930 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.930    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X26Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.984 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.984    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.038    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.092    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X26Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.146    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.279 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.772    adjustable_clock/counter2[5]
    SLICE_X25Y201        LUT2 (Prop_lut2_I1_O)        0.128    26.900 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.900    adjustable_clock/clk_out_i_804_n_0
    SLICE_X25Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.167 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.167    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X25Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.220 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.220    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.273 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.273    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.326 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.326    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.379 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.379    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.432 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.432    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.571 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.628    28.200    adjustable_clock/counter2[4]
    SLICE_X24Y201        LUT2 (Prop_lut2_I1_O)        0.131    28.331 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.331    adjustable_clock/clk_out_i_800_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.587 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.587    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.641 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.641    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.695 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.695    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.749 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.749    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X24Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.803 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.803    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X24Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.857 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.857    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.990 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.623    29.612    adjustable_clock/counter2[3]
    SLICE_X23Y198        LUT2 (Prop_lut2_I1_O)        0.128    29.740 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.740    adjustable_clock/clk_out_i_812_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.007 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.007    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.060 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.001    30.061    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.114 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.114    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X23Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.167 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.167    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.220 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.220    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.273 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.273    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.412 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.504    30.916    adjustable_clock/counter2[2]
    SLICE_X22Y197        LUT2 (Prop_lut2_I1_O)        0.131    31.047 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.047    adjustable_clock/clk_out_i_808_n_0
    SLICE_X22Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.303 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.303    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X22Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.357 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.357    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X22Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.411 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.001    31.412    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X22Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.707 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.569    32.276    adjustable_clock/counter2[1]
    SLICE_X21Y197        LUT3 (Prop_lut3_I0_O)        0.128    32.404 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.404    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.597 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.597    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.650 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.650    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.703 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.001    32.704    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.757 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.193    adjustable_clock/counter2[0]
    SLICE_X21Y203        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.480 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.480    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.533 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.533    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X21Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.586 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.586    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X21Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.639 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.639    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X21Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.692 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.692    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X21Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.745 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.745    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X21Y209        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.884 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.431    34.316    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X22Y208        LUT3 (Prop_lut3_I2_O)        0.131    34.447 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.447    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X22Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.703 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.370    35.073    adjustable_clock/clear
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.290     2.609    adjustable_clock/CLK_OUT1
    SLICE_X25Y208        FDRE                                         r  adjustable_clock/counter_reg[1]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X25Y208        FDRE (Setup_fdre_C_R)       -0.253     1.829    adjustable_clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          1.829    
                         arrival time                         -35.073    
  -------------------------------------------------------------------
                         slack                                -33.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.332%)  route 0.175ns (63.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.661    -0.650    signalgen/CLK_OUT1
    SLICE_X35Y209        FDRE                                         r  signalgen/uart_data_count_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y209        FDRE (Prop_fdre_C_Q)         0.100    -0.550 r  signalgen/uart_data_count_reg[4]_rep__7/Q
                         net (fo=605, routed)         0.175    -0.374    signalgen/r_memory_Q_2_reg_4800_4863_0_2/ADDRD4
    SLICE_X32Y209        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.870    -0.768    signalgen/r_memory_Q_2_reg_4800_4863_0_2/WCLK
    SLICE_X32Y209        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMA/CLK
                         clock pessimism              0.154    -0.614    
    SLICE_X32Y209        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185    -0.429    signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.332%)  route 0.175ns (63.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.661    -0.650    signalgen/CLK_OUT1
    SLICE_X35Y209        FDRE                                         r  signalgen/uart_data_count_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y209        FDRE (Prop_fdre_C_Q)         0.100    -0.550 r  signalgen/uart_data_count_reg[4]_rep__7/Q
                         net (fo=605, routed)         0.175    -0.374    signalgen/r_memory_Q_2_reg_4800_4863_0_2/ADDRD4
    SLICE_X32Y209        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.870    -0.768    signalgen/r_memory_Q_2_reg_4800_4863_0_2/WCLK
    SLICE_X32Y209        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMB/CLK
                         clock pessimism              0.154    -0.614    
    SLICE_X32Y209        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185    -0.429    signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.332%)  route 0.175ns (63.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.661    -0.650    signalgen/CLK_OUT1
    SLICE_X35Y209        FDRE                                         r  signalgen/uart_data_count_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y209        FDRE (Prop_fdre_C_Q)         0.100    -0.550 r  signalgen/uart_data_count_reg[4]_rep__7/Q
                         net (fo=605, routed)         0.175    -0.374    signalgen/r_memory_Q_2_reg_4800_4863_0_2/ADDRD4
    SLICE_X32Y209        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.870    -0.768    signalgen/r_memory_Q_2_reg_4800_4863_0_2/WCLK
    SLICE_X32Y209        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMC/CLK
                         clock pessimism              0.154    -0.614    
    SLICE_X32Y209        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185    -0.429    signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.332%)  route 0.175ns (63.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.661    -0.650    signalgen/CLK_OUT1
    SLICE_X35Y209        FDRE                                         r  signalgen/uart_data_count_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y209        FDRE (Prop_fdre_C_Q)         0.100    -0.550 r  signalgen/uart_data_count_reg[4]_rep__7/Q
                         net (fo=605, routed)         0.175    -0.374    signalgen/r_memory_Q_2_reg_4800_4863_0_2/ADDRD4
    SLICE_X32Y209        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.870    -0.768    signalgen/r_memory_Q_2_reg_4800_4863_0_2/WCLK
    SLICE_X32Y209        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMD/CLK
                         clock pessimism              0.154    -0.614    
    SLICE_X32Y209        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185    -0.429    signalgen/r_memory_Q_2_reg_4800_4863_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 r_dac_I_msb_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_1_reg_7360_7423_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.639%)  route 0.114ns (53.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.531    -0.780    clk
    SLICE_X75Y225        FDRE                                         r  r_dac_I_msb_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.680 r  r_dac_I_msb_reg[3]_rep/Q
                         net (fo=64, routed)          0.114    -0.565    signalgen/r_memory_I_1_reg_7360_7423_9_11/DIC
    SLICE_X72Y225        RAMD64E                                      r  signalgen/r_memory_I_1_reg_7360_7423_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.733    -0.905    signalgen/r_memory_I_1_reg_7360_7423_9_11/WCLK
    SLICE_X72Y225        RAMD64E                                      r  signalgen/r_memory_I_1_reg_7360_7423_9_11/RAMC/CLK
                         clock pessimism              0.154    -0.751    
    SLICE_X72Y225        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.622    signalgen/r_memory_I_1_reg_7360_7423_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_1_reg_8192_8255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.574    -0.737    clk
    SLICE_X57Y209        FDRE                                         r  r_dac_I_lsb_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y209        FDRE (Prop_fdre_C_Q)         0.100    -0.637 r  r_dac_I_lsb_reg[1]_rep__0/Q
                         net (fo=6, routed)           0.102    -0.534    signalgen/r_memory_I_1_reg_8192_8255_0_2/DIB
    SLICE_X56Y208        RAMD64E                                      r  signalgen/r_memory_I_1_reg_8192_8255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.780    -0.858    signalgen/r_memory_I_1_reg_8192_8255_0_2/WCLK
    SLICE_X56Y208        RAMD64E                                      r  signalgen/r_memory_I_1_reg_8192_8255_0_2/RAMB/CLK
                         clock pessimism              0.135    -0.723    
    SLICE_X56Y208        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.591    signalgen/r_memory_I_1_reg_8192_8255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_3520_3583_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.463%)  route 0.106ns (51.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.577    -0.734    clk
    SLICE_X61Y172        FDRE                                         r  r_dac_I_lsb_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.100    -0.634 r  r_dac_I_lsb_reg[1]_rep__2/Q
                         net (fo=64, routed)          0.106    -0.527    signalgen/r_memory_I_2_reg_3520_3583_0_2/DIB
    SLICE_X60Y171        RAMD64E                                      r  signalgen/r_memory_I_2_reg_3520_3583_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.777    -0.861    signalgen/r_memory_I_2_reg_3520_3583_0_2/WCLK
    SLICE_X60Y171        RAMD64E                                      r  signalgen/r_memory_I_2_reg_3520_3583_0_2/RAMB/CLK
                         clock pessimism              0.140    -0.721    
    SLICE_X60Y171        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.589    signalgen/r_memory_I_2_reg_3520_3583_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_3968_4031_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.155%)  route 0.126ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.577    -0.734    clk
    SLICE_X61Y172        FDRE                                         r  r_dac_I_lsb_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.100    -0.634 r  r_dac_I_lsb_reg[1]_rep__2/Q
                         net (fo=64, routed)          0.126    -0.507    signalgen/r_memory_I_2_reg_3968_4031_0_2/DIB
    SLICE_X62Y171        RAMD64E                                      r  signalgen/r_memory_I_2_reg_3968_4031_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.777    -0.861    signalgen/r_memory_I_2_reg_3968_4031_0_2/WCLK
    SLICE_X62Y171        RAMD64E                                      r  signalgen/r_memory_I_2_reg_3968_4031_0_2/RAMB/CLK
                         clock pessimism              0.159    -0.702    
    SLICE_X62Y171        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.570    signalgen/r_memory_I_2_reg_3968_4031_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_1_reg_3456_3519_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.756%)  route 0.129ns (56.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.650    -0.661    clk
    SLICE_X43Y216        FDRE                                         r  r_dac_I_lsb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.561 r  r_dac_I_lsb_reg[7]/Q
                         net (fo=64, routed)          0.129    -0.432    signalgen/r_memory_I_1_reg_3456_3519_6_8/DIB
    SLICE_X40Y216        RAMD64E                                      r  signalgen/r_memory_I_1_reg_3456_3519_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.857    -0.781    signalgen/r_memory_I_1_reg_3456_3519_6_8/WCLK
    SLICE_X40Y216        RAMD64E                                      r  signalgen/r_memory_I_1_reg_3456_3519_6_8/RAMB/CLK
                         clock pessimism              0.154    -0.627    
    SLICE_X40Y216        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.495    signalgen/r_memory_I_1_reg_3456_3519_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_1_reg_8192_8255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.530%)  route 0.106ns (51.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.574    -0.737    clk
    SLICE_X57Y209        FDRE                                         r  r_dac_I_lsb_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y209        FDRE (Prop_fdre_C_Q)         0.100    -0.637 r  r_dac_I_lsb_reg[2]_rep__0/Q
                         net (fo=6, routed)           0.106    -0.531    signalgen/r_memory_I_1_reg_8192_8255_0_2/DIC
    SLICE_X56Y208        RAMD64E                                      r  signalgen/r_memory_I_1_reg_8192_8255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.780    -0.858    signalgen/r_memory_I_1_reg_8192_8255_0_2/WCLK
    SLICE_X56Y208        RAMD64E                                      r  signalgen/r_memory_I_1_reg_8192_8255_0_2/RAMC/CLK
                         clock pessimism              0.135    -0.723    
    SLICE_X56Y208        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.594    signalgen/r_memory_I_1_reg_8192_8255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y5  IDELAYCTRL_instance_REPLICATED_0/REFCLK
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y296    ODELAY2_DATACLK1/C
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y222    ODELAY2_DATACLK2/C
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y288    ODDR_DACData1[0]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y246    ODDR_DACData1[10]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y214    ODDR_DACData1[11]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y5  IDELAYCTRL_instance_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X34Y239    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X34Y239    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y246    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X34Y239    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X34Y239    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.262%)  route 0.493ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 2.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493    -2.213    trx/div/AR[0]
    SLICE_X80Y217        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.089     2.408    trx/div/CLK_OUT1
    SLICE_X80Y217        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.345     2.063    
                         clock uncertainty           -0.067     1.996    
    SLICE_X80Y217        FDCE (Recov_fdce_C_CLR)     -0.295     1.701    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.701    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.262%)  route 0.493ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 2.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493    -2.213    trx/div/AR[0]
    SLICE_X80Y217        FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.089     2.408    trx/div/CLK_OUT1
    SLICE_X80Y217        FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.345     2.063    
                         clock uncertainty           -0.067     1.996    
    SLICE_X80Y217        FDCE (Recov_fdce_C_CLR)     -0.295     1.701    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.701    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.262%)  route 0.493ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 2.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493    -2.213    trx/div/AR[0]
    SLICE_X80Y217        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.089     2.408    trx/div/CLK_OUT1
    SLICE_X80Y217        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.345     2.063    
                         clock uncertainty           -0.067     1.996    
    SLICE_X80Y217        FDCE (Recov_fdce_C_CLR)     -0.295     1.701    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          1.701    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.262%)  route 0.493ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 2.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493    -2.213    trx/div/AR[0]
    SLICE_X80Y217        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.089     2.408    trx/div/CLK_OUT1
    SLICE_X80Y217        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.345     2.063    
                         clock uncertainty           -0.067     1.996    
    SLICE_X80Y217        FDCE (Recov_fdce_C_CLR)     -0.295     1.701    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          1.701    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.262%)  route 0.493ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 2.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493    -2.213    trx/div/AR[0]
    SLICE_X80Y217        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.089     2.408    trx/div/CLK_OUT1
    SLICE_X80Y217        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.345     2.063    
                         clock uncertainty           -0.067     1.996    
    SLICE_X80Y217        FDCE (Recov_fdce_C_CLR)     -0.295     1.701    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          1.701    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.262%)  route 0.493ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 2.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493    -2.213    trx/div/AR[0]
    SLICE_X80Y217        FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.089     2.408    trx/div/CLK_OUT1
    SLICE_X80Y217        FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.345     2.063    
                         clock uncertainty           -0.067     1.996    
    SLICE_X80Y217        FDCE (Recov_fdce_C_CLR)     -0.295     1.701    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.701    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.204ns (29.843%)  route 0.480ns (70.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.480    -2.227    trx/div/AR[0]
    SLICE_X80Y214        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X80Y214        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.343     2.068    
                         clock uncertainty           -0.067     2.001    
    SLICE_X80Y214        FDCE (Recov_fdce_C_CLR)     -0.295     1.706    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.706    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.204ns (29.843%)  route 0.480ns (70.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.480    -2.227    trx/div/AR[0]
    SLICE_X80Y214        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X80Y214        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.343     2.068    
                         clock uncertainty           -0.067     2.001    
    SLICE_X80Y214        FDCE (Recov_fdce_C_CLR)     -0.295     1.706    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.706    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.204ns (39.324%)  route 0.315ns (60.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 2.409 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.315    -2.392    trx/div/AR[0]
    SLICE_X80Y216        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.090     2.409    trx/div/CLK_OUT1
    SLICE_X80Y216        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.345     2.064    
                         clock uncertainty           -0.067     1.997    
    SLICE_X80Y216        FDCE (Recov_fdce_C_CLR)     -0.295     1.702    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.702    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.204ns (39.324%)  route 0.315ns (60.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 2.409 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.230    -2.911    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.204    -2.707 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.315    -2.392    trx/div/AR[0]
    SLICE_X80Y216        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.090     2.409    trx/div/CLK_OUT1
    SLICE_X80Y216        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.345     2.064    
                         clock uncertainty           -0.067     1.997    
    SLICE_X80Y216        FDCE (Recov_fdce_C_CLR)     -0.295     1.702    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.702    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  4.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.346%)  route 0.153ns (62.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.153    -0.528    trx/div/AR[0]
    SLICE_X81Y216        FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X81Y216        FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.136    -0.761    
    SLICE_X81Y216        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (37.027%)  route 0.155ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.155    -0.526    trx/div/AR[0]
    SLICE_X80Y216        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X80Y216        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.136    -0.761    
    SLICE_X80Y216        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (37.027%)  route 0.155ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.155    -0.526    trx/div/AR[0]
    SLICE_X80Y216        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X80Y216        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.136    -0.761    
    SLICE_X80Y216        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (37.027%)  route 0.155ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.155    -0.526    trx/div/AR[0]
    SLICE_X80Y216        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X80Y216        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.136    -0.761    
    SLICE_X80Y216        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (37.027%)  route 0.155ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.155    -0.526    trx/div/AR[0]
    SLICE_X80Y216        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X80Y216        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.136    -0.761    
    SLICE_X80Y216        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (37.027%)  route 0.155ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.155    -0.526    trx/div/AR[0]
    SLICE_X80Y216        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X80Y216        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.136    -0.761    
    SLICE_X80Y216        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (37.027%)  route 0.155ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.155    -0.526    trx/div/AR[0]
    SLICE_X80Y216        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X80Y216        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.136    -0.761    
    SLICE_X80Y216        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.091ns (28.654%)  route 0.227ns (71.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.227    -0.454    trx/div/AR[0]
    SLICE_X80Y214        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.743    -0.895    trx/div/CLK_OUT1
    SLICE_X80Y214        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.134    -0.761    
    SLICE_X80Y214        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.091ns (28.654%)  route 0.227ns (71.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.227    -0.454    trx/div/AR[0]
    SLICE_X80Y214        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.743    -0.895    trx/div/CLK_OUT1
    SLICE_X80Y214        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.134    -0.761    
    SLICE_X80Y214        FDCE (Remov_fdce_C_CLR)     -0.107    -0.868    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.091ns (27.071%)  route 0.245ns (72.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.539    -0.772    trx/CLK_OUT1
    SLICE_X81Y214        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y214        FDRE (Prop_fdre_C_Q)         0.091    -0.681 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.245    -0.436    trx/div/AR[0]
    SLICE_X80Y217        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.740    -0.898    trx/div/CLK_OUT1
    SLICE_X80Y217        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.136    -0.762    
    SLICE_X80Y217        FDCE (Remov_fdce_C_CLR)     -0.107    -0.869    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.433    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           261 Endpoints
Min Delay           261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_12/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 1.563ns (18.330%)  route 6.962ns (81.670%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X31Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y208        FDRE (Prop_fdre_C_Q)         0.223    -2.486 r  adjustable_clock/clk_out_reg_lopt_replica_12/Q
                         net (fo=1, routed)           6.962     4.477    lopt_47
    H40                  OBUFDS (Prop_obufds_I_OB)    1.340     5.816 r  OBUFDS_DACData6[9]/OB
                         net (fo=0)                   0.000     5.816    DACData6_N[9]
    H41                                                               r  DACData6_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_12/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 1.563ns (18.330%)  route 6.962ns (81.670%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X31Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y208        FDRE (Prop_fdre_C_Q)         0.223    -2.486 r  adjustable_clock/clk_out_reg_lopt_replica_12/Q
                         net (fo=1, routed)           6.962     4.477    lopt_47
    H40                  OBUFDS (Prop_obufds_I_O)     1.340     5.816 r  OBUFDS_DACData6[9]/O
                         net (fo=0)                   0.000     5.816    DACData6_P[9]
    H40                                                               r  DACData6_P[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 1.721ns (20.396%)  route 6.719ns (79.604%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X30Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y208        FDRE (Prop_fdre_C_Q)         0.259    -2.450 r  adjustable_clock/clk_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           6.719     4.269    lopt_38
    H38                  OBUFDS (Prop_obufds_I_OB)    1.462     5.732 r  OBUFDS_DACData6[11]/OB
                         net (fo=0)                   0.000     5.732    DACData6_N[11]
    G38                                                               r  DACData6_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 1.721ns (20.396%)  route 6.719ns (79.604%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X30Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y208        FDRE (Prop_fdre_C_Q)         0.259    -2.450 r  adjustable_clock/clk_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           6.719     4.269    lopt_38
    H38                  OBUFDS (Prop_obufds_I_O)     1.462     5.732 r  OBUFDS_DACData6[11]/O
                         net (fo=0)                   0.000     5.732    DACData6_P[11]
    H38                                                               r  DACData6_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.375ns  (logic 1.705ns (20.359%)  route 6.670ns (79.641%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X31Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y208        FDRE (Prop_fdre_C_Q)         0.223    -2.486 r  adjustable_clock/clk_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           6.670     4.184    lopt_46
    G36                  OBUFDS (Prop_obufds_I_OB)    1.482     5.666 r  OBUFDS_DACData6[8]/OB
                         net (fo=0)                   0.000     5.666    DACData6_N[8]
    G37                                                               r  DACData6_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.375ns  (logic 1.705ns (20.359%)  route 6.670ns (79.641%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X31Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y208        FDRE (Prop_fdre_C_Q)         0.223    -2.486 r  adjustable_clock/clk_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           6.670     4.184    lopt_46
    G36                  OBUFDS (Prop_obufds_I_O)     1.482     5.666 r  OBUFDS_DACData6[8]/O
                         net (fo=0)                   0.000     5.666    DACData6_P[8]
    G36                                                               r  DACData6_P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_15/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 1.583ns (18.962%)  route 6.764ns (81.038%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X28Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y208        FDRE (Prop_fdre_C_Q)         0.259    -2.450 r  adjustable_clock/clk_out_reg_lopt_replica_15/Q
                         net (fo=1, routed)           6.764     4.314    lopt_50
    K22                  OBUFDS (Prop_obufds_I_OB)    1.324     5.638 r  OBUFDS_DACData7[11]/OB
                         net (fo=0)                   0.000     5.638    DACData7_N[11]
    J22                                                               r  DACData7_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_15/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 1.583ns (18.962%)  route 6.764ns (81.038%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X28Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y208        FDRE (Prop_fdre_C_Q)         0.259    -2.450 r  adjustable_clock/clk_out_reg_lopt_replica_15/Q
                         net (fo=1, routed)           6.764     4.314    lopt_50
    K22                  OBUFDS (Prop_obufds_I_O)     1.324     5.638 r  OBUFDS_DACData7[11]/O
                         net (fo=0)                   0.000     5.638    DACData7_P[11]
    K22                                                               r  DACData7_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_28/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 1.698ns (20.618%)  route 6.536ns (79.382%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X30Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y208        FDRE (Prop_fdre_C_Q)         0.259    -2.450 r  adjustable_clock/clk_out_reg_lopt_replica_28/Q
                         net (fo=1, routed)           6.536     4.087    lopt_63
    H33                  OBUFDS (Prop_obufds_I_OB)    1.439     5.525 r  OBUFDS_DATACLK5/OB
                         net (fo=0)                   0.000     5.525    DATACLK_N[5]
    G33                                                               r  DATACLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_28/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 1.698ns (20.618%)  route 6.536ns (79.382%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X30Y208        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y208        FDRE (Prop_fdre_C_Q)         0.259    -2.450 r  adjustable_clock/clk_out_reg_lopt_replica_28/Q
                         net (fo=1, routed)           6.536     4.087    lopt_63
    H33                  OBUFDS (Prop_obufds_I_O)     1.439     5.525 r  OBUFDS_DATACLK5/O
                         net (fo=0)                   0.000     5.525    DATACLK_P[5]
    H33                                                               r  DATACLK_P[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 0.083ns (2.692%)  route 3.000ns (97.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.991    -2.690    clk
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  IDELAYCTRL_instance/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.213ns  (logic 0.083ns (2.583%)  route 3.130ns (97.417%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.121    -2.560    clk
    IDELAYCTRL_X0Y5      IDELAYCTRL                                   r  IDELAYCTRL_instance_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 1.384ns (55.726%)  route 1.100ns (44.274%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.235    -2.446    tenhz_mod/CLK_OUT1
    SLICE_X47Y184        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.178    -2.268 r  tenhz_mod/ten_hertz_reg_lopt_replica_13/Q
                         net (fo=1, routed)           1.100    -1.168    lopt_12
    Y35                  OBUFDS (Prop_obufds_I_OB)    1.206     0.038 r  OBUFDS_DACData4[0]/OB
                         net (fo=0)                   0.000     0.038    DACData4_N[0]
    AA36                                                              r  DACData4_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 1.384ns (55.726%)  route 1.100ns (44.274%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.235    -2.446    tenhz_mod/CLK_OUT1
    SLICE_X47Y184        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.178    -2.268 r  tenhz_mod/ten_hertz_reg_lopt_replica_13/Q
                         net (fo=1, routed)           1.100    -1.168    lopt_12
    Y35                  OBUFDS (Prop_obufds_I_O)     1.206     0.038 r  OBUFDS_DACData4[0]/O
                         net (fo=0)                   0.000     0.038    DACData4_P[0]
    Y35                                                               r  DACData4_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.521ns  (logic 1.353ns (53.668%)  route 1.168ns (46.332%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.241    -2.440    tenhz_mod/CLK_OUT1
    SLICE_X47Y155        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y155        FDRE (Prop_fdre_C_Q)         0.178    -2.262 r  tenhz_mod/ten_hertz_reg_lopt_replica/Q
                         net (fo=1, routed)           1.168    -1.094    lopt
    AC30                 OBUFDS (Prop_obufds_I_OB)    1.175     0.081 r  OBUFDS_DACData3[0]/OB
                         net (fo=0)                   0.000     0.081    DACData3_N[0]
    AD30                                                              r  DACData3_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.521ns  (logic 1.353ns (53.668%)  route 1.168ns (46.332%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.241    -2.440    tenhz_mod/CLK_OUT1
    SLICE_X47Y155        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y155        FDRE (Prop_fdre_C_Q)         0.178    -2.262 r  tenhz_mod/ten_hertz_reg_lopt_replica/Q
                         net (fo=1, routed)           1.168    -1.094    lopt
    AC30                 OBUFDS (Prop_obufds_I_O)     1.175     0.081 r  OBUFDS_DACData3[0]/O
                         net (fo=0)                   0.000     0.081    DACData3_P[0]
    AC30                                                              r  DACData3_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 1.358ns (53.753%)  route 1.168ns (46.247%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.239    -2.442    tenhz_mod/CLK_OUT1
    SLICE_X47Y159        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.178    -2.264 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.168    -1.096    lopt_5
    AC31                 OBUFDS (Prop_obufds_I_OB)    1.180     0.084 r  OBUFDS_DACData3[3]/OB
                         net (fo=0)                   0.000     0.084    DACData3_N[3]
    AD31                                                              r  DACData3_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 1.358ns (53.753%)  route 1.168ns (46.247%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.239    -2.442    tenhz_mod/CLK_OUT1
    SLICE_X47Y159        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.178    -2.264 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.168    -1.096    lopt_5
    AC31                 OBUFDS (Prop_obufds_I_O)     1.180     0.084 r  OBUFDS_DACData3[3]/O
                         net (fo=0)                   0.000     0.084    DACData3_P[3]
    AC31                                                              r  DACData3_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.568ns  (logic 1.400ns (54.511%)  route 1.168ns (45.489%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.229    -2.452    tenhz_mod/CLK_OUT1
    SLICE_X47Y171        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.178    -2.274 r  tenhz_mod/ten_hertz_reg_lopt_replica_11/Q
                         net (fo=1, routed)           1.168    -1.106    lopt_10
    AC34                 OBUFDS (Prop_obufds_I_OB)    1.222     0.116 r  OBUFDS_DACData3[8]/OB
                         net (fo=0)                   0.000     0.116    DACData3_N[8]
    AD35                                                              r  DACData3_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.568ns  (logic 1.400ns (54.511%)  route 1.168ns (45.489%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.229    -2.452    tenhz_mod/CLK_OUT1
    SLICE_X47Y171        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.178    -2.274 r  tenhz_mod/ten_hertz_reg_lopt_replica_11/Q
                         net (fo=1, routed)           1.168    -1.106    lopt_10
    AC34                 OBUFDS (Prop_obufds_I_O)     1.222     0.116 r  OBUFDS_DACData3[8]/O
                         net (fo=0)                   0.000     0.116    DACData3_P[8]
    AC34                                                              r  DACData3_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.813ns  (logic 0.636ns (16.677%)  route 3.177ns (83.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.177     3.813    rcv/dataRcv
    SLICE_X63Y159        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        1.161    -2.520    rcv/CLK_OUT1
    SLICE_X63Y159        FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.143ns (7.673%)  route 1.715ns (92.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           1.715     1.858    rcv/dataRcv
    SLICE_X63Y159        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=9428, routed)        0.788    -0.850    rcv/CLK_OUT1
    SLICE_X63Y159        FDRE                                         r  rcv/r_DataR_reg/C





