# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab_01_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1 {C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1/sum1bcc_primitive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:56 on Jun 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1" C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1/sum1bcc_primitive.v 
# -- Compiling module sum1bcc_primitive
# 
# Top level modules:
# 	sum1bcc_primitive
# End time: 19:20:56 on Jun 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1 {C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1/sum1bcc_primitive_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:56 on Jun 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1" C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1/sum1bcc_primitive_TB.v 
# -- Compiling module sum1bcc_primitive_TB
# 
# Top level modules:
# 	sum1bcc_primitive_TB
# End time: 19:20:56 on Jun 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  sum1bcc_primitive_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" sum1bcc_primitive_TB 
# Start time: 19:20:56 on Jun 27,2023
# Loading work.sum1bcc_primitive_TB
# Loading work.sum1bcc_primitive
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: (vsim-PLI-3536) $dumpvars() : The level argument (-1) must not be negative.    : C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1/sum1bcc_primitive_TB.v(34)
#    Time: 0 ps  Iteration: 0  Instance: /sum1bcc_primitive_TB
# x=0, y=0, c=0, z=0, out=0
# x=0, y=0, c=1, z=1, out=0
# x=0, y=1, c=0, z=1, out=0
# x=0, y=1, c=1, z=0, out=1
# x=1, y=0, c=0, z=1, out=0
# x=1, y=0, c=1, z=0, out=1
# x=1, y=1, c=0, z=0, out=1
# x=1, y=1, c=1, z=1, out=1
# ** Note: $finish    : C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1/sum1bcc_primitive_TB.v(29)
#    Time: 40 ps  Iteration: 0  Instance: /sum1bcc_primitive_TB
# 1
# Break in Module sum1bcc_primitive_TB at C:/Users/Neo/Documents/GitHub/lab01-2023-1-Minitoti/lab_01_1/sum1bcc_primitive_TB.v line 29
# End time: 19:22:54 on Jun 27,2023, Elapsed time: 0:01:58
# Errors: 1, Warnings: 0
