/******************************************************************************/
/* Liberty models generated by SiliconSmart L-2016.06-1 build date: Jun 13, 2016 23:40:57. (SMSC-2) */
/* Siliconsmart Path: /global/apps3/siliconsmart_2016.06-1/linux64/bin/siliconsmart */
/* Host Name: us01msemt1297.internal.synopsys.com, User Name: kesarwan, PID: 16724  */
/* Directory: /slowfs/us01dwt2p278/lpddr54/d879-ap2-lpddr54-tsmc7ff18/rel1.00/design/timing_prefinal/sis/dwc_ddrphy_vrefdacref/char_ssg0p675v0c */
/*                                                                            */
/* File generated on Sat Feb 23 00:20:04 PST 2019. (SMSC-3)                   */
/******************************************************************************/

library(dwc_ddrphy_vrefdacref_13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Z_ssg0p675v0c) { 
  delay_model : table_lookup ; 
  date : "Sat Feb 23 00:20:33 PST 2019" ; 
  library_features(report_delay_calculation);
  time_unit : 1ps ; 
  voltage_unit : 1V ; 
  current_unit : 1mA ; 
  capacitive_load_unit(1, ff);
  pulling_resistance_unit : 1ohm ; 
  leakage_power_unit : 1uW ; 
  input_threshold_pct_fall : 50 ; 
  input_threshold_pct_rise : 50 ; 
  output_threshold_pct_fall : 50 ; 
  output_threshold_pct_rise : 50 ; 
  slew_derate_from_library : 1 ; 
  slew_lower_threshold_pct_fall : 20 ; 
  slew_lower_threshold_pct_rise : 20 ; 
  slew_upper_threshold_pct_fall : 80 ; 
  slew_upper_threshold_pct_rise : 80 ; 
  nom_process : 1 ; 
  nom_temperature : 0 ; 
  nom_voltage : 0.675 ; 
  default_cell_leakage_power : 0 ; 
  default_fanout_load : 0 ; 
  default_inout_pin_cap : 0 ; 
  default_input_pin_cap : 0 ; 
  default_leakage_power_density : 0 ; 
  default_output_pin_cap : 0 ; 
  voltage_map(VINN5_DIFF, 0.0475);
  voltage_map(VDD2H, 0.945);
  voltage_map(VBP, 0.945);
  voltage_map(VDD, 0.675);
  voltage_map(VREFZCAL, 0.45);
  voltage_map(VDDQ, 0.45);
  voltage_map(ext_high, 0.25);
  voltage_map(VBIAS_stg2, 0.228);
  voltage_map(VBIAS_stg1, 0.2206);
  voltage_map(ext_low, 0.2);
  voltage_map(VINP5_DIFF, 0.1775);
  voltage_map(VINP5_SE, 0.1425);
  voltage_map(VREF5_SE, 0.1125);
  voltage_map(VREF5_DIFF, 0.1125);
  voltage_map(VINN5_SE, 0.0825);
  voltage_map(VSS, 0);
  voltage_map(VBN, 0);

  operating_conditions(ssg0p675v0c) { 
    process : 1 ; 
    temperature : 0 ; 
    voltage : 0.675 ; 
  }
default_operating_conditions : "ssg0p675v0c" ;

  input_voltage(default) { 
    vil : 0 ; 
    vih : 0.675 ; 
    vimin : 0 ; 
    vimax : 0.675 ; 
  }

  input_voltage(default_VDD2H) { 
    vil : 0 ; 
    vih : 0.945 ; 
    vimin : 0 ; 
    vimax : 0.945 ; 
  }

  input_voltage(default_VDDQ) { 
    vil : 0 ; 
    vih : 0.45 ; 
    vimin : 0 ; 
    vimax : 0.45 ; 
  }

  output_voltage(default) { 
    vol : 0 ; 
    voh : 0.675 ; 
    vomin : 0 ; 
    vomax : 0.675 ; 
  }

  output_voltage(default_VDD2H) { 
    vol : 0 ; 
    voh : 0.945 ; 
    vomin : 0 ; 
    vomax : 0.945 ; 
  }

  output_voltage(default_VDDQ) { 
    vol : 0 ; 
    voh : 0.45 ; 
    vomin : 0 ; 
    vomax : 0.45 ; 
  }

  cell(dwc_ddrphy_vrefdacref) { 
    area : 3693.6 ; 

    pg_pin(VDD) { 
      voltage_name : VDD ; 
      pg_type : primary_power ; 
    }

    pg_pin(VDD2H) { 
      voltage_name : VDD2H ; 
      pg_type : primary_power ; 
    }

    pg_pin(VDDQ) { 
      voltage_name : VDDQ ; 
      pg_type : primary_power ; 
    }

    pg_pin(VSS) { 
      voltage_name : VSS ; 
      pg_type : primary_ground ; 
    }

    pin(AOBS) { 
      direction : inout ; 
      max_capacitance : 1000.0 ; 
      max_transition : 1000000.0 ; 
      output_voltage : default_VDD2H ; 
      related_ground_pin : VSS ; 
      related_power_pin : VDD2H ; 
    }

    pin(AObsIn) { 
      capacitance : 295 ; 
      direction : input ; 
      input_voltage : default_VDD2H ; 
      max_transition : 1000000.0 ; 
      related_ground_pin : VSS ; 
      related_power_pin : VDD2H ; 
    }

    pin(DacRefModeCtl) { 
      capacitance : 11.94 ; 
      direction : input ; 
      input_voltage : default ; 
      max_transition : 140.0 ; 
      related_ground_pin : VSS ; 
      related_power_pin : VDD ; 
    }

    pin(InAObsEn) { 
      capacitance : 12.24 ; 
      direction : output ; 
      output_voltage : default ; 
      max_transition : 140.0 ; 
      related_ground_pin : VSS ; 
      related_power_pin : VDD ; 
    }

    pin(PowerDown) { 
      capacitance : 12.04 ; 
      direction : inout ; 
      input_voltage : default ; 
      max_transition : 140.0 ; 
      related_ground_pin : VSS ; 
      related_power_pin : VDD ; 
    }

    pin(PwrOkVDD2) { 
      capacitance : 24.93 ; 
      direction : input ; 
      input_voltage : default_VDD2H ; 
      max_transition : 65.0 ; 
      related_ground_pin : VSS ; 
      related_power_pin : VDD2H ; 
    }

    pin(VrefDacRef) { 
      direction : input ; 
      max_capacitance : 1000.0 ; 
      max_transition : 1000000.0 ; 
      input_voltage : default_VDDQ ; 
      related_ground_pin : VSS ; 
      related_power_pin : VDDQ ; 
    }
  }
}
