TimeQuest Timing Analyzer report for DE1_SoC
Thu Jun 08 17:23:49 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. MTBF Summary
 18. Synchronizer Summary
 19. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 20. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 21. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 22. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 23. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 24. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 25. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 27. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 41. Slow 1100mV 0C Model Fmax Summary
 42. Slow 1100mV 0C Model Setup Summary
 43. Slow 1100mV 0C Model Hold Summary
 44. Slow 1100mV 0C Model Recovery Summary
 45. Slow 1100mV 0C Model Removal Summary
 46. Slow 1100mV 0C Model Minimum Pulse Width Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. MTBF Summary
 52. Synchronizer Summary
 53. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 75. Fast 1100mV 85C Model Setup Summary
 76. Fast 1100mV 85C Model Hold Summary
 77. Fast 1100mV 85C Model Recovery Summary
 78. Fast 1100mV 85C Model Removal Summary
 79. Fast 1100mV 85C Model Minimum Pulse Width Summary
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. MTBF Summary
 85. Synchronizer Summary
 86. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
108. Fast 1100mV 0C Model Setup Summary
109. Fast 1100mV 0C Model Hold Summary
110. Fast 1100mV 0C Model Recovery Summary
111. Fast 1100mV 0C Model Removal Summary
112. Fast 1100mV 0C Model Minimum Pulse Width Summary
113. Setup Times
114. Hold Times
115. Clock to Output Times
116. Minimum Clock to Output Times
117. MTBF Summary
118. Synchronizer Summary
119. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
141. Multicorner Timing Analysis Summary
142. Setup Times
143. Hold Times
144. Clock to Output Times
145. Minimum Clock to Output Times
146. Board Trace Model Assignments
147. Input Transition Times
148. Signal Integrity Metrics (Slow 1100mv 0c Model)
149. Signal Integrity Metrics (Slow 1100mv 85c Model)
150. Signal Integrity Metrics (Fast 1100mv 0c Model)
151. Signal Integrity Metrics (Fast 1100mv 85c Model)
152. Setup Transfers
153. Hold Transfers
154. Recovery Transfers
155. Removal Transfers
156. Report TCCS
157. Report RSKM
158. Unconstrained Paths
159. TimeQuest Timing Analyzer Messages
160. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; DE1_SoC                                            ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA5F31C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  40.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; SDC File List                                                                             ;
+-------------------------------------------------------+--------+--------------------------+
; SDC File Path                                         ; Status ; Read at                  ;
+-------------------------------------------------------+--------+--------------------------+
; Qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Jun 08 17:23:16 2017 ;
; Qsys/synthesis/submodules/RLC_game_system_cpu.sdc     ; OK     ; Thu Jun 08 17:23:16 2017 ;
; DE1_SoC.sdc                                           ; OK     ; Thu Jun 08 17:23:16 2017 ;
+-------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 33.333 ; 30.0 MHz  ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk_vga             ; Base ; 39.714 ; 25.18 MHz ; 0.000 ; 19.857 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { VGA_CLK }             ;
; CLOCK_50            ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 8.65 MHz  ; 8.65 MHz        ; CLOCK_50            ;      ;
; 75.13 MHz ; 75.13 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------+
; Slow 1100mV 85C Model Setup Summary           ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; CLOCK_50            ; -95.560 ; -1627.492     ;
; altera_reserved_tck ; 10.011  ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.050 ; 0.000         ;
; altera_reserved_tck ; 0.130 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 14.853 ; 0.000         ;
; CLOCK_50            ; 15.170 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.613 ; 0.000         ;
; CLOCK_50            ; 0.847 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 8.579  ; 0.000              ;
; altera_reserved_tck ; 15.432 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; -0.116 ; 0.451  ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; -0.320 ; 0.210  ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; -0.116 ; 0.451  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 8.431  ; 10.355 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 8.431  ; 10.355 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.455  ; 1.189  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 1.801  ; 2.661  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 1.174  ; 1.779  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 1.289  ; 1.785  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 1.653  ; 2.426  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 1.409  ; 1.866  ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; 1.382  ; 1.906  ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.977  ; 1.591  ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; 1.801  ; 2.661  ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; 1.186  ; 1.676  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 6.341  ; 8.443  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.052  ; 7.087  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 1.260  ; 0.765  ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; 1.260  ; 0.765  ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; 1.088  ; 0.568  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 0.615  ; -0.100 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 0.344  ; -0.118 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.615  ; -0.100 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.125  ; -0.424 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.064 ; -0.546 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; -0.146 ; -0.606 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.470 ; -1.067 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; -0.248 ; -0.668 ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; -0.261 ; -0.685 ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.125  ; -0.424 ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; -0.583 ; -1.216 ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; -0.109 ; -0.561 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.761  ; 0.384  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.531  ; 0.175  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 10.505 ; 11.010 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 10.505 ; 11.010 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 8.452  ; 8.778  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 9.136  ; 9.689  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.699  ; 9.116  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 9.136  ; 9.596  ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 8.805  ; 9.292  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.870  ; 9.369  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.899  ; 9.395  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 9.109  ; 9.689  ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 8.568  ; 8.754  ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 10.534 ; 10.914 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.509  ; 5.570  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.414  ; 6.506  ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 7.730 ; 8.008 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 8.613 ; 8.951 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 7.730 ; 8.008 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 7.809 ; 7.911 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 7.901 ; 8.152 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 8.320 ; 8.633 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 7.997 ; 8.301 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.057 ; 8.368 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.104 ; 8.439 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 8.278 ; 8.669 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 7.809 ; 7.911 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.570 ; 9.913 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.229 ; 5.278 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.291 ; 5.363 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.773
Worst Case Available Settling Time: 18.605 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                                                                                     ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                        ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[0]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                                                                                 ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; SW[4]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[0]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[1]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                       ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[5]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[7]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[3]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[1]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                       ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[2]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[6]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                     ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                                                                                 ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[0]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; Not Calculated          ; Not Calculated         ; No                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 18.605         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0] ;                ;              ;                  ; 18.605       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[0]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 18.613         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1] ;                ;              ;                  ; 18.613       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[1]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 18.685         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2] ;                ;              ;                  ; 18.685       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[2]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; KEY[0]                                                                                                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 37.017         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  KEY[0]                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 18.911       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.106       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                  ; 37.357                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                     ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                          ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.836       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.521       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                  ; 37.400                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                     ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                          ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 18.887       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 18.513       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                               ; 37.459                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 18.850       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.609       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[4]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 51.282         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[4]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4]                                                                            ;                ;              ;                  ; 18.910       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[4] ;                ;              ;                  ; 15.988       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[4]                                                                                      ;                ;              ;                  ; 16.384       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[0]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 51.374         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0]                                                                            ;                ;              ;                  ; 18.540       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[0] ;                ;              ;                  ; 15.849       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[0]                                                                                      ;                ;              ;                  ; 16.985       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; KEY[1]                                                                    ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 51.604         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  KEY[1]                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0]                                                                               ;                ;              ;                  ; 18.847       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[0] ;                ;              ;                  ; 15.772       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[0]                                                                                   ;                ;              ;                  ; 16.985       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; GPIO_0[0]                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 51.835         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  GPIO_0[0]                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1]                                                                               ;                ;              ;                  ; 18.741       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[1] ;                ;              ;                  ; 16.191       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[1]                                                                                   ;                ;              ;                  ; 16.903       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[5]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 52.070         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[5]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5]                                                                            ;                ;              ;                  ; 18.894       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[5] ;                ;              ;                  ; 16.329       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[5]                                                                                      ;                ;              ;                  ; 16.847       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[7]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 52.269         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[7]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7]                                                                            ;                ;              ;                  ; 18.817       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[7] ;                ;              ;                  ; 16.941       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[7]                                                                                      ;                ;              ;                  ; 16.511       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[3]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 52.467         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3]                                                                            ;                ;              ;                  ; 18.828       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[3] ;                ;              ;                  ; 15.675       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[3]                                                                                      ;                ;              ;                  ; 17.964       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[1]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 52.626         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1]                                                                            ;                ;              ;                  ; 18.825       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[1] ;                ;              ;                  ; 16.898       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[1]                                                                                      ;                ;              ;                  ; 16.903       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; GPIO_0[1]                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 52.819         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  GPIO_0[1]                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2]                                                                               ;                ;              ;                  ; 18.826       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[2] ;                ;              ;                  ; 16.140       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[2]                                                                                   ;                ;              ;                  ; 17.853       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[2]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 53.407         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2]                                                                            ;                ;              ;                  ; 18.826       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[2] ;                ;              ;                  ; 16.728       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[2]                                                                                      ;                ;              ;                  ; 17.853       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[6]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 53.439         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[6]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6]                                                                            ;                ;              ;                  ; 18.831       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[6] ;                ;              ;                  ; 16.631       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[6]                                                                                      ;                ;              ;                  ; 17.977       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                            ; 62.270                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                    ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 31.490       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 30.780       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                            ; 62.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                    ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 31.474       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 31.043       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                        ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 68.026         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 18.767       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.836       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; 18.742       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|r_early_rst                                                                            ;                ;              ;                  ; 11.681       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; KEY[0]                                                                                                                                             ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; No                                                                                                                                                 ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 112.678        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                             ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                ;              ;                  ;              ;
;  KEY[0]                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 18.898       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.908       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; 18.765       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                             ;                ;              ;                  ; 18.679       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                             ;                ;              ;                  ; 18.976       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                             ;                ;              ;                  ; 18.452       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 8.33 MHz  ; 8.33 MHz        ; CLOCK_50            ;      ;
; 77.24 MHz ; 77.24 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary             ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; CLOCK_50            ; -100.003 ; -1704.135     ;
; altera_reserved_tck ; 10.193   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.036 ; 0.000         ;
; altera_reserved_tck ; 0.112 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 15.020 ; 0.000         ;
; CLOCK_50            ; 15.375 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.597 ; 0.000         ;
; CLOCK_50            ; 0.797 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 8.541  ; 0.000             ;
; altera_reserved_tck ; 15.405 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; -0.255 ; 0.337 ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; -0.445 ; 0.106 ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; -0.255 ; 0.337 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 7.801  ; 9.699 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 7.801  ; 9.699 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.241  ; 1.042 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 1.567  ; 2.485 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.956  ; 1.638 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 1.134  ; 1.663 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 1.421  ; 2.255 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 1.200  ; 1.727 ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; 1.166  ; 1.776 ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.728  ; 1.408 ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; 1.567  ; 2.485 ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; 0.957  ; 1.520 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 6.152  ; 8.192 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.848  ; 6.924 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 1.377  ; 0.862  ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; 1.377  ; 0.862  ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; 1.215  ; 0.675  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 0.813  ; 0.044  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 0.568  ; -0.025 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.813  ; 0.044  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.354  ; -0.252 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.145  ; -0.400 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.005  ; -0.484 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.252 ; -0.904 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; -0.047 ; -0.539 ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; -0.059 ; -0.557 ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.354  ; -0.252 ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; -0.364 ; -1.057 ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; 0.104  ; -0.416 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.790  ; 0.415  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.550  ; 0.197  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 10.216 ; 10.687 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 10.216 ; 10.687 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 8.181  ; 8.504  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 8.845  ; 9.367  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.434  ; 8.820  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 8.845  ; 9.292  ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 8.533  ; 8.981  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.603  ; 9.056  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.619  ; 9.075  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 8.837  ; 9.367  ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 8.289  ; 8.482  ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.852  ; 10.237 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.352  ; 5.388  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.250  ; 6.197  ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 7.481 ; 7.759 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 8.367 ; 8.687 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 7.481 ; 7.759 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 7.554 ; 7.671 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 7.659 ; 7.897 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 8.053 ; 8.368 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 7.747 ; 8.029 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 7.811 ; 8.096 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 7.846 ; 8.162 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 8.027 ; 8.386 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 7.554 ; 7.671 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 8.933 ; 9.239 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.090 ; 5.115 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.136 ; 5.184 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.773
Worst Case Available Settling Time: 18.644 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                                                                                     ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                        ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[0]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                                                                                 ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; SW[4]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[0]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[1]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                       ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[5]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[7]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[3]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[1]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                       ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[2]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[6]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                     ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                                                                                 ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[0]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; Not Calculated          ; Not Calculated         ; No                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 18.644         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0] ;                ;              ;                  ; 18.644       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[0]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 18.649         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2] ;                ;              ;                  ; 18.649       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[2]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 18.665         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1] ;                ;              ;                  ; 18.665       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[1]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; KEY[0]                                                                                                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 37.052         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  KEY[0]                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 18.918       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.134       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                  ; 37.363                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                     ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                          ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.837       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.526       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                  ; 37.404                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                     ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                          ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 18.884       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 18.520       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                               ; 37.471                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 18.841       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.630       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[4]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 51.467         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[4]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4]                                                                            ;                ;              ;                  ; 18.914       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[4] ;                ;              ;                  ; 16.030       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[4]                                                                                      ;                ;              ;                  ; 16.523       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[0]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 51.474         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0]                                                                            ;                ;              ;                  ; 18.541       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[0] ;                ;              ;                  ; 15.851       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[0]                                                                                      ;                ;              ;                  ; 17.082       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; KEY[1]                                                                    ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 51.763         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  KEY[1]                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0]                                                                               ;                ;              ;                  ; 18.849       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[0] ;                ;              ;                  ; 15.832       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[0]                                                                                   ;                ;              ;                  ; 17.082       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; GPIO_0[0]                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 51.965         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  GPIO_0[0]                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1]                                                                               ;                ;              ;                  ; 18.763       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[1] ;                ;              ;                  ; 16.129       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[1]                                                                                   ;                ;              ;                  ; 17.073       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[5]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 52.192         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[5]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5]                                                                            ;                ;              ;                  ; 18.899       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[5] ;                ;              ;                  ; 16.346       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[5]                                                                                      ;                ;              ;                  ; 16.947       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[7]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 52.282         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[7]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7]                                                                            ;                ;              ;                  ; 18.820       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[7] ;                ;              ;                  ; 16.925       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[7]                                                                                      ;                ;              ;                  ; 16.537       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[3]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 52.660         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3]                                                                            ;                ;              ;                  ; 18.830       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[3] ;                ;              ;                  ; 15.736       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[3]                                                                                      ;                ;              ;                  ; 18.094       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[1]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 52.779         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1]                                                                            ;                ;              ;                  ; 18.830       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[1] ;                ;              ;                  ; 16.876       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[1]                                                                                      ;                ;              ;                  ; 17.073       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; GPIO_0[1]                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 52.879         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  GPIO_0[1]                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2]                                                                               ;                ;              ;                  ; 18.828       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[2] ;                ;              ;                  ; 16.121       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[2]                                                                                   ;                ;              ;                  ; 17.930       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[2]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 53.494         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2]                                                                            ;                ;              ;                  ; 18.826       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[2] ;                ;              ;                  ; 16.738       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[2]                                                                                      ;                ;              ;                  ; 17.930       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[6]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 53.593         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[6]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6]                                                                            ;                ;              ;                  ; 18.833       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[6] ;                ;              ;                  ; 16.653       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[6]                                                                                      ;                ;              ;                  ; 18.107       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                            ; 62.317                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                    ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 31.483       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 30.834       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                            ; 62.531                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                    ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 31.467       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 31.064       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                        ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 68.334         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 18.753       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.838       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; 18.722       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|r_early_rst                                                                            ;                ;              ;                  ; 12.021       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; KEY[0]                                                                                                                                             ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; No                                                                                                                                                 ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 112.661        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                             ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                ;              ;                  ;              ;
;  KEY[0]                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 18.901       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.905       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; 18.773       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                             ;                ;              ;                  ; 18.639       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                             ;                ;              ;                  ; 19.001       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                             ;                ;              ;                  ; 18.442       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------+
; Fast 1100mV 85C Model Setup Summary           ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; CLOCK_50            ; -40.368 ; -677.193      ;
; altera_reserved_tck ; 12.689  ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -0.007 ; -0.007        ;
; altera_reserved_tck ; 0.035  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 15.838 ; 0.000         ;
; CLOCK_50            ; 16.635 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.221 ; 0.000         ;
; CLOCK_50            ; 0.475 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 8.478  ; 0.000              ;
; altera_reserved_tck ; 15.289 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; -0.063 ; 0.811 ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; -0.203 ; 0.635 ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; -0.063 ; 0.811 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 5.741  ; 7.832 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 5.741  ; 7.832 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.266  ; 1.279 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 1.116  ; 2.325 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.705  ; 1.709 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.698  ; 1.631 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 1.014  ; 2.152 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.740  ; 1.658 ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; 0.781  ; 1.723 ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.596  ; 1.615 ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; 1.116  ; 2.325 ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; 0.691  ; 1.624 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.220  ; 6.566 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.105  ; 5.438 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 0.730  ; -0.081 ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; 0.730  ; -0.081 ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; 0.611  ; -0.226 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 0.332  ; -0.655 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 0.219  ; -0.655 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.332  ; -0.656 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.026  ; -0.931 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.087 ; -0.999 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; -0.070 ; -0.958 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.347 ; -1.352 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; -0.108 ; -0.980 ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; -0.156 ; -1.027 ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.026  ; -0.931 ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; -0.422 ; -1.459 ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; -0.092 ; -0.985 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.407  ; -0.282 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.293  ; -0.385 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 6.340 ; 6.791 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 6.340 ; 6.791 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 5.110 ; 5.403 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 5.638 ; 6.170 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 5.342 ; 5.737 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 5.608 ; 6.051 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.449 ; 5.902 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 5.479 ; 5.943 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 5.499 ; 5.965 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 5.638 ; 6.170 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 5.232 ; 5.453 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 6.297 ; 6.658 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.369 ; 3.421 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 4.333 ; 4.391 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 4.727 ; 4.981 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 5.310 ; 5.632 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 4.727 ; 4.981 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.823 ; 4.973 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.903 ; 5.164 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 5.162 ; 5.487 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.003 ; 5.309 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 5.029 ; 5.341 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 5.062 ; 5.399 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 5.177 ; 5.558 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 4.823 ; 4.973 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.752 ; 6.083 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.260 ; 3.306 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.777 ; 3.835 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.773
Worst Case Available Settling Time: 18.985 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                                                                                     ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                        ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[0]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
;                                                                                                                                                                                                                                                                                                                 ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; SW[4]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[0]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[1]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                       ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[5]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[7]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[3]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[1]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                       ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[6]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[2]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                     ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                                                                                 ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[0]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; Not Calculated          ; Not Calculated         ; No                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 18.985         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0] ;                ;              ;                  ; 18.985       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[0]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 19.003         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1] ;                ;              ;                  ; 19.003       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[1]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 19.192         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2] ;                ;              ;                  ; 19.192       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[2]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; KEY[0]                                                                                                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 37.963         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  KEY[0]                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 19.279       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.684       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                               ; 38.271                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.250       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.021       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                  ; 38.274                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                     ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                          ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.241       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.033       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                  ; 38.283                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                     ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                          ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.257       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.026       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[4]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 54.575         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[4]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4]                                                                            ;                ;              ;                  ; 19.273       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[4] ;                ;              ;                  ; 17.594       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[4]                                                                                      ;                ;              ;                  ; 17.708       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[0]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 54.645         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0]                                                                            ;                ;              ;                  ; 19.044       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[0] ;                ;              ;                  ; 17.467       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[0]                                                                                      ;                ;              ;                  ; 18.134       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; KEY[1]                                                                    ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 54.739         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  KEY[1]                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0]                                                                               ;                ;              ;                  ; 19.248       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[0] ;                ;              ;                  ; 17.357       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[0]                                                                                   ;                ;              ;                  ; 18.134       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; GPIO_0[0]                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 55.012         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  GPIO_0[0]                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1]                                                                               ;                ;              ;                  ; 19.182       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[1] ;                ;              ;                  ; 17.879       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[1]                                                                                   ;                ;              ;                  ; 17.951       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[5]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.095         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[5]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5]                                                                            ;                ;              ;                  ; 19.267       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[5] ;                ;              ;                  ; 17.806       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[5]                                                                                      ;                ;              ;                  ; 18.022       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[7]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.177         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[7]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7]                                                                            ;                ;              ;                  ; 19.227       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[7] ;                ;              ;                  ; 18.125       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[7]                                                                                      ;                ;              ;                  ; 17.825       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[3]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.312         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3]                                                                            ;                ;              ;                  ; 19.236       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[3] ;                ;              ;                  ; 17.382       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[3]                                                                                      ;                ;              ;                  ; 18.694       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[1]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.386         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1]                                                                            ;                ;              ;                  ; 19.234       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[1] ;                ;              ;                  ; 18.201       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[1]                                                                                      ;                ;              ;                  ; 17.951       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; GPIO_0[1]                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 55.620         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  GPIO_0[1]                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2]                                                                               ;                ;              ;                  ; 19.231       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[2] ;                ;              ;                  ; 17.730       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[2]                                                                                   ;                ;              ;                  ; 18.659       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[6]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.833         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[6]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6]                                                                            ;                ;              ;                  ; 19.235       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[6] ;                ;              ;                  ; 17.922       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[6]                                                                                      ;                ;              ;                  ; 18.676       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[2]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.934         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2]                                                                            ;                ;              ;                  ; 19.238       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[2] ;                ;              ;                  ; 18.037       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[2]                                                                                      ;                ;              ;                  ; 18.659       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                            ; 63.739                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                    ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 32.111       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 31.628       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                            ; 63.962                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                    ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 32.110       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 31.852       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                        ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 71.713         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 19.202       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 19.238       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; 19.194       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|r_early_rst                                                                            ;                ;              ;                  ; 14.079       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; KEY[0]                                                                                                                                             ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; No                                                                                                                                                 ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 115.216        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                             ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                ;              ;                  ;              ;
;  KEY[0]                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 19.271       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 19.261       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; 19.190       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                             ;                ;              ;                  ; 19.187       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                             ;                ;              ;                  ; 19.292       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                             ;                ;              ;                  ; 19.015       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------+
; Fast 1100mV 0C Model Setup Summary            ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; CLOCK_50            ; -37.528 ; -629.184      ;
; altera_reserved_tck ; 13.256  ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -0.026 ; -0.026        ;
; altera_reserved_tck ; 0.018  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 16.055 ; 0.000         ;
; CLOCK_50            ; 17.016 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.205 ; 0.000         ;
; CLOCK_50            ; 0.430 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 8.435  ; 0.000             ;
; altera_reserved_tck ; 15.285 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; -0.088 ; 0.826 ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; -0.212 ; 0.668 ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; -0.088 ; 0.826 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 4.988  ; 6.870 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 4.988  ; 6.870 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.165  ; 1.219 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.972  ; 2.167 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.581  ; 1.608 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.592  ; 1.553 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 0.885  ; 2.028 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.622  ; 1.592 ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; 0.649  ; 1.643 ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.465  ; 1.506 ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; 0.972  ; 2.167 ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; 0.564  ; 1.550 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.829  ; 5.869 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.636  ; 4.922 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 0.729  ; -0.127 ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; 0.729  ; -0.127 ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; 0.622  ; -0.253 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 0.410  ; -0.617 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 0.305  ; -0.628 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.410  ; -0.617 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.133  ; -0.849 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.019  ; -0.925 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.016  ; -0.902 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.243 ; -1.268 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; -0.012 ; -0.943 ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; -0.048 ; -0.974 ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.133  ; -0.849 ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; -0.306 ; -1.354 ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; 0.014  ; -0.933 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.414  ; -0.326 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.297  ; -0.431 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 5.957 ; 6.304 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 5.957 ; 6.304 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 4.751 ; 5.002 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 5.250 ; 5.655 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.977 ; 5.283 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 5.203 ; 5.554 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.061 ; 5.406 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 5.104 ; 5.456 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 5.105 ; 5.461 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 5.250 ; 5.655 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 4.851 ; 5.033 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.655 ; 5.976 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.142 ; 3.174 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 4.155 ; 4.140 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 4.382 ; 4.601 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 4.945 ; 5.189 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 4.382 ; 4.601 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.461 ; 4.586 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.557 ; 4.758 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 4.778 ; 5.038 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 4.633 ; 4.863 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.672 ; 4.907 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.687 ; 4.945 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 4.809 ; 5.094 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 4.461 ; 4.586 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.148 ; 5.418 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.032 ; 3.057 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.596 ; 3.634 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.773
Worst Case Available Settling Time: 19.060 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                                                                                     ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                        ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2] ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2]                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[0]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                                                                                 ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; SW[4]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[0]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[1]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                       ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[5]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[7]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[3]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[1]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                       ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2]                                                                                                                                                                                                                                                                                                   ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[6]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; SW[2]                                                                                                                                                                                                                                                                                                           ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2]                                                                                                                                                                                                                                                                                             ; Not Calculated          ; Not Calculated         ; No                      ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                     ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                                                                                 ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; Not Calculated          ; Not Calculated         ; No                      ;
; KEY[0]                                                                                                                                                                                                                                                                                                          ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; Not Calculated          ; Not Calculated         ; No                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 19.060         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[0]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[0] ;                ;              ;                  ; 19.060       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[0]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 19.077         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[1]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[1] ;                ;              ;                  ; 19.077       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[1]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2]        ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                   ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                            ; 19.211         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                               ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                    ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                               ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|sr[2]        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|jdo[2] ;                ;              ;                  ; 19.211       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break|break_readreg[2]                                                                                                         ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; KEY[0]                                                                                                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 38.088         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  KEY[0]                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 19.304       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.784       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                  ; 38.354                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                     ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                          ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.272       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.082       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                  ; 38.362                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                     ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                          ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.282       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.080       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                               ; 38.364                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.276       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.088       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[4]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.004         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[4]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[4]                                                                            ;                ;              ;                  ; 19.300       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[4] ;                ;              ;                  ; 17.776       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[4]                                                                                      ;                ;              ;                  ; 17.928       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[0]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.051         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[0]                                                                            ;                ;              ;                  ; 19.090       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[0] ;                ;              ;                  ; 17.664       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[0]                                                                                      ;                ;              ;                  ; 18.297       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; KEY[1]                                                                    ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 55.152         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  KEY[1]                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[0]                                                                               ;                ;              ;                  ; 19.276       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[0] ;                ;              ;                  ; 17.579       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[0]                                                                                   ;                ;              ;                  ; 18.297       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; GPIO_0[0]                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 55.377         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  GPIO_0[0]                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[1]                                                                               ;                ;              ;                  ; 19.215       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[1] ;                ;              ;                  ; 17.974       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[1]                                                                                   ;                ;              ;                  ; 18.188       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[5]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.463         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[5]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[5]                                                                            ;                ;              ;                  ; 19.294       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[5] ;                ;              ;                  ; 17.966       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[5]                                                                                      ;                ;              ;                  ; 18.203       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[7]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.490         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[7]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[7]                                                                            ;                ;              ;                  ; 19.258       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[7] ;                ;              ;                  ; 18.252       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[7]                                                                                      ;                ;              ;                  ; 17.980       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[3]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.681         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[3]                                                                            ;                ;              ;                  ; 19.268       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[3] ;                ;              ;                  ; 17.584       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[3]                                                                                      ;                ;              ;                  ; 18.829       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[1]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 55.739         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[1]                                                                            ;                ;              ;                  ; 19.262       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[1] ;                ;              ;                  ; 18.289       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[1]                                                                                      ;                ;              ;                  ; 18.188       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                       ;
+-------------------------+---------------------------------------------------------------------------+
; Property                ; Value                                                                     ;
+-------------------------+---------------------------------------------------------------------------+
; Source Node             ; GPIO_0[1]                                                                 ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                            ;
; Included in Design MTBF ; No                                                                        ;
+-------------------------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 55.905         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
;  GPIO_0[1]                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_KEYin_pio:keyin_pio|readdata[2]                                                                               ;                ;              ;                  ; 19.260       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyin_pio_s1_translator|av_readdata_pre[2] ;                ;              ;                  ; 17.868       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[2]                                                                                   ;                ;              ;                  ; 18.777       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[6]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 56.140         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[6]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[6]                                                                            ;                ;              ;                  ; 19.266       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[6] ;                ;              ;                  ; 18.064       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[6]                                                                                      ;                ;              ;                  ; 18.810       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------+
; Property                ; Value                                                                           ;
+-------------------------+---------------------------------------------------------------------------------+
; Source Node             ; SW[2]                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                  ;
; Included in Design MTBF ; No                                                                              ;
+-------------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                ; 56.208         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                   ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_switches_pio:switches_pio|readdata[2]                                                                            ;                ;              ;                  ; 19.266       ;
;  RLC_game_system:cpuModule|RLC_game_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_pio_s1_translator|av_readdata_pre[2] ;                ;              ;                  ; 18.165       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|av_ld_byte0_data[2]                                                                                      ;                ;              ;                  ; 18.777       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                            ; 63.925                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                    ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 32.168       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 31.757       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                            ; 64.111                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                    ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 32.174       ;
;  RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 31.937       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                        ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                             ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                             ; 72.518         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                    ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 19.226       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 19.267       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; 19.217       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|r_early_rst                                                                            ;                ;              ;                  ; 14.808       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; KEY[0]                                                                                                                                             ;
; Synchronization Node    ; RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; No                                                                                                                                                 ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 115.395        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                             ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                ;              ;                  ;              ;
;  KEY[0]                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                ;              ;                  ;              ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 19.295       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 19.286       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; 19.223       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                             ;                ;              ;                  ; 19.205       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                             ;                ;              ;                  ; 19.324       ;
;  RLC_game_system:cpuModule|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                             ;                ;              ;                  ; 19.062       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+--------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack     ; -100.003  ; -0.026 ; 14.853   ; 0.205   ; 8.435               ;
;  CLOCK_50            ; -100.003  ; -0.026 ; 15.170   ; 0.430   ; 8.435               ;
;  altera_reserved_tck ; 10.011    ; 0.018  ; 14.853   ; 0.205   ; 15.285              ;
; Design-wide TNS      ; -1704.135 ; -0.026 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; -1704.135 ; -0.026 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; -0.063 ; 0.826  ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; -0.203 ; 0.668  ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; -0.063 ; 0.826  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 8.431  ; 10.355 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 8.431  ; 10.355 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.455  ; 1.279  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 1.801  ; 2.661  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 1.174  ; 1.779  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 1.289  ; 1.785  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 1.653  ; 2.426  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 1.409  ; 1.866  ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; 1.382  ; 1.906  ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.977  ; 1.615  ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; 1.801  ; 2.661  ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; 1.186  ; 1.676  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 6.341  ; 8.443  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.052  ; 7.087  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 1.377  ; 0.862  ; Rise       ; CLOCK_50            ;
;  GPIO_0[0]          ; CLOCK_50            ; 1.377  ; 0.862  ; Rise       ; CLOCK_50            ;
;  GPIO_0[1]          ; CLOCK_50            ; 1.215  ; 0.675  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 0.813  ; 0.044  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 0.568  ; -0.025 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.813  ; 0.044  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.354  ; -0.252 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.145  ; -0.400 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.016  ; -0.484 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.243 ; -0.904 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; -0.012 ; -0.539 ; Rise       ; CLOCK_50            ;
;  SW[4]              ; CLOCK_50            ; -0.048 ; -0.557 ; Rise       ; CLOCK_50            ;
;  SW[5]              ; CLOCK_50            ; 0.354  ; -0.252 ; Rise       ; CLOCK_50            ;
;  SW[6]              ; CLOCK_50            ; -0.306 ; -1.057 ; Rise       ; CLOCK_50            ;
;  SW[7]              ; CLOCK_50            ; 0.104  ; -0.416 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.790  ; 0.415  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.550  ; 0.197  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 10.505 ; 11.010 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 10.505 ; 11.010 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 8.452  ; 8.778  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 9.136  ; 9.689  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.699  ; 9.116  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 9.136  ; 9.596  ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 8.805  ; 9.292  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.870  ; 9.369  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.899  ; 9.395  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 9.109  ; 9.689  ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 8.568  ; 8.754  ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 10.534 ; 10.914 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.509  ; 5.570  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.414  ; 6.506  ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; GPIO_0[*]           ; CLOCK_50            ; 4.382 ; 4.601 ; Rise       ; CLOCK_50            ;
;  GPIO_0[14]         ; CLOCK_50            ; 4.945 ; 5.189 ; Rise       ; CLOCK_50            ;
;  GPIO_0[15]         ; CLOCK_50            ; 4.382 ; 4.601 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.461 ; 4.586 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.557 ; 4.758 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 4.778 ; 5.038 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 4.633 ; 4.863 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.672 ; 4.907 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.687 ; 4.945 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 4.809 ; 5.094 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 4.461 ; 4.586 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.148 ; 5.418 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.032 ; 3.057 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.596 ; 3.634 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-07 V                   ; 3.11 V              ; -0.0675 V           ; 0.176 V                              ; 0.182 V                              ; 5.82e-10 s                  ; 2.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-07 V                  ; 3.11 V             ; -0.0675 V          ; 0.176 V                             ; 0.182 V                             ; 5.82e-10 s                 ; 2.68e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.35e-06 V                   ; 3.69 V              ; -0.125 V            ; 0.384 V                              ; 0.202 V                              ; 4.63e-10 s                  ; 2.66e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 6.35e-06 V                  ; 3.69 V             ; -0.125 V           ; 0.384 V                             ; 0.202 V                             ; 4.63e-10 s                 ; 2.66e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000312 V                   ; 3.68 V              ; -0.0512 V           ; 0.226 V                              ; 0.205 V                              ; 5.93e-10 s                  ; 2.92e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 0.000312 V                  ; 3.68 V             ; -0.0512 V          ; 0.226 V                             ; 0.205 V                             ; 5.93e-10 s                 ; 2.92e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1736         ; 0          ; 26       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1736         ; 0          ; 26       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 790      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 790      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 666   ; 666  ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Jun 08 17:23:10 2017
Info: Command: quartus_sta DE1_SoC -c DE1_SoC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/RLC_game_system_cpu.sdc'
Info (332104): Reading SDC File: 'DE1_SoC.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: cpuModule|cpu|the_RLC_game_system_cpu_nios2_oci|the_RLC_game_system_cpu_nios2_ocimem|RLC_game_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -95.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -95.560           -1627.492 CLOCK_50 
    Info (332119):    10.011               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.050               0.000 CLOCK_50 
    Info (332119):     0.130               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.853               0.000 altera_reserved_tck 
    Info (332119):    15.170               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.613               0.000 altera_reserved_tck 
    Info (332119):     0.847               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 8.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.579               0.000 CLOCK_50 
    Info (332119):    15.432               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.773
    Info (332114): Worst Case Available Settling Time: 18.605 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: cpuModule|cpu|the_RLC_game_system_cpu_nios2_oci|the_RLC_game_system_cpu_nios2_ocimem|RLC_game_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -100.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -100.003           -1704.135 CLOCK_50 
    Info (332119):    10.193               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.036               0.000 CLOCK_50 
    Info (332119):     0.112               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.020               0.000 altera_reserved_tck 
    Info (332119):    15.375               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.597               0.000 altera_reserved_tck 
    Info (332119):     0.797               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 8.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.541               0.000 CLOCK_50 
    Info (332119):    15.405               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.773
    Info (332114): Worst Case Available Settling Time: 18.644 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: cpuModule|cpu|the_RLC_game_system_cpu_nios2_oci|the_RLC_game_system_cpu_nios2_ocimem|RLC_game_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -40.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -40.368            -677.193 CLOCK_50 
    Info (332119):    12.689               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.007              -0.007 CLOCK_50 
    Info (332119):     0.035               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.838               0.000 altera_reserved_tck 
    Info (332119):    16.635               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.221               0.000 altera_reserved_tck 
    Info (332119):     0.475               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 8.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.478               0.000 CLOCK_50 
    Info (332119):    15.289               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.773
    Info (332114): Worst Case Available Settling Time: 18.985 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: cpuModule|cpu|the_RLC_game_system_cpu_nios2_oci|the_RLC_game_system_cpu_nios2_ocimem|RLC_game_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: RLC_game_system:cpuModule|RLC_game_system_cpu:cpu|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -37.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -37.528            -629.184 CLOCK_50 
    Info (332119):    13.256               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.026              -0.026 CLOCK_50 
    Info (332119):     0.018               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.055               0.000 altera_reserved_tck 
    Info (332119):    17.016               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 altera_reserved_tck 
    Info (332119):     0.430               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 8.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.435               0.000 CLOCK_50 
    Info (332119):    15.285               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.773
    Info (332114): Worst Case Available Settling Time: 19.060 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.sta.smsg
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1343 megabytes
    Info: Processing ended: Thu Jun 08 17:23:49 2017
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:01:23


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.sta.smsg.


