   +----------------------------------------------------------------------------------------------------------------------------------------------+
   |                                                 proj Project Status (12/03/2009 - 10:12:01)                                                  |
   |----------------------------------------------------------------------------------------------------------------------------------------------|
   |Project File:        |proj.ise             |Implementation State:         |Placed and Routed                                                  |
   |---------------------+---------------------+------------------------------+-------------------------------------------------------------------|
   |Module Name:         |top                  |  * Errors:                   |X 1 Error                                                          |
   |---------------------+---------------------+------------------------------+-------------------------------------------------------------------|
   |Target Device:       |4vfx100ff1152-10     |  * Warnings:                 |42 Warnings                                                        |
   |---------------------+---------------------+------------------------------+-------------------------------------------------------------------|
   |Product Version:     |ISE 11.2             |  * Routing Results:          |X 767 Signals Not Completely Routed                                |
   |---------------------+---------------------+------------------------------+-------------------------------------------------------------------|
   |Design Goal:         |data unavailable     |  * Timing Constraints:       |X 1 Failing Constraint                                             |
   |---------------------+---------------------+------------------------------+-------------------------------------------------------------------|
   |Design Strategy:     |data unavailable     |  * Final Timing Score:       |208673 (Setup: 208673, Hold: 0, Component Switching Limit: 0)      |
   +----------------------------------------------------------------------------------------------------------------------------------------------+



   +----------------------------------------------------------------------------------------------------------------------------------------------+
   |                                                  Device Utilization Summary                                                   |           [-]|
   |----------------------------------------------------------------------------------------------------------------------------------------------|
   |Logic Utilization                                           |     Used     |    Available     |    Utilization     |         Note(s)          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |Number of Slice Flip Flops                                  |           142|            84,352|                  1%|                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |Number of 4 input LUTs                                      |           466|            84,352|                  1%|                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |Number of occupied Slices                                   |           255|            42,176|                  1%|                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |    Number of Slices containing only related logic          |           255|               255|                100%|                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |    Number of Slices containing unrelated logic             |             0|               255|                  0%|                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |Total Number of 4 input LUTs                                |           468|            84,352|                  1%|                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |    Number used as logic                                    |           448|                  |                    |                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |    Number used as a route-thru                             |             2|                  |                    |                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |    Number used as Shift registers                          |            18|                  |                    |                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |Number of bonded IOBs                                       |           105|               576|                 18%|                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |    IOB Flip Flops                                          |            65|                  |                    |                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |Number of BUFG/BUFGCTRLs                                    |             1|                32|                  3%|                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |    Number used as BUFGs                                    |             1|                  |                    |                          |
   |------------------------------------------------------------+--------------+------------------+--------------------+--------------------------|
   |Average Fanout of Non-Clock Nets                            |          2.46|                  |                    |                          |
   +----------------------------------------------------------------------------------------------------------------------------------------------+



   +----------------------------------------------------------------------------------------------------------------------------------------------+
   |                                                      Performance Summary                                                      |           [-]|
   |----------------------------------------------------------------------------------------------------------------------------------------------|
   |Final Timing Score:       |208673 (Setup: 208673, Hold: 0, Component Switching Limit: 0)       |Pinout Data:       |Pinout Report             |
   |--------------------------+--------------------------------------------------------------------+-------------------+--------------------------|
   |Routing Results:          |X 767 Signals Not Completely Routed                                 |Clock Data:        |Clock Report              |
   |--------------------------+--------------------------------------------------------------------+-------------------+--------------------------|
   |Timing Constraints:       |X 1 Failing Constraint                                              |                   |                          |
   +----------------------------------------------------------------------------------------------------------------------------------------------+



   +----------------------------------------------------------------------------------------------------------------------------------------------+
   |                                                       Detailed Reports                                                        |           [-]|
   |----------------------------------------------------------------------------------------------------------------------------------------------|
   |Report Name                         |Status        |Generated                     |Errors          |Warnings          |Infos                  |
   |------------------------------------+--------------+------------------------------+----------------+------------------+-----------------------|
   |Synthesis Report                    |Current       |Thu Nov 5 18:55:34 2009       |0               |39 Warnings       |0                      |
   |------------------------------------+--------------+------------------------------+----------------+------------------+-----------------------|
   |Translation Report                  |Current       |Thu Nov 5 18:55:43 2009       |0               |0                 |0                      |
   |------------------------------------+--------------+------------------------------+----------------+------------------+-----------------------|
   |Map Report                          |Current       |Thu Nov 5 18:55:57 2009       |0               |0                 |2 Infos                |
   |------------------------------------+--------------+------------------------------+----------------+------------------+-----------------------|
   |Place and Route Report              |Current       |Thu Nov 5 18:56:37 2009       |X 1 Error       |3 Warnings        |2 Infos                |
   |------------------------------------+--------------+------------------------------+----------------+------------------+-----------------------|
   |Power Report                        |              |                              |                |                  |                       |
   |------------------------------------+--------------+------------------------------+----------------+------------------+-----------------------|
   |Post-PAR Static Timing Report       |              |                              |                |                  |                       |
   |------------------------------------+--------------+------------------------------+----------------+------------------+-----------------------|
   |Bitgen Report                       |              |                              |                |                  |                       |
   +----------------------------------------------------------------------------------------------------------------------------------------------+



   +----------------------------------------------------------------------------------------------------------------------------------------------+
   |                                                       Secondary Reports                                                       |           [-]|
   |----------------------------------------------------------------------------------------------------------------------------------------------|
   |Report Name                                   |Status                                   |Generated                                            |
   +----------------------------------------------------------------------------------------------------------------------------------------------+

                                                        Date Generated: 12/03/2009 - 10:12:02
