
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: E:\develop\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: HOME-PC

Implementation : rev_2

# Written on Mon Dec  9 19:08:12 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Projects\hdl\chine-fpga\test\src\test.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start     Requested     Requested     Clock        Clock                Clock
Level     Clock     Frequency     Period        Type         Group                Load 
---------------------------------------------------------------------------------------
0 -       clk       24.0 MHz      41.667        declared     default_clkgroup     100  
=======================================================================================


Clock Load Summary
******************

          Clock     Source          Clock Pin       Non-clock Pin     Non-clock Pin                                  
Clock     Load      Pin             Seq Example     Seq Example       Comb Example                                   
---------------------------------------------------------------------------------------------------------------------
clk       100       clock(port)     sel.C           -                 serial_rx|recv_edge_derived_clock.I[0](keepbuf)
=====================================================================================================================
