library ieee ;
use ieee.std_logic_1164.all ;
use ieee.numeric_std.all ;

entity CPU_a_input_register_tb is
end CPU_a_input_register_tb ;

architecture testbench of CPU_a_input_register_tb is

	component CPU_a_input_register
		port(
			i_clk: in STD_LOGIC;
			i_sb_to_add: in STD_LOGIC;
			i_O_to_add: in STD_LOGIC;
			i_s_bus: in unsigned (7 downto 0);
			o_output: out unsigned (7 downto 0)
		);
	end component ;
	
	constant clk_period : time := 500ns ;