vhdl xil_defaultlib  \
"../../../bd/base/ip/base_ps7_0_0/base_ps7_0_0_sim_netlist.vhdl" \
"../../../bd/base/ip/base_rst_ps7_0_fclk0_0/sim/base_rst_ps7_0_fclk0_0.vhd" \
"../../../bd/base/sim/base.vhd" \
"c:/Users/osher/Vivado_Projects/AXIL_PIR_BD2/AXIL_PIR_BD2.srcs/sources_1/bd/base/ip/base_s00_regslice_0/base_s00_regslice_0_sim_netlist.vhdl" \
"c:/Users/osher/Vivado_Projects/AXIL_PIR_BD2/AXIL_PIR_BD2.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0_sim_netlist.vhdl" \
"../../../bd/base/ipshared/3fea/axil_pir.vhd" \
"../../../bd/base/ip/base_axil_pir_0_2/sim/base_axil_pir_0_2.vhd" \

nosort
