# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -debugDB main "+MEM_IMAGE=memory_image.txt" -do "add wave sim:/main/* ; run -all" 
# Start time: 17:49:00 on Jun 02,2023
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: ../rtl/main.sv(46): (vopt-2912) Port 'pc4' not found in module 'inst_f' (9th connection).
# ** Error: ../rtl/main.sv(59): (vopt-2912) Port 'pc_in_2_ex' not found in module 'id' (10th connection).
# ** Error: ../rtl/main.sv(59): (vopt-2912) Port 'rd_reg_value_2_ex' not found in module 'id' (14th connection).
# Optimization failed
# Error loading design
# End time: 17:49:01 on Jun 02,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
