.model rs_decoder_1
.inputs top^enable top^clk top^clrn top^k~0 top^k~1 top^k~2 top^k~3 top^k~4 \
 top^x~0 top^x~1 top^x~2 top^x~3 top^x~4
.outputs top^error~0 top^error~1 top^error~2 top^error~3 top^error~4\
 top^with_error top^valid

.names gnd
.names unconn
.names vcc
1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3418 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3358
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3358 top.rsdec_syn+x0^y0~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y0~0_FF_NODE top.rsdec_syn+x0^y11~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3548
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3234 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3548 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3488
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3488 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3428
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3428 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3368
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3368 top.rsdec_syn+x0^y11~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y11~0_FF_NODE top.rsdec_syn+x0^y10~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3543
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3216 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3543 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3483
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3483 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3423
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3423 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3363
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3363 top.rsdec_syn+x0^y10~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y10~0_FF_NODE top.rsdec_syn+x0^y9~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3593
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3343 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3593 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3533
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3533 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3473
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3473 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3413
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3413 top.rsdec_syn+x0^y9~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y9~0_FF_NODE top.rsdec_syn+x0^y8~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3588
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3329 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3588 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3528
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3528 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3468
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3468 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3408
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3408 top.rsdec_syn+x0^y8~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y8~0_FF_NODE top.rsdec_syn+x0^y7~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3583
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3315 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3583 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3523
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3523 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3463
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3463 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3403
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3403 top.rsdec_syn+x0^y7~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y7~0_FF_NODE top.rsdec_syn+x0^y6~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3578
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3302 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3578 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3518
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3518 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3458
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3458 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3398
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3398 top.rsdec_syn+x0^y6~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y6~0_FF_NODE top.rsdec_syn+x0^y5~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3573
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3290 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3573 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3513
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3513 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3453
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3453 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3393
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3393 top.rsdec_syn+x0^y5~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y5~0_FF_NODE top.rsdec_syn+x0^y4~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3568
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3278 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3568 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3508
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3508 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3448
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3448 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3388
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3388 top.rsdec_syn+x0^y4~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y4~0_FF_NODE top.rsdec_syn+x0^y3~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3563
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3268 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3563 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3503
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3503 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3443
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3443 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3383
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3383 top.rsdec_syn+x0^y3~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y3~0_FF_NODE top.rsdec_syn+x0^y2~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3558
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3260 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3558 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3498
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3498 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3438
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3438 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3378
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3378 top.rsdec_syn+x0^y2~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y2~0_FF_NODE top.rsdec_syn+x0^y1~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3553
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3253 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3553 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3493
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3493 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3433
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3433 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3373
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3373 top.rsdec_syn+x0^y1~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y1~0_FF_NODE top.rsdec_syn+x0^y0~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3538
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3145 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3538 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3478
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~0_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3478 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3418
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^y1~0_FF_NODE top.rsdec_syn+x0^y1~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m1+m1^BITWISE_XOR~6^LOGICAL_XOR~3258
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m1+m1^BITWISE_XOR~6^LOGICAL_XOR~3258 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3255
01 1
10 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3255 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3555 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3495
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3495 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3435
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3435 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3375
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3375 top.rsdec_syn+x0^y1~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y1~2_FF_NODE top.rsdec_syn+x0^y0~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3540
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3147 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3540 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3480
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3480 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3420
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3420 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3360
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3360 top.rsdec_syn+x0^y0~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y0~2_FF_NODE top.rsdec_syn+x0^y11~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3550
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3236 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3550 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3490
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3490 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3430
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3430 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3370
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3370 top.rsdec_syn+x0^y11~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y11~2_FF_NODE top.rsdec_syn+x0^y10~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3545
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3218 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3545 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3485
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3485 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3425
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3425 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3365
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3365 top.rsdec_syn+x0^y10~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y10~2_FF_NODE top.rsdec_syn+x0^y9~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3595
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3345 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3595 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3535
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3535 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3475
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3475 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3415
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3415 top.rsdec_syn+x0^y9~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y9~2_FF_NODE top.rsdec_syn+x0^y8~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3590
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3331 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3590 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3530
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3530 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3470
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3470 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3410
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3410 top.rsdec_syn+x0^y8~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y8~2_FF_NODE top.rsdec_syn+x0^y7~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3585
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3317 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3585 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3525
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3525 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3465
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3465 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3405
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3405 top.rsdec_syn+x0^y7~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y7~2_FF_NODE top.rsdec_syn+x0^y6~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3580
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3304 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3580 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3520
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3520 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3460
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3460 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3400
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3400 top.rsdec_syn+x0^y6~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y6~2_FF_NODE top.rsdec_syn+x0^y5~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3575
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3292 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3575 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3515
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3515 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3455
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3455 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3395
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3395 top.rsdec_syn+x0^y5~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y5~2_FF_NODE top.rsdec_syn+x0^y4~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3570
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3280 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3570 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3510
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3510 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3450
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3450 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3390
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3390 top.rsdec_syn+x0^y4~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y4~2_FF_NODE top.rsdec_syn+x0^y3~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3565
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3270 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3565 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3505
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3505 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3445
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3445 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3385
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3385 top.rsdec_syn+x0^y3~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y3~2_FF_NODE top.rsdec_syn+x0^y2~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3560
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3262 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3560 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3500
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3500 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3440
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3440 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3380
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3380 top.rsdec_syn+x0^y2~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y2~2_FF_NODE top.rsdec_syn+x0^y1~2_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3555
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^y2~2_FF_NODE top.rsdec_syn+x0^y2~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m2+m2^BITWISE_XOR~13^LOGICAL_XOR~3267
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m2+m2^BITWISE_XOR~13^LOGICAL_XOR~3267 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3262
01 1
10 1

.names top^BITWISE_OR~890^LOGICAL_OR~3212 top.rsdec_syn+x0^y2~2_FF_NODE top^BITWISE_OR~891^LOGICAL_OR~3207
1- 1
-1 1

.names top^BITWISE_OR~891^LOGICAL_OR~3207 top.rsdec_syn+x0^y3~2_FF_NODE top^BITWISE_OR~892^LOGICAL_OR~3202
1- 1
-1 1

.names top^BITWISE_OR~892^LOGICAL_OR~3202 top.rsdec_syn+x0^y4~2_FF_NODE top^BITWISE_OR~893^LOGICAL_OR~3197
1- 1
-1 1

.names top^BITWISE_OR~893^LOGICAL_OR~3197 top.rsdec_syn+x0^y5~2_FF_NODE top^BITWISE_OR~894^LOGICAL_OR~3192
1- 1
-1 1

.names top^BITWISE_OR~894^LOGICAL_OR~3192 top.rsdec_syn+x0^y6~2_FF_NODE top^BITWISE_OR~895^LOGICAL_OR~3187
1- 1
-1 1

.names top^BITWISE_OR~895^LOGICAL_OR~3187 top.rsdec_syn+x0^y7~2_FF_NODE top^BITWISE_OR~896^LOGICAL_OR~3182
1- 1
-1 1

.names top^BITWISE_OR~896^LOGICAL_OR~3182 top.rsdec_syn+x0^y8~2_FF_NODE top^BITWISE_OR~897^LOGICAL_OR~3177
1- 1
-1 1

.names top^BITWISE_OR~897^LOGICAL_OR~3177 top.rsdec_syn+x0^y9~2_FF_NODE top^BITWISE_OR~898^LOGICAL_OR~3172
1- 1
-1 1

.names top^BITWISE_OR~898^LOGICAL_OR~3172 top.rsdec_syn+x0^y10~2_FF_NODE top^BITWISE_OR~899^LOGICAL_OR~3167
1- 1
-1 1

.names top^BITWISE_OR~899^LOGICAL_OR~3167 top.rsdec_syn+x0^y11~2_FF_NODE top^BITWISE_OR~900^LOGICAL_OR~3162
1- 1
-1 1

.names top^BITWISE_OR~900^LOGICAL_OR~3160 top^BITWISE_OR~900^LOGICAL_OR~3161 top^BITWISE_OR~900^LOGICAL_OR~3162 top^BITWISE_OR~900^LOGICAL_OR~3163 top^BITWISE_OR~900^LOGICAL_OR~3164 top^LOGICAL_AND~901^BITWISE_OR~3157^LOGICAL_OR~3159
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top^LOGICAL_AND~901^BITWISE_OR~3156^LOGICAL_OR~3158 top^LOGICAL_AND~901^BITWISE_OR~3157^LOGICAL_OR~3159 top^LOGICAL_AND~901^LOGICAL_AND~3155
11 1

.names top^LOGICAL_AND~901^LOGICAL_AND~3155 gnd top^NOT_EQUAL~904^LOGICAL_XOR~3152^LOGICAL_XOR~3154
01 1
10 1

.names top^NOT_EQUAL~904^LOGICAL_XOR~3152^LOGICAL_XOR~3154 top^NOT_EQUAL~904^LOGICAL_OR~3153
1 1

.names top^NOT_EQUAL~904^LOGICAL_OR~3153 top^MULTI_PORT_MUX~903^LOGICAL_NOT~905 vcc gnd top^MULTI_PORT_MUX~903^MUX_2~3151
1-1- 1
-1-1 1

.names top^berl_enable_FF_NODE top^MULTI_PORT_MUX~903^MUX_2~3151 top^BITWISE_AND~834^LOGICAL_AND~986
11 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^berl_enable_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~987 top^MULTI_PORT_MUX~833^MUX_2~949
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^MULTI_PORT_MUX~830^MUX_2~946 top^MULTI_PORT_MUX~833^MUX_2~949 top^MULTI_PORT_MUX~828^MUX_2~907
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^berl_enable_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~907 top^MULTI_PORT_MUX~822^MUX_2~3649
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3649 top^MULTI_PORT_MUX~818^MUX_2~3610
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3610 top^berl_enable_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~831^LOGICAL_AND~3092 top^MULTI_PORT_MUX~830^LOGICAL_NOT~832 vcc top^berl_enable_FF_NODE top^MULTI_PORT_MUX~830^MUX_2~946
1-1- 1
-1-1 1

.names top^berl_enable_FF_NODE top^BITWISE_NOT~843^LOGICAL_NOT~3150 top^BITWISE_AND~844^LOGICAL_AND~1024
11 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1025 top^MULTI_PORT_MUX~849^MUX_2~1045 top^MULTI_PORT_MUX~842^MUX_2~987
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845
0 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^chien_load_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1046 top^MULTI_PORT_MUX~842^MUX_2~988
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3025 top^MULTI_PORT_MUX~842^MUX_2~988 top^MULTI_PORT_MUX~833^MUX_2~950
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^chien_load_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~950 top^MULTI_PORT_MUX~828^MUX_2~908
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^chien_load_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~908 top^MULTI_PORT_MUX~822^MUX_2~3650
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3650 top^MULTI_PORT_MUX~818^MUX_2~3611
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3611 top^chien_load_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 vcc top^chien_load_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3041
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3041 top^chien_load_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3025
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top^phase~12_FF_NODE top^BITWISE_AND~850^LOGICAL_AND~3053
11 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^berl_enable_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1045
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851
0 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^chien_load_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1046
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 vcc top^MULTI_PORT_MUX~852^MUX_2~3055 top^MULTI_PORT_MUX~849^MUX_2~1047
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^chien_search_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1047 top^MULTI_PORT_MUX~842^MUX_2~989
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^chien_search_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~989 top^MULTI_PORT_MUX~833^MUX_2~951
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^chien_search_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~951 top^MULTI_PORT_MUX~828^MUX_2~909
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^chien_search_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~909 top^MULTI_PORT_MUX~822^MUX_2~3651
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 vcc top^MULTI_PORT_MUX~822^MUX_2~3651 top^MULTI_PORT_MUX~818^MUX_2~3612
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3612 top^chien_search_FF_NODE re top^clk 3

.names top^chien_search_FF_NODE top^BITWISE_NOT~813^LOGICAL_NOT~3604 top^BITWISE_AND~814^LOGICAL_AND~3054
11 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^MULTI_PORT_MUX~854^MUX_2~3067 top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3055
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853
0 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^MINUS~884^LOGICAL_XNOR~3136 top^length2~0_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3056
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^length2~0_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3056 top^MULTI_PORT_MUX~849^MUX_2~1052
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^length2~0_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1052 top^MULTI_PORT_MUX~842^MUX_2~999
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3035 top^MULTI_PORT_MUX~842^MUX_2~999 top^MULTI_PORT_MUX~833^MUX_2~961
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^length2~0_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~961 top^MULTI_PORT_MUX~828^MUX_2~919
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length2~0_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~919 top^MULTI_PORT_MUX~822^MUX_2~3661
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 top^MINUS~821^LOGICAL_XNOR~3694 top^MULTI_PORT_MUX~822^MUX_2~3661 top^MULTI_PORT_MUX~818^MUX_2~3622
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3622 top^length2~0_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 top^length0~0_FF_NODE top^length2~0_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3047
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3047 top^length2~0_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3035
1-1- 1
-1-1 1

.names top^length2~0_FF_NODE gnd top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3124
00 1
11 1

.names top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3124 top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3125 top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3126 top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3127 top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3128 top^LOGICAL_EQUAL~861^LOGICAL_AND~3123
11111 1

.names top^LOGICAL_EQUAL~861^LOGICAL_AND~3123 top^LOGICAL_AND~862^BITWISE_OR~3119^LOGICAL_OR~3121
1 1

.names top^LOGICAL_AND~862^BITWISE_OR~3118^LOGICAL_OR~3120 top^LOGICAL_AND~862^BITWISE_OR~3119^LOGICAL_OR~3121 top^LOGICAL_AND~862^LOGICAL_AND~3117
11 1

.names top^LOGICAL_AND~862^LOGICAL_AND~3117 top^MULTI_PORT_MUX~859^LOGICAL_NOT~863 gnd top^shorten_FF_NODE top^MULTI_PORT_MUX~859^MUX_2~3116
1-1- 1
-1-1 1

.names top^enable top^MULTI_PORT_MUX~857^LOGICAL_NOT~858 top^shorten_FF_NODE top^MULTI_PORT_MUX~859^MUX_2~3116 top^MULTI_PORT_MUX~857^MUX_2~3110
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^shorten_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3110 top^MULTI_PORT_MUX~852^MUX_2~3061
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^shorten_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3061 top^MULTI_PORT_MUX~849^MUX_2~1070
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^shorten_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1070 top^MULTI_PORT_MUX~842^MUX_2~1017
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^shorten_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1017 top^MULTI_PORT_MUX~833^MUX_2~979
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^shorten_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~979 top^MULTI_PORT_MUX~828^MUX_2~937
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^shorten_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~937 top^MULTI_PORT_MUX~822^MUX_2~3679
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 vcc top^MULTI_PORT_MUX~822^MUX_2~3679 top^MULTI_PORT_MUX~818^MUX_2~3640
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3640 top^shorten_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top^BITWISE_NOT~813^LOGICAL_NOT~3604
0 1

.names top^shorten_FF_NODE vcc top^LOGICAL_EQUAL~860^LOGICAL_XNOR~3605^LOGICAL_XNOR~3607
00 1
11 1

.names top^LOGICAL_EQUAL~860^LOGICAL_XNOR~3605^LOGICAL_XNOR~3607 top^LOGICAL_EQUAL~860^LOGICAL_AND~3606
1 1

.names top^LOGICAL_EQUAL~860^LOGICAL_AND~3606 top^LOGICAL_AND~862^BITWISE_OR~3118^LOGICAL_OR~3120
1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^LOGICAL_NOT~635 top.rsdec_chien+x2^a0~0_FF_NODE top.rsdec_chien+x2^l0~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1378
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1378 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2063 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1883
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1883 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1703
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1703 top.rsdec_chien+x2^a0~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a0~0_FF_NODE top.rsdec_chien+x2^a1~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2258
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a1~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2258 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2078
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1421 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2078 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1898
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1898 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1718
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1718 top.rsdec_chien+x2^a1~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^LOGICAL_NOT~642 top.rsdec_chien+x2^a1~0_FF_NODE top.rsdec_chien+x2^l1~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1417
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1417 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2079 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1899
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1899 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1719
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1719 top.rsdec_chien+x2^a1~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^LOGICAL_NOT~642 top.rsdec_chien+x2^a1~1_FF_NODE top.rsdec_chien+x2^l1~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1418
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1418 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1421 top.rsdec_chien+x2.rsdec_chien_scale1+x1^BITWISE_XOR~365^LOGICAL_XOR~1416
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale1+x1^BITWISE_XOR~365^LOGICAL_XOR~1416 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2080 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1900
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1900 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1720
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1720 top.rsdec_chien+x2^a1~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^LOGICAL_NOT~642 top.rsdec_chien+x2^a1~2_FF_NODE top.rsdec_chien+x2^l1~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1419
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1419 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2081 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1901
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1901 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1721
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1721 top.rsdec_chien+x2^a1~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^LOGICAL_NOT~642 top.rsdec_chien+x2^a1~3_FF_NODE top.rsdec_chien+x2^l1~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1420
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1420 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2082 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1902
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1902 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1722
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1722 top.rsdec_chien+x2^a1~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^LOGICAL_NOT~642 top.rsdec_chien+x2^a1~4_FF_NODE top.rsdec_chien+x2^l1~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1421
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1421 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2318 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2138
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l1~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2138 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1958
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1958 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1778
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1778 top.rsdec_chien+x2^l1~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l1~0_FF_NODE top.rsdec_chien+x2^l2~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2323
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1427 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2323 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2143
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l2~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2143 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1963
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1963 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1783
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1783 top.rsdec_chien+x2^l2~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^LOGICAL_NOT~649 top.rsdec_chien+x2^a2~0_FF_NODE top.rsdec_chien+x2^l2~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1424
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1424 top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1427 top.rsdec_chien+x2.rsdec_chien_scale2+x2^BITWISE_XOR~371^LOGICAL_XOR~1422
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale2+x2^BITWISE_XOR~371^LOGICAL_XOR~1422 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2085 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1905
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1905 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1725
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1725 top.rsdec_chien+x2^a2~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^LOGICAL_NOT~649 top.rsdec_chien+x2^a2~2_FF_NODE top.rsdec_chien+x2^l2~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1426
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1426 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2087 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1907
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1907 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1727
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1727 top.rsdec_chien+x2^a2~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^LOGICAL_NOT~649 top.rsdec_chien+x2^a2~4_FF_NODE top.rsdec_chien+x2^l2~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1428
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1425 top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1428 top.rsdec_chien+x2.rsdec_chien_scale2+x2^BITWISE_XOR~372^LOGICAL_XOR~1423
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale2+x2^BITWISE_XOR~372^LOGICAL_XOR~1423 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2086 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1906
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1906 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1726
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1726 top.rsdec_chien+x2^a2~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^LOGICAL_NOT~649 top.rsdec_chien+x2^a2~3_FF_NODE top.rsdec_chien+x2^l2~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1427
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1427 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2083 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1903
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1903 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1723
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1723 top.rsdec_chien+x2^a2~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a2~0_FF_NODE top.rsdec_chien+x2^a3~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2268
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a3~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2268 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2088
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1434 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2088 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1908
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1908 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1728
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1728 top.rsdec_chien+x2^a3~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^LOGICAL_NOT~656 top.rsdec_chien+x2^a3~0_FF_NODE top.rsdec_chien+x2^l3~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1432
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1432 top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1435 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~379^LOGICAL_XOR~1429
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~379^LOGICAL_XOR~1429 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2091 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1911
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1911 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1731
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1731 top.rsdec_chien+x2^a3~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^LOGICAL_NOT~656 top.rsdec_chien+x2^a3~3_FF_NODE top.rsdec_chien+x2^l3~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1435
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1435 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2089 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1909
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1909 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1729
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1729 top.rsdec_chien+x2^a3~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^LOGICAL_NOT~656 top.rsdec_chien+x2^a3~1_FF_NODE top.rsdec_chien+x2^l3~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1433
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1433 top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1436 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~380^LOGICAL_XOR~1430
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~380^LOGICAL_XOR~1430 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2092 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1912
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1912 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1732
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1732 top.rsdec_chien+x2^a3~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^LOGICAL_NOT~656 top.rsdec_chien+x2^a3~4_FF_NODE top.rsdec_chien+x2^l3~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1436
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1434 top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1436 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~378^LOGICAL_XOR~1431
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~378^LOGICAL_XOR~1431 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2090 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1910
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1910 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1730
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1730 top.rsdec_chien+x2^a3~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^LOGICAL_NOT~656 top.rsdec_chien+x2^a3~2_FF_NODE top.rsdec_chien+x2^l3~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1434
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1434 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2328 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2148
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l3~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2148 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1968
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1968 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1788
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1788 top.rsdec_chien+x2^l3~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l3~0_FF_NODE top.rsdec_chien+x2^l4~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2333
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~386^LOGICAL_XOR~1438 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2333 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2153
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l4~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2153 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1973
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1973 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1793
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1793 top.rsdec_chien+x2^l4~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^LOGICAL_NOT~663 top.rsdec_chien+x2^a4~0_FF_NODE top.rsdec_chien+x2^l4~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1442
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1442 top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1445 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~390^LOGICAL_XOR~1437
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~390^LOGICAL_XOR~1437 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2097 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1917
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1917 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1737
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1737 top.rsdec_chien+x2^a4~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^LOGICAL_NOT~663 top.rsdec_chien+x2^a4~4_FF_NODE top.rsdec_chien+x2^l4~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1446
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1443 top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1446 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~386^LOGICAL_XOR~1438
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~386^LOGICAL_XOR~1438 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2093 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1913
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1913 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1733
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1733 top.rsdec_chien+x2^a4~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a4~0_FF_NODE top.rsdec_chien+x2^a5~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2278
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a5~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2278 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2098
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~396^LOGICAL_XOR~1447 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2098 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1918
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1918 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1738
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1738 top.rsdec_chien+x2^a5~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^LOGICAL_NOT~670 top.rsdec_chien+x2^a5~0_FF_NODE top.rsdec_chien+x2^l5~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1454
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1454 top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1457 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~396^LOGICAL_XOR~1447
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~396^LOGICAL_XOR~1447 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2338 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2158
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l5~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2158 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1978
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1978 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1798
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1798 top.rsdec_chien+x2^l5~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l5~0_FF_NODE top.rsdec_chien+x2^l6~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2343
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~408^LOGICAL_XOR~1465 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2343 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2163
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l6~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2163 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1983
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1983 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1803
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1803 top.rsdec_chien+x2^l6~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^LOGICAL_NOT~677 top.rsdec_chien+x2^a6~0_FF_NODE top.rsdec_chien+x2^l6~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1466
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1466 top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1469 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~409^LOGICAL_XOR~1459
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~409^LOGICAL_XOR~1459 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2104 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1924
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1924 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1744
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1744 top.rsdec_chien+x2^a6~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^LOGICAL_NOT~677 top.rsdec_chien+x2^a6~1_FF_NODE top.rsdec_chien+x2^l6~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1467
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1467 top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1468 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~410^LOGICAL_XOR~1462
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~410^LOGICAL_XOR~1462 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2105 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1925
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1925 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1745
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1745 top.rsdec_chien+x2^a6~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^LOGICAL_NOT~677 top.rsdec_chien+x2^a6~2_FF_NODE top.rsdec_chien+x2^l6~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1468
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1468 top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1470 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~408^LOGICAL_XOR~1465
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~408^LOGICAL_XOR~1465 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2103 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1923
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1923 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1743
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1743 top.rsdec_chien+x2^a6~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a6~0_FF_NODE top.rsdec_chien+x2^a7~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2288
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a7~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2288 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2108
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~421^LOGICAL_XOR~1475 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2108 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1928
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1928 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1748
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1748 top.rsdec_chien+x2^a7~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^LOGICAL_NOT~684 top.rsdec_chien+x2^a7~0_FF_NODE top.rsdec_chien+x2^l7~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1479
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1479 top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1480 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~423^LOGICAL_XOR~1472
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~423^LOGICAL_XOR~1472 top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1483 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~424^LOGICAL_XOR~1471
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~424^LOGICAL_XOR~1471 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2110 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1930
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1930 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1750
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1750 top.rsdec_chien+x2^a7~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^LOGICAL_NOT~684 top.rsdec_chien+x2^a7~2_FF_NODE top.rsdec_chien+x2^l7~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1481
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1481 top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1483 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~422^LOGICAL_XOR~1478
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~422^LOGICAL_XOR~1478 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2109 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1929
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1929 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1749
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1749 top.rsdec_chien+x2^a7~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^LOGICAL_NOT~684 top.rsdec_chien+x2^a7~1_FF_NODE top.rsdec_chien+x2^l7~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1480
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1480 top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1482 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~420^LOGICAL_XOR~1476
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~420^LOGICAL_XOR~1476 top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1483 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~421^LOGICAL_XOR~1475
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~421^LOGICAL_XOR~1475 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2348 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2168
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l7~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2168 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1988
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1988 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1808
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1808 top.rsdec_chien+x2^l7~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l7~0_FF_NODE top.rsdec_chien+x2^l8~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2353
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~434^LOGICAL_XOR~1484 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2353 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2173
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l8~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2173 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1993
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1993 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1813
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1813 top.rsdec_chien+x2^l8~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^LOGICAL_NOT~691 top.rsdec_chien+x2^a8~0_FF_NODE top.rsdec_chien+x2^l8~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1493
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1493 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1495 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~433^LOGICAL_XOR~1485
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~433^LOGICAL_XOR~1485 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1496 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~434^LOGICAL_XOR~1484
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~434^LOGICAL_XOR~1484 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2113 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1933
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1933 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1753
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1753 top.rsdec_chien+x2^a8~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a8~0_FF_NODE top.rsdec_chien+x2^a9~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2298
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a9~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2298 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2118
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~447^LOGICAL_XOR~1504 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2118 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1938
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1938 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1758
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1758 top.rsdec_chien+x2^a9~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^LOGICAL_NOT~698 top.rsdec_chien+x2^a9~0_FF_NODE top.rsdec_chien+x2^l9~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1507
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1507 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1509 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~448^LOGICAL_XOR~1499
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~448^LOGICAL_XOR~1499 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1510 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~449^LOGICAL_XOR~1498
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~449^LOGICAL_XOR~1498 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2119 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1939
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1939 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1759
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1759 top.rsdec_chien+x2^a9~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^LOGICAL_NOT~698 top.rsdec_chien+x2^a9~1_FF_NODE top.rsdec_chien+x2^l9~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1508
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1508 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1509 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~447^LOGICAL_XOR~1504
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~447^LOGICAL_XOR~1504 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2358 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2178
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l9~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2178 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1998
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1998 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1818
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1818 top.rsdec_chien+x2^l9~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l9~0_FF_NODE top.rsdec_chien+x2^l10~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2308
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~462^LOGICAL_XOR~1383 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2308 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2128
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l10~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2128 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1948
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1948 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1768
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1768 top.rsdec_chien+x2^l10~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^LOGICAL_NOT~705 top.rsdec_chien+x2^a10~0_FF_NODE top.rsdec_chien+x2^l10~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1393
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1393 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1394 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~461^LOGICAL_XOR~1384
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~461^LOGICAL_XOR~1384 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1397 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~462^LOGICAL_XOR~1383
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~462^LOGICAL_XOR~1383 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2068 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1888
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1888 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1708
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1708 top.rsdec_chien+x2^a10~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a10~0_FF_NODE top.rsdec_chien+x2^a11~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2253
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a11~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2253 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2073
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~477^LOGICAL_XOR~1398 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2073 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1893
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 vcc top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1893 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1713
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1713 top.rsdec_chien+x2^a11~0_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^LOGICAL_NOT~712 top.rsdec_chien+x2^a11~0_FF_NODE top.rsdec_chien+x2^l11~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1411
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1411 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1414 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~476^LOGICAL_XOR~1399
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~476^LOGICAL_XOR~1399 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1415 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~477^LOGICAL_XOR~1398
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~477^LOGICAL_XOR~1398 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2313 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2133
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l11~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2133 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1953
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1953 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1773
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1773 top.rsdec_chien+x2^l11~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l10~0_FF_NODE top.rsdec_chien+x2^l11~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2313
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1554 top.rsdec_chien+x2^l11~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1549
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1524 top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1549 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1519
00 1
11 1

.names top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1519 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1520 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1521 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1522 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1523 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_AND~1518
11111 1

.names top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_AND~1518 top.rsdec_chien+x2^MULTI_PORT_MUX~763^LOGICAL_NOT~765 top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[0] gnd top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1512
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_AND~1518 top.rsdec_chien+x2^MULTI_PORT_MUX~763^LOGICAL_NOT~765
0 1

.names top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_AND~1518 top.rsdec_chien+x2^MULTI_PORT_MUX~763^LOGICAL_NOT~765 top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[1] gnd top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1513
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_AND~1518 top.rsdec_chien+x2^MULTI_PORT_MUX~763^LOGICAL_NOT~765 top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[2] gnd top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1514
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_AND~1518 top.rsdec_chien+x2^MULTI_PORT_MUX~763^LOGICAL_NOT~765 top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[3] gnd top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1515
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_AND~1518 top.rsdec_chien+x2^MULTI_PORT_MUX~763^LOGICAL_NOT~765 top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[4] gnd top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1516
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1411 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1412 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~478^LOGICAL_XOR~1401
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~478^LOGICAL_XOR~1401 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1415 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~479^LOGICAL_XOR~1400
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~479^LOGICAL_XOR~1400 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2074 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1894
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1894 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1714
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1714 top.rsdec_chien+x2^a11~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^LOGICAL_NOT~712 top.rsdec_chien+x2^a11~1_FF_NODE top.rsdec_chien+x2^l11~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1412
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1411 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1412 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~480^LOGICAL_XOR~1405
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~480^LOGICAL_XOR~1405 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1413 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~481^LOGICAL_XOR~1404
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~481^LOGICAL_XOR~1404 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1414 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~482^LOGICAL_XOR~1403
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~482^LOGICAL_XOR~1403 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1415 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~483^LOGICAL_XOR~1402
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~483^LOGICAL_XOR~1402 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2075 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1895
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1895 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1715
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1715 top.rsdec_chien+x2^a11~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^LOGICAL_NOT~712 top.rsdec_chien+x2^a11~2_FF_NODE top.rsdec_chien+x2^l11~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1413
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1412 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1413 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~484^LOGICAL_XOR~1408
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~484^LOGICAL_XOR~1408 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1414 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~485^LOGICAL_XOR~1407
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~485^LOGICAL_XOR~1407 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1415 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~486^LOGICAL_XOR~1406
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~486^LOGICAL_XOR~1406 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2076 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1896
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1896 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1716
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1716 top.rsdec_chien+x2^a11~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^LOGICAL_NOT~712 top.rsdec_chien+x2^a11~3_FF_NODE top.rsdec_chien+x2^l11~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1414
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1413 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1414 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~487^LOGICAL_XOR~1410
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~487^LOGICAL_XOR~1410 top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1415 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~488^LOGICAL_XOR~1409
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~488^LOGICAL_XOR~1409 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2077 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1897
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1897 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1717
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1717 top.rsdec_chien+x2^a11~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^LOGICAL_NOT~712 top.rsdec_chien+x2^a11~4_FF_NODE top.rsdec_chien+x2^l11~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^MUX_2~1415
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a11~4_FF_NODE top.rsdec_chien+x2^a0~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2247
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a0~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2247 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2067
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1382 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2067 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1887
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1887 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1707
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1707 top.rsdec_chien+x2^a0~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^LOGICAL_NOT~635 top.rsdec_chien+x2^a0~4_FF_NODE top.rsdec_chien+x2^l0~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1382
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1382 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2307 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2127
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l0~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2127 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1947
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1947 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1767
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1767 top.rsdec_chien+x2^l0~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l0~4_FF_NODE top.rsdec_chien+x2^l1~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2322
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1420 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2322 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2142
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l1~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2142 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1962
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1962 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1782
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1782 top.rsdec_chien+x2^l1~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l1~4_FF_NODE top.rsdec_chien+x2^l2~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2327
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1426 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2327 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2147
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l2~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2147 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1967
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1967 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1787
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1787 top.rsdec_chien+x2^l2~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l2~4_FF_NODE top.rsdec_chien+x2^l3~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2332
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~380^LOGICAL_XOR~1430 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2332 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2152
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l3~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2152 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1972
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1972 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1792
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1792 top.rsdec_chien+x2^l3~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l3~4_FF_NODE top.rsdec_chien+x2^l4~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2337
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~390^LOGICAL_XOR~1437 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2337 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2157
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l4~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2157 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1977
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1977 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1797
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1797 top.rsdec_chien+x2^l4~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l4~4_FF_NODE top.rsdec_chien+x2^l5~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2342
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~402^LOGICAL_XOR~1453 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2342 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2162
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l5~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2162 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1982
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1982 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1802
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1802 top.rsdec_chien+x2^l5~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^LOGICAL_NOT~670 top.rsdec_chien+x2^a5~4_FF_NODE top.rsdec_chien+x2^l5~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1458
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1455 top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1458 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~397^LOGICAL_XOR~1450
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~397^LOGICAL_XOR~1450 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2099 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1919
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1919 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1739
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1739 top.rsdec_chien+x2^a5~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^LOGICAL_NOT~670 top.rsdec_chien+x2^a5~1_FF_NODE top.rsdec_chien+x2^l5~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1455
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1455 top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1457 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~400^LOGICAL_XOR~1452
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~400^LOGICAL_XOR~1452 top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1458 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~401^LOGICAL_XOR~1451
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~401^LOGICAL_XOR~1451 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2101 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1921
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1921 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1741
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1741 top.rsdec_chien+x2^a5~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^LOGICAL_NOT~670 top.rsdec_chien+x2^a5~3_FF_NODE top.rsdec_chien+x2^l5~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1457
1-1- 1
-1-1 1

.names top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~398^LOGICAL_XOR~1449 top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1457 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~399^LOGICAL_XOR~1448
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~399^LOGICAL_XOR~1448 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2100 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1920
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1920 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1740
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1740 top.rsdec_chien+x2^a5~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^LOGICAL_NOT~670 top.rsdec_chien+x2^a5~2_FF_NODE top.rsdec_chien+x2^l5~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1456
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1454 top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1456 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~398^LOGICAL_XOR~1449
01 1
10 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1456 top.rsdec_chien+x2^MULTI_PORT_MUX~669^MUX_2~1458 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~402^LOGICAL_XOR~1453
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~402^LOGICAL_XOR~1453 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2102 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1922
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1922 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1742
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1742 top.rsdec_chien+x2^a5~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a5~4_FF_NODE top.rsdec_chien+x2^a6~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2287
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a6~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2287 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2107
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~414^LOGICAL_XOR~1463 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2107 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1927
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1927 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1747
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1747 top.rsdec_chien+x2^a6~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^LOGICAL_NOT~677 top.rsdec_chien+x2^a6~4_FF_NODE top.rsdec_chien+x2^l6~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1470
1-1- 1
-1-1 1

.names top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~413^LOGICAL_XOR~1464 top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1470 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~414^LOGICAL_XOR~1463
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~414^LOGICAL_XOR~1463 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2347 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2167
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l6~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2167 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1987
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1987 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1807
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1807 top.rsdec_chien+x2^l6~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l6~4_FF_NODE top.rsdec_chien+x2^l7~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2352
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~427^LOGICAL_XOR~1473 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2352 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2172
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l7~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2172 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1992
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1992 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1812
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1812 top.rsdec_chien+x2^l7~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^LOGICAL_NOT~684 top.rsdec_chien+x2^a7~4_FF_NODE top.rsdec_chien+x2^l7~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1483
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l7~4_FF_NODE top.rsdec_chien+x2^l8~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2357
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~441^LOGICAL_XOR~1492 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2357 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2177
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l8~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2177 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1997
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1997 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1817
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1817 top.rsdec_chien+x2^l8~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^LOGICAL_NOT~691 top.rsdec_chien+x2^a8~4_FF_NODE top.rsdec_chien+x2^l8~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1497
1-1- 1
-1-1 1

.names top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~435^LOGICAL_XOR~1491 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1497 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~436^LOGICAL_XOR~1490
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~436^LOGICAL_XOR~1490 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2114 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1934
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1934 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1754
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1754 top.rsdec_chien+x2^a8~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^LOGICAL_NOT~691 top.rsdec_chien+x2^a8~1_FF_NODE top.rsdec_chien+x2^l8~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1494
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1494 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1496 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~435^LOGICAL_XOR~1491
01 1
10 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1493 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1494 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~439^LOGICAL_XOR~1489
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~439^LOGICAL_XOR~1489 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1497 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~440^LOGICAL_XOR~1488
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~440^LOGICAL_XOR~1488 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2116 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1936
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1936 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1756
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1756 top.rsdec_chien+x2^a8~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^LOGICAL_NOT~691 top.rsdec_chien+x2^a8~3_FF_NODE top.rsdec_chien+x2^l8~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1496
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1493 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1496 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~437^LOGICAL_XOR~1487
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~437^LOGICAL_XOR~1487 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1497 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~438^LOGICAL_XOR~1486
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~438^LOGICAL_XOR~1486 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2115 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1935
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1935 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1755
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1755 top.rsdec_chien+x2^a8~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^LOGICAL_NOT~691 top.rsdec_chien+x2^a8~2_FF_NODE top.rsdec_chien+x2^l8~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1495
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1494 top.rsdec_chien+x2^MULTI_PORT_MUX~690^MUX_2~1495 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~441^LOGICAL_XOR~1492
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~441^LOGICAL_XOR~1492 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2117 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1937
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1937 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1757
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1757 top.rsdec_chien+x2^a8~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a8~4_FF_NODE top.rsdec_chien+x2^a9~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2302
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a9~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2302 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2122
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~455^LOGICAL_XOR~1502 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2122 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1942
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1942 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1762
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1762 top.rsdec_chien+x2^a9~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^LOGICAL_NOT~698 top.rsdec_chien+x2^a9~4_FF_NODE top.rsdec_chien+x2^l9~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1511
1-1- 1
-1-1 1

.names top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~450^LOGICAL_XOR~1506 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1511 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~451^LOGICAL_XOR~1505
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~451^LOGICAL_XOR~1505 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2120 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1940
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1940 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1760
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1760 top.rsdec_chien+x2^a9~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^LOGICAL_NOT~698 top.rsdec_chien+x2^a9~2_FF_NODE top.rsdec_chien+x2^l9~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1509
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1509 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1510 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~450^LOGICAL_XOR~1506
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a9~2_FF_NODE top.rsdec_chien+x2^a10~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2250
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a10~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2250 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2070
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~466^LOGICAL_XOR~1388 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2070 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1890
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1890 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1710
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1710 top.rsdec_chien+x2^a10~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^LOGICAL_NOT~705 top.rsdec_chien+x2^a10~2_FF_NODE top.rsdec_chien+x2^l10~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1395
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1394 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1395 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~463^LOGICAL_XOR~1387
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~463^LOGICAL_XOR~1387 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2069 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1889
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1889 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1709
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1709 top.rsdec_chien+x2^a10~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^LOGICAL_NOT~705 top.rsdec_chien+x2^a10~1_FF_NODE top.rsdec_chien+x2^l10~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1394
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1394 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1395 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~464^LOGICAL_XOR~1390
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~464^LOGICAL_XOR~1390 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1396 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~465^LOGICAL_XOR~1389
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~465^LOGICAL_XOR~1389 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1397 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~466^LOGICAL_XOR~1388
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~466^LOGICAL_XOR~1388 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2310 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2130
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l10~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2130 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1950
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1950 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1770
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1770 top.rsdec_chien+x2^l10~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l10~2_FF_NODE top.rsdec_chien+x2^l11~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2315
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~483^LOGICAL_XOR~1402 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2315 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2135
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l11~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2135 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1955
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1955 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1775
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1775 top.rsdec_chien+x2^l11~2_FF_NODE re top^clk 3

.names top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1556 top.rsdec_chien+x2^l11~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1551
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1526 top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1551 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1521
00 1
11 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l9~2_FF_NODE top.rsdec_chien+x2^l10~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2310
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1531 top.rsdec_chien+x2^l10~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1526
01 1
10 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~864^LOGICAL_NOT~865 top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1526 top.rsdec_berl+x1^D~2_FF_NODE top^MULTI_PORT_MUX~864^MUX_2~2662
1-1- 1
-1-1 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2447
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2445 top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2446 top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2447 top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2448 top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2449 top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_AND~2444
11111 1

.names top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_AND~2444 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_AND~2451 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_AND~2458 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_AND~2465 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_AND~2472 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_AND~2479 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_AND~2486 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_AND~2493 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_AND~2500 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_AND~2507 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_AND~2514 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_AND~2521 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_AND~2528 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_AND~2535 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_AND~2542 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_AND~2549 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_AND~2556 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_AND~2563 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_AND~2570 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_AND~2577 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_AND~2584 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_AND~2591 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_AND~2598 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_AND~2605 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_AND~2612 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_AND~2619 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_AND~2626 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_AND~2633 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_AND~2640 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_AND~2647 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_AND~2654 vcc gnd vcc gnd vcc vcc vcc gnd vcc vcc gnd gnd gnd vcc vcc vcc vcc vcc gnd gnd vcc vcc gnd vcc gnd gnd vcc gnd gnd gnd gnd top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2438
1------------------------------1------------------------------ 1
-1------------------------------1----------------------------- 1
--1------------------------------1---------------------------- 1
---1------------------------------1--------------------------- 1
----1------------------------------1-------------------------- 1
-----1------------------------------1------------------------- 1
------1------------------------------1------------------------ 1
-------1------------------------------1----------------------- 1
--------1------------------------------1---------------------- 1
---------1------------------------------1--------------------- 1
----------1------------------------------1-------------------- 1
-----------1------------------------------1------------------- 1
------------1------------------------------1------------------ 1
-------------1------------------------------1----------------- 1
--------------1------------------------------1---------------- 1
---------------1------------------------------1--------------- 1
----------------1------------------------------1-------------- 1
-----------------1------------------------------1------------- 1
------------------1------------------------------1------------ 1
-------------------1------------------------------1----------- 1
--------------------1------------------------------1---------- 1
---------------------1------------------------------1--------- 1
----------------------1------------------------------1-------- 1
-----------------------1------------------------------1------- 1
------------------------1------------------------------1------ 1
-------------------------1------------------------------1----- 1
--------------------------1------------------------------1---- 1
---------------------------1------------------------------1--- 1
----------------------------1------------------------------1-- 1
-----------------------------1------------------------------1- 1
------------------------------1------------------------------1 1

.names top^chien_load_FF_NODE top^MULTI_PORT_MUX~871^LOGICAL_NOT~872 top.rsdec_chien+x2^a11~0_FF_NODE top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2438 top^MULTI_PORT_MUX~871^MUX_2~2433
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^LOGICAL_NOT~203 top.rsdec_syn+x0^y11~0_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2433 top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2423
1-1- 1
-1-1 1


.subckt mult_5_5_10\
 a[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2423\
 a[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2424\
 a[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2425\
 a[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2426\
 a[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2427\
 b[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2784\
 b[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2785\
 b[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2786\
 b[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2787\
 b[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2788\
 out[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[0]\
 out[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[1]\
 out[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[2]\
 out[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[3]\
 out[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[4]\
 out[5]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[5]\
 out[6]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[6]\
 out[7]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[7]\
 out[8]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[8]\
 out[9]=top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[9]

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~323^LOGICAL_NOT~324 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[0] top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2774 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1326
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1326 top.rsdec_berl+x1^B0~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1131
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 vcc top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1131 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2849
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2849 top.rsdec_berl+x1^B0~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B0~0_FF_NODE top.rsdec_berl+x1^B1~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1141
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1141 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2859
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2859 top.rsdec_berl+x1^B1~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B1~0_FF_NODE top.rsdec_berl+x1^B2~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1146
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1146 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2864
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2864 top.rsdec_berl+x1^B2~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B2~0_FF_NODE top.rsdec_berl+x1^B3~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1151
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1151 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2869
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2869 top.rsdec_berl+x1^B3~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B3~0_FF_NODE top.rsdec_berl+x1^B4~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1156
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1156 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2874
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2874 top.rsdec_berl+x1^B4~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B4~0_FF_NODE top.rsdec_berl+x1^B5~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1161
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1161 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2879
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2879 top.rsdec_berl+x1^B5~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B5~0_FF_NODE top.rsdec_berl+x1^B6~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1166
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1166 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2884
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2884 top.rsdec_berl+x1^B6~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B6~0_FF_NODE top.rsdec_berl+x1^B7~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1171
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1171 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2889
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2889 top.rsdec_berl+x1^B7~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B7~0_FF_NODE top.rsdec_berl+x1^B8~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1176
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1176 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2894
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2894 top.rsdec_berl+x1^B8~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B8~0_FF_NODE top.rsdec_berl+x1^B9~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1181
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1181 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2899
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2899 top.rsdec_berl+x1^B9~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B9~0_FF_NODE top.rsdec_berl+x1^B10~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1136
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1136 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2854
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2854 top.rsdec_berl+x1^B10~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~326^LOGICAL_NOT~3601 top.rsdec_berl+x1^MULTI_PORT_MUX~325^LOGICAL_NOT~327 top.rsdec_berl+x1^B10~0_FF_NODE gnd top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2774
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^LOGICAL_NOT~176 top.rsdec_berl+x1^lambda0~0_FF_NODE top.rsdec_berl+x1^B10~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2779
1-1- 1
-1-1 1


.subckt mult_5_5_10\
 a[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1368\
 a[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1369\
 a[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1370\
 a[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1371\
 a[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1372\
 b[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2779\
 b[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2780\
 b[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2781\
 b[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2782\
 b[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2783\
 out[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[0]\
 out[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[1]\
 out[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[2]\
 out[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[3]\
 out[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[4]\
 out[5]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[5]\
 out[6]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[6]\
 out[7]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[7]\
 out[8]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[8]\
 out[9]=top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[9]

.names top.rsdec_berl+x1^lambda11~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[0] top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1358
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~320^LOGICAL_NOT~3600 top.rsdec_berl+x1^MULTI_PORT_MUX~319^LOGICAL_NOT~321 top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1358 top.rsdec_berl+x1^lambda11~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1353
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1353 top.rsdec_berl+x1^lambda0~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1186
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 vcc top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1186 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2904
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2904 top.rsdec_berl+x1^lambda0~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda0~0_FF_NODE top.rsdec_berl+x1^lambda1~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1201
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1201 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2919
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2919 top.rsdec_berl+x1^lambda1~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda1~0_FF_NODE top.rsdec_berl+x1^lambda2~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1206
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1206 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2924
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2924 top.rsdec_berl+x1^lambda2~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda2~0_FF_NODE top.rsdec_berl+x1^lambda3~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1211
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1211 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2929
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2929 top.rsdec_berl+x1^lambda3~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda3~0_FF_NODE top.rsdec_berl+x1^lambda4~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1216
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1216 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2934
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2934 top.rsdec_berl+x1^lambda4~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda4~0_FF_NODE top.rsdec_berl+x1^lambda5~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1221
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1221 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2939
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2939 top.rsdec_berl+x1^lambda5~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda5~0_FF_NODE top.rsdec_berl+x1^lambda6~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1226
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1226 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2944
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2944 top.rsdec_berl+x1^lambda6~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda6~0_FF_NODE top.rsdec_berl+x1^lambda7~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1231
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1231 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2949
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2949 top.rsdec_berl+x1^lambda7~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda7~0_FF_NODE top.rsdec_berl+x1^lambda8~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1236
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1236 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2954
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2954 top.rsdec_berl+x1^lambda8~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda8~0_FF_NODE top.rsdec_berl+x1^lambda9~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1241
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1241 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2959
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2959 top.rsdec_berl+x1^lambda9~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda9~0_FF_NODE top.rsdec_berl+x1^lambda10~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1191
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1191 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2909
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2909 top.rsdec_berl+x1^lambda10~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda10~0_FF_NODE top.rsdec_berl+x1^lambda11~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1196
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1196 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2914
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2914 top.rsdec_berl+x1^lambda11~0_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^LOGICAL_NOT~196 top.rsdec_berl+x1^lambda1~0_FF_NODE top.rsdec_berl+x1^lambda11~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2784
1-1- 1
-1-1 1


.subckt mult_5_5_10 a[0]=top.rsdec_syn+x0^y1~0_FF_NODE\
 a[1]=top.rsdec_syn+x0^y1~1_FF_NODE a[2]=top.rsdec_syn+x0^y1~2_FF_NODE\
 a[3]=top.rsdec_syn+x0^y1~3_FF_NODE a[4]=top.rsdec_syn+x0^y1~4_FF_NODE\
 b[0]=top.rsdec_berl+x1^lambda11~0_FF_NODE\
 b[1]=top.rsdec_berl+x1^lambda11~1_FF_NODE\
 b[2]=top.rsdec_berl+x1^lambda11~2_FF_NODE\
 b[3]=top.rsdec_berl+x1^lambda11~3_FF_NODE\
 b[4]=top.rsdec_berl+x1^lambda11~4_FF_NODE\
 out[0]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[0]\
 out[1]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[1]\
 out[2]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[2]\
 out[3]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[3]\
 out[4]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[4]\
 out[5]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[5]\
 out[6]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[6]\
 out[7]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[7]\
 out[8]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[8]\
 out[9]=top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[9]

.names top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2724 top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[0] top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2719
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^LOGICAL_NOT~348 top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2719 top.rsdec_berl+x1^D~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2714
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2714 top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2706
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2706 top.rsdec_berl+x1^D~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^D~0_FF_NODE gnd top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1348
01 1
10 1

.names top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1348 top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1349 top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1350 top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1351 top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1352 top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_OR~1347
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_OR~1347 top.rsdec_berl+x1^LOGICAL_AND~310^BITWISE_OR~1342^LOGICAL_OR~1344
1 1

.names top.rsdec_berl+x1^LOGICAL_AND~310^BITWISE_OR~1342^LOGICAL_OR~1344 top.rsdec_berl+x1^LOGICAL_AND~310^BITWISE_OR~1343^LOGICAL_OR~1345 top.rsdec_berl+x1^LOGICAL_AND~310^LOGICAL_AND~1341
11 1

.names top.rsdec_berl+x1^LOGICAL_AND~310^LOGICAL_AND~1341 top.rsdec_berl+x1^MULTI_PORT_MUX~307^LOGICAL_NOT~311 vcc gnd top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~323^LOGICAL_NOT~324
0 1

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~323^LOGICAL_NOT~324 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[1] top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2775 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1327
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1327 top.rsdec_berl+x1^B0~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1132
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1132 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2850
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2850 top.rsdec_berl+x1^B0~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B0~1_FF_NODE top.rsdec_berl+x1^B1~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1142
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1142 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2860
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2860 top.rsdec_berl+x1^B1~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B1~1_FF_NODE top.rsdec_berl+x1^B2~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1147
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1147 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2865
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2865 top.rsdec_berl+x1^B2~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B2~1_FF_NODE top.rsdec_berl+x1^B3~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1152
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1152 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2870
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2870 top.rsdec_berl+x1^B3~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B3~1_FF_NODE top.rsdec_berl+x1^B4~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1157
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1157 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2875
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2875 top.rsdec_berl+x1^B4~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B4~1_FF_NODE top.rsdec_berl+x1^B5~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1162
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1162 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2880
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2880 top.rsdec_berl+x1^B5~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B5~1_FF_NODE top.rsdec_berl+x1^B6~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1167
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1167 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2885
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2885 top.rsdec_berl+x1^B6~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B6~1_FF_NODE top.rsdec_berl+x1^B7~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1172
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1172 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2890
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2890 top.rsdec_berl+x1^B7~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B7~1_FF_NODE top.rsdec_berl+x1^B8~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1177
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1177 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2895
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2895 top.rsdec_berl+x1^B8~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B8~1_FF_NODE top.rsdec_berl+x1^B9~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1182
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1182 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2900
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2900 top.rsdec_berl+x1^B9~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B9~1_FF_NODE top.rsdec_berl+x1^B10~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1137
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1137 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2855
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2855 top.rsdec_berl+x1^B10~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~326^LOGICAL_NOT~3601 top.rsdec_berl+x1^MULTI_PORT_MUX~325^LOGICAL_NOT~327 top.rsdec_berl+x1^B10~1_FF_NODE gnd top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2775
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^LOGICAL_NOT~176 top.rsdec_berl+x1^lambda0~1_FF_NODE top.rsdec_berl+x1^B10~1_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2780
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~323^LOGICAL_NOT~324 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[2] top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2776 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1328
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1328 top.rsdec_berl+x1^B0~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1133
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1133 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2851
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2851 top.rsdec_berl+x1^B0~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B0~2_FF_NODE top.rsdec_berl+x1^B1~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1143
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1143 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2861
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2861 top.rsdec_berl+x1^B1~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B1~2_FF_NODE top.rsdec_berl+x1^B2~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1148
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1148 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2866
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2866 top.rsdec_berl+x1^B2~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B2~2_FF_NODE top.rsdec_berl+x1^B3~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1153
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1153 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2871
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2871 top.rsdec_berl+x1^B3~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B3~2_FF_NODE top.rsdec_berl+x1^B4~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1158
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1158 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2876
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2876 top.rsdec_berl+x1^B4~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B4~2_FF_NODE top.rsdec_berl+x1^B5~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1163
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1163 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2881
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2881 top.rsdec_berl+x1^B5~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B5~2_FF_NODE top.rsdec_berl+x1^B6~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1168
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1168 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2886
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2886 top.rsdec_berl+x1^B6~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B6~2_FF_NODE top.rsdec_berl+x1^B7~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1173
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1173 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2891
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2891 top.rsdec_berl+x1^B7~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B7~2_FF_NODE top.rsdec_berl+x1^B8~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1178
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1178 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2896
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2896 top.rsdec_berl+x1^B8~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B8~2_FF_NODE top.rsdec_berl+x1^B9~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1183
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1183 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2901
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2901 top.rsdec_berl+x1^B9~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B9~2_FF_NODE top.rsdec_berl+x1^B10~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1138
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1138 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2856
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2856 top.rsdec_berl+x1^B10~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~326^LOGICAL_NOT~3601 top.rsdec_berl+x1^MULTI_PORT_MUX~325^LOGICAL_NOT~327 top.rsdec_berl+x1^B10~2_FF_NODE gnd top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2776
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^LOGICAL_NOT~176 top.rsdec_berl+x1^lambda0~2_FF_NODE top.rsdec_berl+x1^B10~2_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2781
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~323^LOGICAL_NOT~324 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[3] top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2777 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1329
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1329 top.rsdec_berl+x1^B0~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1134
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1134 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2852
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2852 top.rsdec_berl+x1^B0~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B0~3_FF_NODE top.rsdec_berl+x1^B1~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1144
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1144 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2862
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2862 top.rsdec_berl+x1^B1~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B1~3_FF_NODE top.rsdec_berl+x1^B2~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1149
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1149 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2867
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2867 top.rsdec_berl+x1^B2~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B2~3_FF_NODE top.rsdec_berl+x1^B3~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1154
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1154 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2872
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2872 top.rsdec_berl+x1^B3~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B3~3_FF_NODE top.rsdec_berl+x1^B4~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1159
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1159 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2877
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2877 top.rsdec_berl+x1^B4~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B4~3_FF_NODE top.rsdec_berl+x1^B5~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1164
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1164 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2882
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2882 top.rsdec_berl+x1^B5~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B5~3_FF_NODE top.rsdec_berl+x1^B6~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1169
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1169 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2887
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2887 top.rsdec_berl+x1^B6~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B6~3_FF_NODE top.rsdec_berl+x1^B7~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1174
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1174 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2892
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2892 top.rsdec_berl+x1^B7~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B7~3_FF_NODE top.rsdec_berl+x1^B8~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1179
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1179 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2897
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2897 top.rsdec_berl+x1^B8~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B8~3_FF_NODE top.rsdec_berl+x1^B9~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1184
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1184 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2902
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2902 top.rsdec_berl+x1^B9~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B9~3_FF_NODE top.rsdec_berl+x1^B10~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1139
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1139 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2857
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2857 top.rsdec_berl+x1^B10~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~326^LOGICAL_NOT~3601 top.rsdec_berl+x1^MULTI_PORT_MUX~325^LOGICAL_NOT~327 top.rsdec_berl+x1^B10~3_FF_NODE gnd top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2777
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^LOGICAL_NOT~176 top.rsdec_berl+x1^lambda0~3_FF_NODE top.rsdec_berl+x1^B10~3_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2782
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~323^LOGICAL_NOT~324 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[4] top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2778 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1330
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~323^MUX_2~1330 top.rsdec_berl+x1^B0~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1135
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1135 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2853
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2853 top.rsdec_berl+x1^B0~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B0~4_FF_NODE top.rsdec_berl+x1^B1~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1145
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1145 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2863
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2863 top.rsdec_berl+x1^B1~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B1~4_FF_NODE top.rsdec_berl+x1^B2~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1150
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1150 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2868
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2868 top.rsdec_berl+x1^B2~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B2~4_FF_NODE top.rsdec_berl+x1^B3~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1155
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1155 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2873
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2873 top.rsdec_berl+x1^B3~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B3~4_FF_NODE top.rsdec_berl+x1^B4~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1160
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1160 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2878
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2878 top.rsdec_berl+x1^B4~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B4~4_FF_NODE top.rsdec_berl+x1^B5~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1165
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1165 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2883
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2883 top.rsdec_berl+x1^B5~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B5~4_FF_NODE top.rsdec_berl+x1^B6~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1170
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1170 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2888
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2888 top.rsdec_berl+x1^B6~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B6~4_FF_NODE top.rsdec_berl+x1^B7~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1175
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1175 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2893
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2893 top.rsdec_berl+x1^B7~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B7~4_FF_NODE top.rsdec_berl+x1^B8~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1180
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1180 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2898
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2898 top.rsdec_berl+x1^B8~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B8~4_FF_NODE top.rsdec_berl+x1^B9~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1185
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1185 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2903
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2903 top.rsdec_berl+x1^B9~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^B9~4_FF_NODE top.rsdec_berl+x1^B10~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1140
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1140 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2858
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2858 top.rsdec_berl+x1^B10~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~326^LOGICAL_NOT~3601 top.rsdec_berl+x1^MULTI_PORT_MUX~325^LOGICAL_NOT~327 top.rsdec_berl+x1^B10~4_FF_NODE gnd top.rsdec_berl+x1^MULTI_PORT_MUX~325^MUX_2~2778
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^LOGICAL_NOT~176 top.rsdec_berl+x1^lambda0~4_FF_NODE top.rsdec_berl+x1^B10~4_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^MUX_2~2783
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~332^LOGICAL_NOT~333 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[0] top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1311 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1306
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1306 top.rsdec_berl+x1^A0~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1076
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1076 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2794
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2794 top.rsdec_berl+x1^A0~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~335^LOGICAL_NOT~3603 top.rsdec_berl+x1^MULTI_PORT_MUX~334^LOGICAL_NOT~336 top.rsdec_berl+x1^A10~0_FF_NODE top.rsdec_berl+x1^A0~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1311
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A0~0_FF_NODE top.rsdec_berl+x1^A1~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1086
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1086 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2804
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2804 top.rsdec_berl+x1^A1~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A1~0_FF_NODE top.rsdec_berl+x1^A2~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1091
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1091 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2809
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2809 top.rsdec_berl+x1^A2~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A2~0_FF_NODE top.rsdec_berl+x1^A3~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1096
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1096 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2814
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2814 top.rsdec_berl+x1^A3~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A3~0_FF_NODE top.rsdec_berl+x1^A4~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1101
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1101 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2819
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2819 top.rsdec_berl+x1^A4~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A4~0_FF_NODE top.rsdec_berl+x1^A5~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1106
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1106 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2824
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2824 top.rsdec_berl+x1^A5~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A5~0_FF_NODE top.rsdec_berl+x1^A6~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1111
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1111 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2829
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2829 top.rsdec_berl+x1^A6~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A6~0_FF_NODE top.rsdec_berl+x1^A7~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1116
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1116 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2834
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2834 top.rsdec_berl+x1^A7~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A7~0_FF_NODE top.rsdec_berl+x1^A8~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1121
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1121 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2839
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2839 top.rsdec_berl+x1^A8~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A8~0_FF_NODE top.rsdec_berl+x1^A9~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1126
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1126 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2844
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2844 top.rsdec_berl+x1^A9~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A9~0_FF_NODE top.rsdec_berl+x1^A10~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1081
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1081 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2799
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2799 top.rsdec_berl+x1^A10~0_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^LOGICAL_NOT~216 top.rsdec_berl+x1^lambda2~0_FF_NODE top.rsdec_berl+x1^A10~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2769
1-1- 1
-1-1 1


.subckt mult_5_5_10\
 a[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1373\
 a[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1374\
 a[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1375\
 a[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1376\
 a[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1377\
 b[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2769\
 b[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2770\
 b[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2771\
 b[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2772\
 b[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2773\
 out[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[0]\
 out[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[1]\
 out[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[2]\
 out[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[3]\
 out[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[4]\
 out[5]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[5]\
 out[6]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[6]\
 out[7]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[7]\
 out[8]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[8]\
 out[9]=top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[9]

.names top.rsdec_berl+x1^omega11~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[0] top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1321
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~329^LOGICAL_NOT~3602 top.rsdec_berl+x1^MULTI_PORT_MUX~328^LOGICAL_NOT~330 top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1321 top.rsdec_berl+x1^omega11~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1316
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1316 top.rsdec_berl+x1^omega0~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1246
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 vcc top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1246 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2964
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2964 top.rsdec_berl+x1^omega0~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega0~0_FF_NODE top.rsdec_berl+x1^omega1~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1261
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1261 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2979
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2979 top.rsdec_berl+x1^omega1~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega1~0_FF_NODE top.rsdec_berl+x1^omega2~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1266
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1266 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2984
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2984 top.rsdec_berl+x1^omega2~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega2~0_FF_NODE top.rsdec_berl+x1^omega3~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1271
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1271 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2989
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2989 top.rsdec_berl+x1^omega3~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega3~0_FF_NODE top.rsdec_berl+x1^omega4~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1276
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1276 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2994
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2994 top.rsdec_berl+x1^omega4~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega4~0_FF_NODE top.rsdec_berl+x1^omega5~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1281
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1281 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2999
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2999 top.rsdec_berl+x1^omega5~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega5~0_FF_NODE top.rsdec_berl+x1^omega6~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1286
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1286 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3004
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3004 top.rsdec_berl+x1^omega6~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega6~0_FF_NODE top.rsdec_berl+x1^omega7~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1291
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1291 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3009
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3009 top.rsdec_berl+x1^omega7~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega7~0_FF_NODE top.rsdec_berl+x1^omega8~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1296
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1296 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3014
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3014 top.rsdec_berl+x1^omega8~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega8~0_FF_NODE top.rsdec_berl+x1^omega9~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1301
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1301 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3019
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3019 top.rsdec_berl+x1^omega9~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega9~0_FF_NODE top.rsdec_berl+x1^omega10~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1251
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1251 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2969
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2969 top.rsdec_berl+x1^omega10~0_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega10~0_FF_NODE top.rsdec_berl+x1^omega11~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1256
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1256 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2974
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2974 top.rsdec_berl+x1^omega11~0_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^LOGICAL_NOT~236 top.rsdec_berl+x1^lambda3~0_FF_NODE top.rsdec_berl+x1^omega11~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2789
1-1- 1
-1-1 1


.subckt mult_5_5_10\
 a[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2428\
 a[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2429\
 a[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2430\
 a[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2431\
 a[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2432\
 b[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2789\
 b[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2790\
 b[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2791\
 b[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2792\
 b[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2793\
 out[0]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[0]\
 out[1]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[1]\
 out[2]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[2]\
 out[3]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[3]\
 out[4]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[4]\
 out[5]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[5]\
 out[6]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[6]\
 out[7]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[7]\
 out[8]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[8]\
 out[9]=top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[9]

.names top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2764 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[0] top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2759
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2759 top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[0] top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2754
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2754 top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[0] top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2749
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2749 top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[0] top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2744
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2744 top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[0] top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2739
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2739 top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[0] top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2734
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2734 top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[0] top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2729
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2729 top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[0] top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2724
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[0] top.rsdec_chien+x2^o0~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2363
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o0~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2363 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2183
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o0~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2183 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2003
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2003 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1823
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1823 top.rsdec_chien+x2^o0~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o0~0_FF_NODE top.rsdec_chien+x2^o1~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2378
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o1~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2378 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2198
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o1~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2198 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2018
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2018 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1838
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1838 top.rsdec_chien+x2^o1~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o1~0_FF_NODE top.rsdec_chien+x2^o2~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2383
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o2~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2383 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2203
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o2~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2203 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2023
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2023 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1843
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1843 top.rsdec_chien+x2^o2~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o2~0_FF_NODE top.rsdec_chien+x2^o3~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2388
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o3~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2388 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2208
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o3~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2208 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2028
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2028 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1848
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1848 top.rsdec_chien+x2^o3~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o3~0_FF_NODE top.rsdec_chien+x2^o4~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2393
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~520^LOGICAL_XOR~1659 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2393 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2213
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o4~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2213 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2033
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2033 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1853
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1853 top.rsdec_chien+x2^o4~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o4~0_FF_NODE top.rsdec_chien+x2^o5~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2398
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~530^LOGICAL_XOR~1663 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2398 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2218
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o5~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2218 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2038
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2038 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1858
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1858 top.rsdec_chien+x2^o5~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o5~0_FF_NODE top.rsdec_chien+x2^o6~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2403
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~542^LOGICAL_XOR~1676 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2403 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2223
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o6~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2223 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2043
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2043 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1863
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1863 top.rsdec_chien+x2^o6~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o6~0_FF_NODE top.rsdec_chien+x2^o7~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2408
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~555^LOGICAL_XOR~1681 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2408 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2228
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o7~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2228 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2048
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2048 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1868
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1868 top.rsdec_chien+x2^o7~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o7~0_FF_NODE top.rsdec_chien+x2^o8~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2413
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~568^LOGICAL_XOR~1685 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2413 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2233
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o8~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2233 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2053
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2053 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1873
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1873 top.rsdec_chien+x2^o8~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o8~0_FF_NODE top.rsdec_chien+x2^o9~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2418
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~581^LOGICAL_XOR~1700 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2418 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2238
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o9~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2238 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2058
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2058 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1878
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1878 top.rsdec_chien+x2^o9~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o9~0_FF_NODE top.rsdec_chien+x2^o10~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2368
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~596^LOGICAL_XOR~1629 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2368 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2188
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o10~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2188 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2008
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2008 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1828
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1828 top.rsdec_chien+x2^o10~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o10~0_FF_NODE top.rsdec_chien+x2^o11~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2373
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~611^LOGICAL_XOR~1639 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2373 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2193
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o11~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2193 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2013
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2013 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1833
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1833 top.rsdec_chien+x2^o11~0_FF_NODE re top^clk 3

.names top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1579 top.rsdec_chien+x2^o11~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1574
01 1
10 1


.subckt mult_5_5_10 a[0]=top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2438\
 a[1]=top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2439\
 a[2]=top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2440\
 a[3]=top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2441\
 a[4]=top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2442\
 b[0]=top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1574\
 b[1]=top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1575\
 b[2]=top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1576\
 b[3]=top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1577\
 b[4]=top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1578\
 out[0]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[0]\
 out[1]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[1]\
 out[2]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[2]\
 out[3]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[3]\
 out[4]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[4]\
 out[5]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[5]\
 out[6]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[6]\
 out[7]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[7]\
 out[8]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[8]\
 out[9]=top.rsdec_chien+x2.multiply+m0^MULTIPLY~628[9]

.names top.rsdec_chien+x2^o11~0_FF_NODE top.rsdec_chien+x2^o11~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~610^LOGICAL_XOR~1640
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~610^LOGICAL_XOR~1640 top.rsdec_chien+x2^o11~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~611^LOGICAL_XOR~1639
01 1
10 1

.names top.rsdec_chien+x2^o11~0_FF_NODE top.rsdec_chien+x2^o11~1_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~612^LOGICAL_XOR~1642
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~612^LOGICAL_XOR~1642 top.rsdec_chien+x2^o11~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~613^LOGICAL_XOR~1641
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~613^LOGICAL_XOR~1641 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2374 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2194
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o11~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2194 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2014
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2014 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1834
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1834 top.rsdec_chien+x2^o11~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o10~1_FF_NODE top.rsdec_chien+x2^o11~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2374
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1580 top.rsdec_chien+x2^o11~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1575
01 1
10 1

.names top.rsdec_chien+x2^o11~0_FF_NODE top.rsdec_chien+x2^o11~1_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~614^LOGICAL_XOR~1646
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~614^LOGICAL_XOR~1646 top.rsdec_chien+x2^o11~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~615^LOGICAL_XOR~1645
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~615^LOGICAL_XOR~1645 top.rsdec_chien+x2^o11~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~616^LOGICAL_XOR~1644
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~616^LOGICAL_XOR~1644 top.rsdec_chien+x2^o11~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~617^LOGICAL_XOR~1643
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~617^LOGICAL_XOR~1643 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2375 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2195
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o11~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2195 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2015
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2015 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1835
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1835 top.rsdec_chien+x2^o11~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o10~2_FF_NODE top.rsdec_chien+x2^o11~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2375
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1581 top.rsdec_chien+x2^o11~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1576
01 1
10 1

.names top.rsdec_chien+x2^o11~1_FF_NODE top.rsdec_chien+x2^o11~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~618^LOGICAL_XOR~1649
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~618^LOGICAL_XOR~1649 top.rsdec_chien+x2^o11~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~619^LOGICAL_XOR~1648
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~619^LOGICAL_XOR~1648 top.rsdec_chien+x2^o11~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~620^LOGICAL_XOR~1647
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~620^LOGICAL_XOR~1647 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2376 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2196
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o11~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2196 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2016
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2016 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1836
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1836 top.rsdec_chien+x2^o11~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o10~3_FF_NODE top.rsdec_chien+x2^o11~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2376
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1582 top.rsdec_chien+x2^o11~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1577
01 1
10 1

.names top.rsdec_chien+x2^o11~2_FF_NODE top.rsdec_chien+x2^o11~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~621^LOGICAL_XOR~1651
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~621^LOGICAL_XOR~1651 top.rsdec_chien+x2^o11~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~622^LOGICAL_XOR~1650
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x23^BITWISE_XOR~622^LOGICAL_XOR~1650 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2377 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2197
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o11~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2197 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2017
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2017 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1837
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1837 top.rsdec_chien+x2^o11~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o10~4_FF_NODE top.rsdec_chien+x2^o11~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2377
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1583 top.rsdec_chien+x2^o11~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~757^LOGICAL_XOR~1578
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1584 top.rsdec_chien+x2^o10~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1579
01 1
10 1

.names top.rsdec_chien+x2^o10~0_FF_NODE top.rsdec_chien+x2^o10~1_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~595^LOGICAL_XOR~1630
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~595^LOGICAL_XOR~1630 top.rsdec_chien+x2^o10~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~596^LOGICAL_XOR~1629
01 1
10 1

.names top.rsdec_chien+x2^o10~0_FF_NODE top.rsdec_chien+x2^o10~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~603^LOGICAL_XOR~1632
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~603^LOGICAL_XOR~1632 top.rsdec_chien+x2^o10~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~604^LOGICAL_XOR~1631
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~604^LOGICAL_XOR~1631 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2372 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2192
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o10~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2192 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2012
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2012 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1832
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1832 top.rsdec_chien+x2^o10~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o9~4_FF_NODE top.rsdec_chien+x2^o10~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2372
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1588 top.rsdec_chien+x2^o10~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1583
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~599^LOGICAL_XOR~1635 top.rsdec_chien+x2^o10~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~600^LOGICAL_XOR~1634
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~600^LOGICAL_XOR~1634 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2370 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2190
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o10~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2190 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2010
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2010 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1830
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1830 top.rsdec_chien+x2^o10~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o9~2_FF_NODE top.rsdec_chien+x2^o10~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2370
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1586 top.rsdec_chien+x2^o10~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1581
01 1
10 1

.names top.rsdec_chien+x2^o10~1_FF_NODE top.rsdec_chien+x2^o10~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~597^LOGICAL_XOR~1633
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~597^LOGICAL_XOR~1633 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2369 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2189
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o10~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2189 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2009
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2009 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1829
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1829 top.rsdec_chien+x2^o10~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o9~1_FF_NODE top.rsdec_chien+x2^o10~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2369
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1585 top.rsdec_chien+x2^o10~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1580
01 1
10 1

.names top.rsdec_chien+x2^o10~1_FF_NODE top.rsdec_chien+x2^o10~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~598^LOGICAL_XOR~1636
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~598^LOGICAL_XOR~1636 top.rsdec_chien+x2^o10~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~599^LOGICAL_XOR~1635
01 1
10 1

.names top.rsdec_chien+x2^o10~2_FF_NODE top.rsdec_chien+x2^o10~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~601^LOGICAL_XOR~1638
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~601^LOGICAL_XOR~1638 top.rsdec_chien+x2^o10~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~602^LOGICAL_XOR~1637
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x22^BITWISE_XOR~602^LOGICAL_XOR~1637 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2371 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2191
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o10~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2191 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2011
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2011 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1831
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1831 top.rsdec_chien+x2^o10~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o9~3_FF_NODE top.rsdec_chien+x2^o10~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2371
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1587 top.rsdec_chien+x2^o10~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~756^LOGICAL_XOR~1582
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1589 top.rsdec_chien+x2^o9~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1584
01 1
10 1

.names top.rsdec_chien+x2^o9~0_FF_NODE top.rsdec_chien+x2^o9~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~582^LOGICAL_XOR~1695
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~582^LOGICAL_XOR~1695 top.rsdec_chien+x2^o9~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~583^LOGICAL_XOR~1694
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~583^LOGICAL_XOR~1694 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2419 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2239
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o9~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2239 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2059
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2059 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1879
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1879 top.rsdec_chien+x2^o9~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o8~1_FF_NODE top.rsdec_chien+x2^o9~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2419
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1590 top.rsdec_chien+x2^o9~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1585
01 1
10 1

.names top.rsdec_chien+x2^o9~1_FF_NODE top.rsdec_chien+x2^o9~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~581^LOGICAL_XOR~1700
01 1
10 1

.names top.rsdec_chien+x2^o9~0_FF_NODE top.rsdec_chien+x2^o9~1_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~588^LOGICAL_XOR~1699
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~588^LOGICAL_XOR~1699 top.rsdec_chien+x2^o9~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~589^LOGICAL_XOR~1698
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~589^LOGICAL_XOR~1698 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2422 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2242
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o9~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2242 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2062
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2062 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1882
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1882 top.rsdec_chien+x2^o9~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o8~4_FF_NODE top.rsdec_chien+x2^o9~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2422
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1593 top.rsdec_chien+x2^o9~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1588
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~584^LOGICAL_XOR~1702 top.rsdec_chien+x2^o9~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~585^LOGICAL_XOR~1701
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~585^LOGICAL_XOR~1701 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2420 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2240
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o9~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2240 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2060
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2060 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1880
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1880 top.rsdec_chien+x2^o9~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o8~2_FF_NODE top.rsdec_chien+x2^o9~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2420
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1591 top.rsdec_chien+x2^o9~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1586
01 1
10 1

.names top.rsdec_chien+x2^o9~2_FF_NODE top.rsdec_chien+x2^o9~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~584^LOGICAL_XOR~1702
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~586^LOGICAL_XOR~1697 top.rsdec_chien+x2^o9~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~587^LOGICAL_XOR~1696
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~587^LOGICAL_XOR~1696 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2421 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2241
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o9~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2241 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2061
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2061 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1881
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1881 top.rsdec_chien+x2^o9~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o8~3_FF_NODE top.rsdec_chien+x2^o9~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2421
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1592 top.rsdec_chien+x2^o9~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~755^LOGICAL_XOR~1587
01 1
10 1

.names top.rsdec_chien+x2^o9~0_FF_NODE top.rsdec_chien+x2^o9~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale9+x21^BITWISE_XOR~586^LOGICAL_XOR~1697
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1594 top.rsdec_chien+x2^o8~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1589
01 1
10 1

.names top.rsdec_chien+x2^o8~0_FF_NODE top.rsdec_chien+x2^o8~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~567^LOGICAL_XOR~1686
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~567^LOGICAL_XOR~1686 top.rsdec_chien+x2^o8~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~568^LOGICAL_XOR~1685
01 1
10 1

.names top.rsdec_chien+x2^o8~0_FF_NODE top.rsdec_chien+x2^o8~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~571^LOGICAL_XOR~1688
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~571^LOGICAL_XOR~1688 top.rsdec_chien+x2^o8~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~572^LOGICAL_XOR~1687
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~572^LOGICAL_XOR~1687 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2415 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2235
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o8~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2235 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2055
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2055 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1875
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1875 top.rsdec_chien+x2^o8~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o7~2_FF_NODE top.rsdec_chien+x2^o8~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2415
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1596 top.rsdec_chien+x2^o8~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1591
01 1
10 1

.names top.rsdec_chien+x2^o8~1_FF_NODE top.rsdec_chien+x2^o8~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~575^LOGICAL_XOR~1693
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~575^LOGICAL_XOR~1693 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2417 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2237
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o8~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2237 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2057
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2057 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1877
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1877 top.rsdec_chien+x2^o8~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o7~4_FF_NODE top.rsdec_chien+x2^o8~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2417
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1598 top.rsdec_chien+x2^o8~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1593
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~569^LOGICAL_XOR~1692 top.rsdec_chien+x2^o8~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~570^LOGICAL_XOR~1691
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~570^LOGICAL_XOR~1691 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2414 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2234
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o8~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2234 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2054
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2054 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1874
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1874 top.rsdec_chien+x2^o8~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o7~1_FF_NODE top.rsdec_chien+x2^o8~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2414
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1595 top.rsdec_chien+x2^o8~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1590
01 1
10 1

.names top.rsdec_chien+x2^o8~1_FF_NODE top.rsdec_chien+x2^o8~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~569^LOGICAL_XOR~1692
01 1
10 1

.names top.rsdec_chien+x2^o8~0_FF_NODE top.rsdec_chien+x2^o8~1_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~573^LOGICAL_XOR~1690
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~573^LOGICAL_XOR~1690 top.rsdec_chien+x2^o8~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~574^LOGICAL_XOR~1689
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x20^BITWISE_XOR~574^LOGICAL_XOR~1689 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2416 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2236
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o8~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2236 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2056
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2056 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1876
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1876 top.rsdec_chien+x2^o8~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o7~3_FF_NODE top.rsdec_chien+x2^o8~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2416
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1597 top.rsdec_chien+x2^o8~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~754^LOGICAL_XOR~1592
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1599 top.rsdec_chien+x2^o7~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1594
01 1
10 1

.names top.rsdec_chien+x2^o7~0_FF_NODE top.rsdec_chien+x2^o7~1_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~557^LOGICAL_XOR~1678
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~557^LOGICAL_XOR~1678 top.rsdec_chien+x2^o7~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~558^LOGICAL_XOR~1677
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~558^LOGICAL_XOR~1677 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2410 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2230
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o7~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2230 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2050
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2050 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1870
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1870 top.rsdec_chien+x2^o7~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o6~2_FF_NODE top.rsdec_chien+x2^o7~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2410
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1601 top.rsdec_chien+x2^o7~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1596
01 1
10 1

.names top.rsdec_chien+x2^o7~2_FF_NODE top.rsdec_chien+x2^o7~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~556^LOGICAL_XOR~1684
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~556^LOGICAL_XOR~1684 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2409 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2229
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o7~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2229 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2049
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2049 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1869
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1869 top.rsdec_chien+x2^o7~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o6~1_FF_NODE top.rsdec_chien+x2^o7~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2409
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1600 top.rsdec_chien+x2^o7~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1595
01 1
10 1

.names top.rsdec_chien+x2^o7~1_FF_NODE top.rsdec_chien+x2^o7~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~554^LOGICAL_XOR~1682
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~554^LOGICAL_XOR~1682 top.rsdec_chien+x2^o7~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~555^LOGICAL_XOR~1681
01 1
10 1

.names top.rsdec_chien+x2^o7~1_FF_NODE top.rsdec_chien+x2^o7~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~559^LOGICAL_XOR~1683
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~559^LOGICAL_XOR~1683 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2411 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2231
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o7~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2231 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2051
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2051 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1871
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1871 top.rsdec_chien+x2^o7~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o6~3_FF_NODE top.rsdec_chien+x2^o7~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2411
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1602 top.rsdec_chien+x2^o7~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1597
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~560^LOGICAL_XOR~1680 top.rsdec_chien+x2^o7~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~561^LOGICAL_XOR~1679
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~561^LOGICAL_XOR~1679 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2412 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2232
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o7~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2232 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2052
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2052 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1872
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1872 top.rsdec_chien+x2^o7~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o6~4_FF_NODE top.rsdec_chien+x2^o7~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2412
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1603 top.rsdec_chien+x2^o7~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~753^LOGICAL_XOR~1598
01 1
10 1

.names top.rsdec_chien+x2^o7~0_FF_NODE top.rsdec_chien+x2^o7~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale7+x19^BITWISE_XOR~560^LOGICAL_XOR~1680
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1604 top.rsdec_chien+x2^o6~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1599
01 1
10 1

.names top.rsdec_chien+x2^o6~0_FF_NODE top.rsdec_chien+x2^o6~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~543^LOGICAL_XOR~1670
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~543^LOGICAL_XOR~1670 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2404 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2224
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o6~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2224 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2044
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2044 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1864
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1864 top.rsdec_chien+x2^o6~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o5~1_FF_NODE top.rsdec_chien+x2^o6~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2404
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1605 top.rsdec_chien+x2^o6~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1600
01 1
10 1

.names top.rsdec_chien+x2^o6~1_FF_NODE top.rsdec_chien+x2^o6~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~544^LOGICAL_XOR~1673
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~544^LOGICAL_XOR~1673 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2405 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2225
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o6~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2225 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2045
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2045 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1865
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1865 top.rsdec_chien+x2^o6~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o5~2_FF_NODE top.rsdec_chien+x2^o6~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2405
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1606 top.rsdec_chien+x2^o6~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1601
01 1
10 1

.names top.rsdec_chien+x2^o6~2_FF_NODE top.rsdec_chien+x2^o6~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~542^LOGICAL_XOR~1676
01 1
10 1

.names top.rsdec_chien+x2^o6~0_FF_NODE top.rsdec_chien+x2^o6~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~545^LOGICAL_XOR~1672
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~545^LOGICAL_XOR~1672 top.rsdec_chien+x2^o6~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~546^LOGICAL_XOR~1671
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~546^LOGICAL_XOR~1671 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2406 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2226
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o6~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2226 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2046
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2046 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1866
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1866 top.rsdec_chien+x2^o6~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o5~3_FF_NODE top.rsdec_chien+x2^o6~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2406
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1607 top.rsdec_chien+x2^o6~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1602
01 1
10 1

.names top.rsdec_chien+x2^o6~1_FF_NODE top.rsdec_chien+x2^o6~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~547^LOGICAL_XOR~1675
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~547^LOGICAL_XOR~1675 top.rsdec_chien+x2^o6~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~548^LOGICAL_XOR~1674
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x18^BITWISE_XOR~548^LOGICAL_XOR~1674 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2407 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2227
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o6~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2227 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2047
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2047 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1867
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1867 top.rsdec_chien+x2^o6~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o5~4_FF_NODE top.rsdec_chien+x2^o6~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2407
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1608 top.rsdec_chien+x2^o6~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~752^LOGICAL_XOR~1603
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1609 top.rsdec_chien+x2^o5~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1604
01 1
10 1

.names top.rsdec_chien+x2^o5~0_FF_NODE top.rsdec_chien+x2^o5~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~530^LOGICAL_XOR~1663
01 1
10 1

.names top.rsdec_chien+x2^o5~0_FF_NODE top.rsdec_chien+x2^o5~2_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~532^LOGICAL_XOR~1665
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~532^LOGICAL_XOR~1665 top.rsdec_chien+x2^o5~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~533^LOGICAL_XOR~1664
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~533^LOGICAL_XOR~1664 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2400 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2220
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o5~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2220 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2040
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2040 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1860
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1860 top.rsdec_chien+x2^o5~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o4~2_FF_NODE top.rsdec_chien+x2^o5~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2400
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1611 top.rsdec_chien+x2^o5~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1606
01 1
10 1

.names top.rsdec_chien+x2^o5~2_FF_NODE top.rsdec_chien+x2^o5~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~536^LOGICAL_XOR~1669
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~536^LOGICAL_XOR~1669 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2402 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2222
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o5~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2222 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2042
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2042 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1862
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1862 top.rsdec_chien+x2^o5~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o4~4_FF_NODE top.rsdec_chien+x2^o5~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2402
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1613 top.rsdec_chien+x2^o5~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1608
01 1
10 1

.names top.rsdec_chien+x2^o5~1_FF_NODE top.rsdec_chien+x2^o5~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~531^LOGICAL_XOR~1666
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~531^LOGICAL_XOR~1666 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2399 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2219
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o5~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2219 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2039
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2039 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1859
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1859 top.rsdec_chien+x2^o5~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o4~1_FF_NODE top.rsdec_chien+x2^o5~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2399
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1610 top.rsdec_chien+x2^o5~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1605
01 1
10 1

.names top.rsdec_chien+x2^o5~1_FF_NODE top.rsdec_chien+x2^o5~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~534^LOGICAL_XOR~1668
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~534^LOGICAL_XOR~1668 top.rsdec_chien+x2^o5~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~535^LOGICAL_XOR~1667
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x17^BITWISE_XOR~535^LOGICAL_XOR~1667 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2401 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2221
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o5~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2221 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2041
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2041 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1861
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1861 top.rsdec_chien+x2^o5~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o4~3_FF_NODE top.rsdec_chien+x2^o5~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2401
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1612 top.rsdec_chien+x2^o5~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~751^LOGICAL_XOR~1607
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1614 top.rsdec_chien+x2^o4~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1609
01 1
10 1

.names top.rsdec_chien+x2^o4~0_FF_NODE top.rsdec_chien+x2^o4~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~524^LOGICAL_XOR~1658
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~524^LOGICAL_XOR~1658 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2397 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2217
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o4~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2217 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2037
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2037 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1857
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1857 top.rsdec_chien+x2^o4~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o3~4_FF_NODE top.rsdec_chien+x2^o4~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2397
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1618 top.rsdec_chien+x2^o4~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1613
01 1
10 1

.names top.rsdec_chien+x2^o4~1_FF_NODE top.rsdec_chien+x2^o4~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~520^LOGICAL_XOR~1659
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~521^LOGICAL_XOR~1661 top.rsdec_chien+x2^o4~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~522^LOGICAL_XOR~1660
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~522^LOGICAL_XOR~1660 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2395 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2215
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o4~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2215 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2035
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2035 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1855
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1855 top.rsdec_chien+x2^o4~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o3~2_FF_NODE top.rsdec_chien+x2^o4~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2395
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1616 top.rsdec_chien+x2^o4~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1611
01 1
10 1

.names top.rsdec_chien+x2^o4~2_FF_NODE top.rsdec_chien+x2^o4~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~523^LOGICAL_XOR~1662
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~523^LOGICAL_XOR~1662 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2396 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2216
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o4~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2216 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2036
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2036 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1856
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1856 top.rsdec_chien+x2^o4~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o3~3_FF_NODE top.rsdec_chien+x2^o4~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2396
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1617 top.rsdec_chien+x2^o4~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1612
01 1
10 1

.names top.rsdec_chien+x2^o4~1_FF_NODE top.rsdec_chien+x2^o4~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale4+x16^BITWISE_XOR~521^LOGICAL_XOR~1661
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o4~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2394 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2214
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o4~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2214 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2034
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2034 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1854
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1854 top.rsdec_chien+x2^o4~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o3~1_FF_NODE top.rsdec_chien+x2^o4~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2394
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1615 top.rsdec_chien+x2^o4~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~750^LOGICAL_XOR~1610
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1619 top.rsdec_chien+x2^o3~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1614
01 1
10 1

.names top.rsdec_chien+x2^o3~0_FF_NODE top.rsdec_chien+x2^o3~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale3+x15^BITWISE_XOR~513^LOGICAL_XOR~1655
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale3+x15^BITWISE_XOR~513^LOGICAL_XOR~1655 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2391 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2211
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o3~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2211 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2031
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2031 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1851
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1851 top.rsdec_chien+x2^o3~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o2~3_FF_NODE top.rsdec_chien+x2^o3~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2391
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1622 top.rsdec_chien+x2^o3~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1617
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o3~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2389 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2209
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o3~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2209 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2029
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2029 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1849
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1849 top.rsdec_chien+x2^o3~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o2~1_FF_NODE top.rsdec_chien+x2^o3~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2389
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1620 top.rsdec_chien+x2^o3~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1615
01 1
10 1

.names top.rsdec_chien+x2^o3~1_FF_NODE top.rsdec_chien+x2^o3~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale3+x15^BITWISE_XOR~514^LOGICAL_XOR~1656
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale3+x15^BITWISE_XOR~514^LOGICAL_XOR~1656 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2392 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2212
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o3~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2212 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2032
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2032 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1852
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1852 top.rsdec_chien+x2^o3~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o2~4_FF_NODE top.rsdec_chien+x2^o3~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2392
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1623 top.rsdec_chien+x2^o3~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1618
01 1
10 1

.names top.rsdec_chien+x2^o3~2_FF_NODE top.rsdec_chien+x2^o3~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale3+x15^BITWISE_XOR~512^LOGICAL_XOR~1657
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale3+x15^BITWISE_XOR~512^LOGICAL_XOR~1657 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2390 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2210
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o3~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2210 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2030
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2030 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1850
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1850 top.rsdec_chien+x2^o3~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o2~2_FF_NODE top.rsdec_chien+x2^o3~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2390
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1621 top.rsdec_chien+x2^o3~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~749^LOGICAL_XOR~1616
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1624 top.rsdec_chien+x2^o2~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1619
01 1
10 1

.names top.rsdec_chien+x2^o2~0_FF_NODE top.rsdec_chien+x2^o2~3_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale2+x14^BITWISE_XOR~505^LOGICAL_XOR~1653
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale2+x14^BITWISE_XOR~505^LOGICAL_XOR~1653 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2385 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2205
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o2~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2205 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2025
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2025 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1845
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1845 top.rsdec_chien+x2^o2~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o1~2_FF_NODE top.rsdec_chien+x2^o2~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2385
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1626 top.rsdec_chien+x2^o2~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1621
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o2~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2387 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2207
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o2~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2207 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2027
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2027 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1847
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1847 top.rsdec_chien+x2^o2~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o1~4_FF_NODE top.rsdec_chien+x2^o2~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2387
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1628 top.rsdec_chien+x2^o2~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1623
01 1
10 1

.names top.rsdec_chien+x2^o2~1_FF_NODE top.rsdec_chien+x2^o2~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale2+x14^BITWISE_XOR~506^LOGICAL_XOR~1654
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale2+x14^BITWISE_XOR~506^LOGICAL_XOR~1654 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2386 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2206
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o2~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2206 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2026
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2026 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1846
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1846 top.rsdec_chien+x2^o2~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o1~3_FF_NODE top.rsdec_chien+x2^o2~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2386
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1627 top.rsdec_chien+x2^o2~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1622
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o2~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2384 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2204
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o2~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2204 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2024
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2024 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1844
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1844 top.rsdec_chien+x2^o2~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o1~1_FF_NODE top.rsdec_chien+x2^o2~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2384
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1625 top.rsdec_chien+x2^o2~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~748^LOGICAL_XOR~1620
01 1
10 1

.names top.rsdec_chien+x2^o0~0_FF_NODE top.rsdec_chien+x2^o1~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1624
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o1~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2379 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2199
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o1~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2199 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2019
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2019 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1839
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1839 top.rsdec_chien+x2^o1~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o0~1_FF_NODE top.rsdec_chien+x2^o1~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2379
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^o0~1_FF_NODE top.rsdec_chien+x2^o1~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1625
01 1
10 1

.names top.rsdec_chien+x2^o1~1_FF_NODE top.rsdec_chien+x2^o1~4_FF_NODE top.rsdec_chien+x2.rsdec_chien_scale1+x13^BITWISE_XOR~499^LOGICAL_XOR~1652
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale1+x13^BITWISE_XOR~499^LOGICAL_XOR~1652 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2380 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2200
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o1~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2200 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2020
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2020 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1840
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1840 top.rsdec_chien+x2^o1~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o0~2_FF_NODE top.rsdec_chien+x2^o1~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2380
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^o0~2_FF_NODE top.rsdec_chien+x2^o1~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1626
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o1~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2381 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2201
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o1~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2201 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2021
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2021 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1841
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1841 top.rsdec_chien+x2^o1~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o0~3_FF_NODE top.rsdec_chien+x2^o1~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2381
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^o0~3_FF_NODE top.rsdec_chien+x2^o1~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1627
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o1~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2382 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2202
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o1~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2202 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2022
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2022 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1842
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1842 top.rsdec_chien+x2^o1~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^o0~4_FF_NODE top.rsdec_chien+x2^o1~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2382
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^o0~4_FF_NODE top.rsdec_chien+x2^o1~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~747^LOGICAL_XOR~1628
01 1
10 1

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~332^LOGICAL_NOT~333 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[1] top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1312 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1307
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1307 top.rsdec_berl+x1^A0~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1077
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1077 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2795
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2795 top.rsdec_berl+x1^A0~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~335^LOGICAL_NOT~3603 top.rsdec_berl+x1^MULTI_PORT_MUX~334^LOGICAL_NOT~336 top.rsdec_berl+x1^A10~1_FF_NODE top.rsdec_berl+x1^A0~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1312
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A0~1_FF_NODE top.rsdec_berl+x1^A1~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1087
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1087 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2805
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2805 top.rsdec_berl+x1^A1~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A1~1_FF_NODE top.rsdec_berl+x1^A2~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1092
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1092 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2810
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2810 top.rsdec_berl+x1^A2~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A2~1_FF_NODE top.rsdec_berl+x1^A3~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1097
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1097 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2815
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2815 top.rsdec_berl+x1^A3~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A3~1_FF_NODE top.rsdec_berl+x1^A4~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1102
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1102 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2820
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2820 top.rsdec_berl+x1^A4~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A4~1_FF_NODE top.rsdec_berl+x1^A5~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1107
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1107 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2825
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2825 top.rsdec_berl+x1^A5~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A5~1_FF_NODE top.rsdec_berl+x1^A6~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1112
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1112 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2830
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2830 top.rsdec_berl+x1^A6~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A6~1_FF_NODE top.rsdec_berl+x1^A7~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1117
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1117 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2835
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2835 top.rsdec_berl+x1^A7~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A7~1_FF_NODE top.rsdec_berl+x1^A8~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1122
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1122 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2840
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2840 top.rsdec_berl+x1^A8~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A8~1_FF_NODE top.rsdec_berl+x1^A9~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1127
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1127 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2845
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2845 top.rsdec_berl+x1^A9~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A9~1_FF_NODE top.rsdec_berl+x1^A10~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1082
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1082 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2800
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2800 top.rsdec_berl+x1^A10~1_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^LOGICAL_NOT~216 top.rsdec_berl+x1^lambda2~1_FF_NODE top.rsdec_berl+x1^A10~1_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2770
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2765 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[1] top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2760
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2760 top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[1] top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2755
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2755 top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[1] top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2750
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2750 top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[1] top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2745
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2745 top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[1] top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2740
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2740 top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[1] top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2735
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2735 top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[1] top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2730
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2730 top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[1] top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2725
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2725 top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[1] top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2720
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^LOGICAL_NOT~348 top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2720 top.rsdec_berl+x1^D~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2715
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2715 top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2707
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2707 top.rsdec_berl+x1^D~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^D~1_FF_NODE gnd top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1349
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^LOGICAL_NOT~183 top.rsdec_syn+x0^y0~1_FF_NODE top.rsdec_berl+x1^D~1_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1369
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^LOGICAL_NOT~223 top.rsdec_syn+x0^y10~1_FF_NODE top.rsdec_berl+x1^D~1_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1374
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~864^LOGICAL_NOT~865 top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1525 top.rsdec_berl+x1^D~1_FF_NODE top^MULTI_PORT_MUX~864^MUX_2~2661
1-1- 1
-1-1 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2446
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2453
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2452 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2453 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2454 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2455 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2456 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_AND~2451
11111 1

.names top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_AND~2444 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_AND~2451 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_AND~2458 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_AND~2465 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_AND~2472 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_AND~2479 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_AND~2486 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_AND~2493 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_AND~2500 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_AND~2507 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_AND~2514 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_AND~2521 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_AND~2528 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_AND~2535 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_AND~2542 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_AND~2549 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_AND~2556 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_AND~2563 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_AND~2570 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_AND~2577 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_AND~2584 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_AND~2591 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_AND~2598 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_AND~2605 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_AND~2612 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_AND~2619 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_AND~2626 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_AND~2633 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_AND~2640 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_AND~2647 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_AND~2654 gnd vcc gnd vcc vcc vcc gnd vcc vcc gnd gnd gnd vcc vcc vcc vcc vcc gnd gnd vcc vcc gnd vcc gnd gnd vcc gnd gnd gnd gnd vcc top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2439
1------------------------------1------------------------------ 1
-1------------------------------1----------------------------- 1
--1------------------------------1---------------------------- 1
---1------------------------------1--------------------------- 1
----1------------------------------1-------------------------- 1
-----1------------------------------1------------------------- 1
------1------------------------------1------------------------ 1
-------1------------------------------1----------------------- 1
--------1------------------------------1---------------------- 1
---------1------------------------------1--------------------- 1
----------1------------------------------1-------------------- 1
-----------1------------------------------1------------------- 1
------------1------------------------------1------------------ 1
-------------1------------------------------1----------------- 1
--------------1------------------------------1---------------- 1
---------------1------------------------------1--------------- 1
----------------1------------------------------1-------------- 1
-----------------1------------------------------1------------- 1
------------------1------------------------------1------------ 1
-------------------1------------------------------1----------- 1
--------------------1------------------------------1---------- 1
---------------------1------------------------------1--------- 1
----------------------1------------------------------1-------- 1
-----------------------1------------------------------1------- 1
------------------------1------------------------------1------ 1
-------------------------1------------------------------1----- 1
--------------------------1------------------------------1---- 1
---------------------------1------------------------------1--- 1
----------------------------1------------------------------1-- 1
-----------------------------1------------------------------1- 1
------------------------------1------------------------------1 1

.names top^chien_load_FF_NODE top^MULTI_PORT_MUX~871^LOGICAL_NOT~872 top.rsdec_chien+x2^a11~1_FF_NODE top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2439 top^MULTI_PORT_MUX~871^MUX_2~2434
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^LOGICAL_NOT~203 top.rsdec_syn+x0^y11~1_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2434 top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2424
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^LOGICAL_NOT~243 top.rsdec_syn+x0^y9~1_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2434 top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2429
1-1- 1
-1-1 1

.names top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_AND~2444 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_AND~2451 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_AND~2458 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_AND~2465 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_AND~2472 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_AND~2479 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_AND~2486 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_AND~2493 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_AND~2500 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_AND~2507 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_AND~2514 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_AND~2521 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_AND~2528 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_AND~2535 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_AND~2542 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_AND~2549 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_AND~2556 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_AND~2563 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_AND~2570 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_AND~2577 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_AND~2584 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_AND~2591 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_AND~2598 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_AND~2605 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_AND~2612 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_AND~2619 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_AND~2626 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_AND~2633 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_AND~2640 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_AND~2647 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_AND~2654 gnd gnd gnd vcc gnd vcc gnd vcc vcc vcc gnd vcc vcc gnd gnd gnd vcc vcc vcc vcc vcc gnd gnd vcc vcc gnd vcc gnd gnd vcc gnd top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2440
1------------------------------1------------------------------ 1
-1------------------------------1----------------------------- 1
--1------------------------------1---------------------------- 1
---1------------------------------1--------------------------- 1
----1------------------------------1-------------------------- 1
-----1------------------------------1------------------------- 1
------1------------------------------1------------------------ 1
-------1------------------------------1----------------------- 1
--------1------------------------------1---------------------- 1
---------1------------------------------1--------------------- 1
----------1------------------------------1-------------------- 1
-----------1------------------------------1------------------- 1
------------1------------------------------1------------------ 1
-------------1------------------------------1----------------- 1
--------------1------------------------------1---------------- 1
---------------1------------------------------1--------------- 1
----------------1------------------------------1-------------- 1
-----------------1------------------------------1------------- 1
------------------1------------------------------1------------ 1
-------------------1------------------------------1----------- 1
--------------------1------------------------------1---------- 1
---------------------1------------------------------1--------- 1
----------------------1------------------------------1-------- 1
-----------------------1------------------------------1------- 1
------------------------1------------------------------1------ 1
-------------------------1------------------------------1----- 1
--------------------------1------------------------------1---- 1
---------------------------1------------------------------1--- 1
----------------------------1------------------------------1-- 1
-----------------------------1------------------------------1- 1
------------------------------1------------------------------1 1

.names top^chien_load_FF_NODE top^MULTI_PORT_MUX~871^LOGICAL_NOT~872 top.rsdec_chien+x2^a11~2_FF_NODE top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2440 top^MULTI_PORT_MUX~871^MUX_2~2435
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^LOGICAL_NOT~203 top.rsdec_syn+x0^y11~2_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2435 top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2425
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^LOGICAL_NOT~243 top.rsdec_syn+x0^y9~2_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2435 top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2430
1-1- 1
-1-1 1

.names top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_AND~2444 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_AND~2451 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_AND~2458 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_AND~2465 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_AND~2472 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_AND~2479 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_AND~2486 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_AND~2493 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_AND~2500 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_AND~2507 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_AND~2514 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_AND~2521 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_AND~2528 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_AND~2535 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_AND~2542 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_AND~2549 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_AND~2556 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_AND~2563 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_AND~2570 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_AND~2577 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_AND~2584 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_AND~2591 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_AND~2598 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_AND~2605 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_AND~2612 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_AND~2619 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_AND~2626 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_AND~2633 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_AND~2640 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_AND~2647 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_AND~2654 gnd gnd vcc gnd vcc gnd vcc vcc vcc gnd vcc vcc gnd gnd gnd vcc vcc vcc vcc vcc gnd gnd vcc vcc gnd vcc gnd gnd vcc gnd gnd top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2441
1------------------------------1------------------------------ 1
-1------------------------------1----------------------------- 1
--1------------------------------1---------------------------- 1
---1------------------------------1--------------------------- 1
----1------------------------------1-------------------------- 1
-----1------------------------------1------------------------- 1
------1------------------------------1------------------------ 1
-------1------------------------------1----------------------- 1
--------1------------------------------1---------------------- 1
---------1------------------------------1--------------------- 1
----------1------------------------------1-------------------- 1
-----------1------------------------------1------------------- 1
------------1------------------------------1------------------ 1
-------------1------------------------------1----------------- 1
--------------1------------------------------1---------------- 1
---------------1------------------------------1--------------- 1
----------------1------------------------------1-------------- 1
-----------------1------------------------------1------------- 1
------------------1------------------------------1------------ 1
-------------------1------------------------------1----------- 1
--------------------1------------------------------1---------- 1
---------------------1------------------------------1--------- 1
----------------------1------------------------------1-------- 1
-----------------------1------------------------------1------- 1
------------------------1------------------------------1------ 1
-------------------------1------------------------------1----- 1
--------------------------1------------------------------1---- 1
---------------------------1------------------------------1--- 1
----------------------------1------------------------------1-- 1
-----------------------------1------------------------------1- 1
------------------------------1------------------------------1 1

.names top^chien_load_FF_NODE top^MULTI_PORT_MUX~871^LOGICAL_NOT~872 top.rsdec_chien+x2^a11~3_FF_NODE top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2441 top^MULTI_PORT_MUX~871^MUX_2~2436
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^LOGICAL_NOT~203 top.rsdec_syn+x0^y11~3_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2436 top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2426
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^LOGICAL_NOT~243 top.rsdec_syn+x0^y9~3_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2436 top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2431
1-1- 1
-1-1 1

.names top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_AND~2444 top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_AND~2451 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_AND~2458 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_AND~2465 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_AND~2472 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_AND~2479 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_AND~2486 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_AND~2493 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_AND~2500 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_AND~2507 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_AND~2514 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_AND~2521 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_AND~2528 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_AND~2535 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_AND~2542 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_AND~2549 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_AND~2556 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_AND~2563 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_AND~2570 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_AND~2577 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_AND~2584 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_AND~2591 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_AND~2598 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_AND~2605 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_AND~2612 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_AND~2619 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_AND~2626 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_AND~2633 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_AND~2640 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_AND~2647 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_AND~2654 gnd vcc gnd vcc gnd vcc vcc vcc gnd vcc vcc gnd gnd gnd vcc vcc vcc vcc vcc gnd gnd vcc vcc gnd vcc gnd gnd vcc gnd gnd gnd top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2442
1------------------------------1------------------------------ 1
-1------------------------------1----------------------------- 1
--1------------------------------1---------------------------- 1
---1------------------------------1--------------------------- 1
----1------------------------------1-------------------------- 1
-----1------------------------------1------------------------- 1
------1------------------------------1------------------------ 1
-------1------------------------------1----------------------- 1
--------1------------------------------1---------------------- 1
---------1------------------------------1--------------------- 1
----------1------------------------------1-------------------- 1
-----------1------------------------------1------------------- 1
------------1------------------------------1------------------ 1
-------------1------------------------------1----------------- 1
--------------1------------------------------1---------------- 1
---------------1------------------------------1--------------- 1
----------------1------------------------------1-------------- 1
-----------------1------------------------------1------------- 1
------------------1------------------------------1------------ 1
-------------------1------------------------------1----------- 1
--------------------1------------------------------1---------- 1
---------------------1------------------------------1--------- 1
----------------------1------------------------------1-------- 1
-----------------------1------------------------------1------- 1
------------------------1------------------------------1------ 1
-------------------------1------------------------------1----- 1
--------------------------1------------------------------1---- 1
---------------------------1------------------------------1--- 1
----------------------------1------------------------------1-- 1
-----------------------------1------------------------------1- 1
------------------------------1------------------------------1 1

.names top^chien_load_FF_NODE top^MULTI_PORT_MUX~871^LOGICAL_NOT~872 top.rsdec_chien+x2^a11~4_FF_NODE top.inverse+x3^MULTI_PORT_MUX~776^MUX_2~2442 top^MULTI_PORT_MUX~871^MUX_2~2437
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^LOGICAL_NOT~203 top.rsdec_syn+x0^y11~4_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2437 top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^MUX_2~2427
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^LOGICAL_NOT~243 top.rsdec_syn+x0^y9~4_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2437 top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2432
1-1- 1
-1-1 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2460
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2459 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2460 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2461 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2462 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2463 top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_AND~2458
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2467
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2466 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2467 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2468 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2469 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2470 top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_AND~2465
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2474
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2473 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2474 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2475 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2476 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2477 top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_AND~2472
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2481
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2480 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2481 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2482 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2483 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2484 top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_AND~2479
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2488
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2487 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2488 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2489 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2490 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2491 top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_AND~2486
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2495
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2494 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2495 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2496 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2497 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2498 top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_AND~2493
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2502
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2501 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2502 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2503 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2504 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2505 top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_AND~2500
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2509
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2508 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2509 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2510 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2511 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2512 top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_AND~2507
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2516
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2515 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2516 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2517 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2518 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2519 top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_AND~2514
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2523
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2522 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2523 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2524 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2525 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2526 top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_AND~2521
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2530
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2529 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2530 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2531 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2532 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2533 top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_AND~2528
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2537
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2536 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2537 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2538 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2539 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2540 top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_AND~2535
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2544
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2543 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2544 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2545 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2546 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2547 top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_AND~2542
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2551
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2550 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2551 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2552 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2553 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2554 top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_AND~2549
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2558
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2557 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2558 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2559 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2560 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2561 top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_AND~2556
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2565
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2564 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2565 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2566 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2567 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2568 top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_AND~2563
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2572
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2571 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2572 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2573 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2574 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2575 top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_AND~2570
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2579
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2578 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2579 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2580 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2581 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2582 top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_AND~2577
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2586
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2585 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2586 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2587 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2588 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2589 top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_AND~2584
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2593
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2592 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2593 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2594 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2595 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2596 top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_AND~2591
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2600
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2599 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2600 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2601 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2602 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2603 top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_AND~2598
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2607
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2606 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2607 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2608 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2609 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2610 top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_AND~2605
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2614
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2613 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2614 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2615 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2616 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2617 top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_AND~2612
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2621
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2620 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2621 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2622 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2623 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2624 top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_AND~2619
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2628
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2627 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2628 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2629 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2630 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2631 top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_AND~2626
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2635
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2634 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2635 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2636 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2637 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2638 top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_AND~2633
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2642
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2641 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2642 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2643 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2644 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2645 top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_AND~2640
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 gnd top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2649
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2648 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2649 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2650 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2651 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2652 top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_AND~2647
11111 1

.names top^MULTI_PORT_MUX~864^MUX_2~2661 vcc top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2656
00 1
11 1

.names top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2655 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2656 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2657 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2658 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2659 top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_AND~2654
11111 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[1] top.rsdec_chien+x2^o0~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2364
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o0~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2364 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2184
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o0~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2184 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2004
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2004 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1824
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1824 top.rsdec_chien+x2^o0~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~332^LOGICAL_NOT~333 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[2] top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1313 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1308
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1308 top.rsdec_berl+x1^A0~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1078
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1078 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2796
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2796 top.rsdec_berl+x1^A0~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~335^LOGICAL_NOT~3603 top.rsdec_berl+x1^MULTI_PORT_MUX~334^LOGICAL_NOT~336 top.rsdec_berl+x1^A10~2_FF_NODE top.rsdec_berl+x1^A0~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1313
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A0~2_FF_NODE top.rsdec_berl+x1^A1~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1088
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1088 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2806
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2806 top.rsdec_berl+x1^A1~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A1~2_FF_NODE top.rsdec_berl+x1^A2~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1093
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1093 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2811
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2811 top.rsdec_berl+x1^A2~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A2~2_FF_NODE top.rsdec_berl+x1^A3~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1098
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1098 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2816
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2816 top.rsdec_berl+x1^A3~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A3~2_FF_NODE top.rsdec_berl+x1^A4~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1103
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1103 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2821
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2821 top.rsdec_berl+x1^A4~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A4~2_FF_NODE top.rsdec_berl+x1^A5~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1108
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1108 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2826
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2826 top.rsdec_berl+x1^A5~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A5~2_FF_NODE top.rsdec_berl+x1^A6~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1113
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1113 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2831
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2831 top.rsdec_berl+x1^A6~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A6~2_FF_NODE top.rsdec_berl+x1^A7~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1118
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1118 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2836
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2836 top.rsdec_berl+x1^A7~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A7~2_FF_NODE top.rsdec_berl+x1^A8~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1123
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1123 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2841
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2841 top.rsdec_berl+x1^A8~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A8~2_FF_NODE top.rsdec_berl+x1^A9~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1128
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1128 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2846
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2846 top.rsdec_berl+x1^A9~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A9~2_FF_NODE top.rsdec_berl+x1^A10~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1083
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1083 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2801
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2801 top.rsdec_berl+x1^A10~2_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^LOGICAL_NOT~216 top.rsdec_berl+x1^lambda2~2_FF_NODE top.rsdec_berl+x1^A10~2_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2771
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2766 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[2] top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2761
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2761 top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[2] top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2756
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2756 top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[2] top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2751
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2751 top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[2] top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2746
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2746 top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[2] top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2741
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2741 top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[2] top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2736
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2736 top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[2] top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2731
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2731 top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[2] top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2726
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2726 top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[2] top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2721
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^LOGICAL_NOT~348 top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2721 top.rsdec_berl+x1^D~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2716
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2716 top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2708
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2708 top.rsdec_berl+x1^D~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^D~2_FF_NODE gnd top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1350
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^LOGICAL_NOT~183 top.rsdec_syn+x0^y0~2_FF_NODE top.rsdec_berl+x1^D~2_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1370
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^LOGICAL_NOT~223 top.rsdec_syn+x0^y10~2_FF_NODE top.rsdec_berl+x1^D~2_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1375
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[2] top.rsdec_chien+x2^o0~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2365
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o0~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2365 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2185
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o0~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2185 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2005
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2005 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1825
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1825 top.rsdec_chien+x2^o0~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~332^LOGICAL_NOT~333 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[3] top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1314 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1309
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1309 top.rsdec_berl+x1^A0~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1079
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1079 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2797
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2797 top.rsdec_berl+x1^A0~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~335^LOGICAL_NOT~3603 top.rsdec_berl+x1^MULTI_PORT_MUX~334^LOGICAL_NOT~336 top.rsdec_berl+x1^A10~3_FF_NODE top.rsdec_berl+x1^A0~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1314
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A0~3_FF_NODE top.rsdec_berl+x1^A1~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1089
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1089 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2807
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2807 top.rsdec_berl+x1^A1~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A1~3_FF_NODE top.rsdec_berl+x1^A2~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1094
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1094 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2812
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2812 top.rsdec_berl+x1^A2~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A2~3_FF_NODE top.rsdec_berl+x1^A3~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1099
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1099 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2817
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2817 top.rsdec_berl+x1^A3~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A3~3_FF_NODE top.rsdec_berl+x1^A4~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1104
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1104 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2822
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2822 top.rsdec_berl+x1^A4~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A4~3_FF_NODE top.rsdec_berl+x1^A5~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1109
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1109 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2827
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2827 top.rsdec_berl+x1^A5~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A5~3_FF_NODE top.rsdec_berl+x1^A6~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1114
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1114 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2832
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2832 top.rsdec_berl+x1^A6~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A6~3_FF_NODE top.rsdec_berl+x1^A7~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1119
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1119 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2837
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2837 top.rsdec_berl+x1^A7~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A7~3_FF_NODE top.rsdec_berl+x1^A8~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1124
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1124 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2842
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2842 top.rsdec_berl+x1^A8~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A8~3_FF_NODE top.rsdec_berl+x1^A9~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1129
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1129 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2847
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2847 top.rsdec_berl+x1^A9~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A9~3_FF_NODE top.rsdec_berl+x1^A10~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1084
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1084 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2802
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2802 top.rsdec_berl+x1^A10~3_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^LOGICAL_NOT~216 top.rsdec_berl+x1^lambda2~3_FF_NODE top.rsdec_berl+x1^A10~3_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2772
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2767 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[3] top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2762
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2762 top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[3] top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2757
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2757 top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[3] top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2752
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2752 top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[3] top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2747
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2747 top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[3] top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2742
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2742 top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[3] top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2737
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2737 top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[3] top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2732
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2732 top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[3] top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2727
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2727 top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[3] top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2722
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^LOGICAL_NOT~348 top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2722 top.rsdec_berl+x1^D~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2717
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2717 top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2709
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2709 top.rsdec_berl+x1^D~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^D~3_FF_NODE gnd top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1351
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^LOGICAL_NOT~183 top.rsdec_syn+x0^y0~3_FF_NODE top.rsdec_berl+x1^D~3_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1371
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^LOGICAL_NOT~223 top.rsdec_syn+x0^y10~3_FF_NODE top.rsdec_berl+x1^D~3_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1376
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~864^LOGICAL_NOT~865 top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1527 top.rsdec_berl+x1^D~3_FF_NODE top^MULTI_PORT_MUX~864^MUX_2~2663
1-1- 1
-1-1 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2448
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2455
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2462
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2469
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2476
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2483
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2490
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2497
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2504
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2511
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2518
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2525
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2532
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2539
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2546
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2553
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2560
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2567
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2574
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2581
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2588
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2595
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2602
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2609
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2616
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2623
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2630
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2637
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2644
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 vcc top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2651
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2663 gnd top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2658
00 1
11 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[3] top.rsdec_chien+x2^o0~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2366
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o0~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2366 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2186
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o0~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2186 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2006
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2006 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1826
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1826 top.rsdec_chien+x2^o0~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~332^LOGICAL_NOT~333 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[4] top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1315 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1310
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~332^MUX_2~1310 top.rsdec_berl+x1^A0~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1080
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1080 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2798
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2798 top.rsdec_berl+x1^A0~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~335^LOGICAL_NOT~3603 top.rsdec_berl+x1^MULTI_PORT_MUX~334^LOGICAL_NOT~336 top.rsdec_berl+x1^A10~4_FF_NODE top.rsdec_berl+x1^A0~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~334^MUX_2~1315
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A0~4_FF_NODE top.rsdec_berl+x1^A1~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1090
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1090 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2808
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2808 top.rsdec_berl+x1^A1~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A1~4_FF_NODE top.rsdec_berl+x1^A2~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1095
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1095 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2813
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2813 top.rsdec_berl+x1^A2~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A2~4_FF_NODE top.rsdec_berl+x1^A3~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1100
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1100 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2818
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2818 top.rsdec_berl+x1^A3~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A3~4_FF_NODE top.rsdec_berl+x1^A4~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1105
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1105 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2823
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2823 top.rsdec_berl+x1^A4~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A4~4_FF_NODE top.rsdec_berl+x1^A5~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1110
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1110 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2828
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2828 top.rsdec_berl+x1^A5~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A5~4_FF_NODE top.rsdec_berl+x1^A6~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1115
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1115 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2833
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2833 top.rsdec_berl+x1^A6~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A6~4_FF_NODE top.rsdec_berl+x1^A7~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1120
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1120 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2838
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2838 top.rsdec_berl+x1^A7~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A7~4_FF_NODE top.rsdec_berl+x1^A8~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1125
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1125 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2843
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2843 top.rsdec_berl+x1^A8~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A8~4_FF_NODE top.rsdec_berl+x1^A9~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1130
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1130 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2848
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2848 top.rsdec_berl+x1^A9~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^A9~4_FF_NODE top.rsdec_berl+x1^A10~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1085
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1085 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2803
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2803 top.rsdec_berl+x1^A10~4_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^LOGICAL_NOT~216 top.rsdec_berl+x1^lambda2~4_FF_NODE top.rsdec_berl+x1^A10~4_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^MUX_2~2773
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2768 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[4] top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2763
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~351^LOGICAL_XOR~2763 top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[4] top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2758
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~352^LOGICAL_XOR~2758 top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[4] top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2753
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~353^LOGICAL_XOR~2753 top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[4] top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2748
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~354^LOGICAL_XOR~2748 top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[4] top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2743
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~355^LOGICAL_XOR~2743 top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[4] top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2738
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~356^LOGICAL_XOR~2738 top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[4] top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2733
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~357^LOGICAL_XOR~2733 top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[4] top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2728
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_XOR~358^LOGICAL_XOR~2728 top.rsdec_berl+x1.multiply+x11^MULTIPLY~291[4] top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2723
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^LOGICAL_NOT~348 top.rsdec_berl+x1^BITWISE_XOR~359^LOGICAL_XOR~2723 top.rsdec_berl+x1^D~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2718
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~347^MUX_2~2718 top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2710
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2710 top.rsdec_berl+x1^D~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^D~4_FF_NODE gnd top.rsdec_berl+x1^NOT_EQUAL~308^LOGICAL_XOR~1346^LOGICAL_XOR~1352
01 1
10 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^LOGICAL_NOT~183 top.rsdec_syn+x0^y0~4_FF_NODE top.rsdec_berl+x1^D~4_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1372
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^LOGICAL_NOT~223 top.rsdec_syn+x0^y10~4_FF_NODE top.rsdec_berl+x1^D~4_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1377
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~864^LOGICAL_NOT~865 top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1528 top.rsdec_berl+x1^D~4_FF_NODE top^MULTI_PORT_MUX~864^MUX_2~2664
1-1- 1
-1-1 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2449
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2456
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2463
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2470
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2477
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2484
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2491
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2498
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2505
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2512
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2519
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2526
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2533
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2540
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2547
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2554
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2561
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2568
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2575
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2582
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2589
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2596
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2603
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2610
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2617
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2624
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2631
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2638
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2645
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 gnd top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2652
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2664 vcc top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2659
00 1
11 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x3.multiply+x0^MULTIPLY~229[4] top.rsdec_chien+x2^o0~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2367
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^o0~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2367 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2187
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^o0~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2187 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2007
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2007 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1827
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1827 top.rsdec_chien+x2^o0~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1363 top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[0] top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2764
01 1
10 1

.names top.rsdec_berl+x1^omega11~1_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[1] top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1322
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~329^LOGICAL_NOT~3602 top.rsdec_berl+x1^MULTI_PORT_MUX~328^LOGICAL_NOT~330 top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1322 top.rsdec_berl+x1^omega11~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1317
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1317 top.rsdec_berl+x1^omega0~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1247
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1247 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2965
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2965 top.rsdec_berl+x1^omega0~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega0~1_FF_NODE top.rsdec_berl+x1^omega1~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1262
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1262 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2980
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2980 top.rsdec_berl+x1^omega1~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega1~1_FF_NODE top.rsdec_berl+x1^omega2~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1267
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1267 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2985
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2985 top.rsdec_berl+x1^omega2~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega2~1_FF_NODE top.rsdec_berl+x1^omega3~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1272
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1272 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2990
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2990 top.rsdec_berl+x1^omega3~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega3~1_FF_NODE top.rsdec_berl+x1^omega4~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1277
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1277 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2995
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2995 top.rsdec_berl+x1^omega4~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega4~1_FF_NODE top.rsdec_berl+x1^omega5~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1282
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1282 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3000
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3000 top.rsdec_berl+x1^omega5~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega5~1_FF_NODE top.rsdec_berl+x1^omega6~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1287
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1287 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3005
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3005 top.rsdec_berl+x1^omega6~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega6~1_FF_NODE top.rsdec_berl+x1^omega7~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1292
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1292 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3010
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3010 top.rsdec_berl+x1^omega7~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega7~1_FF_NODE top.rsdec_berl+x1^omega8~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1297
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1297 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3015
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3015 top.rsdec_berl+x1^omega8~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega8~1_FF_NODE top.rsdec_berl+x1^omega9~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1302
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1302 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3020
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3020 top.rsdec_berl+x1^omega9~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega9~1_FF_NODE top.rsdec_berl+x1^omega10~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1252
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1252 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2970
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2970 top.rsdec_berl+x1^omega10~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega10~1_FF_NODE top.rsdec_berl+x1^omega11~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1257
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1257 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2975
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2975 top.rsdec_berl+x1^omega11~1_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^LOGICAL_NOT~236 top.rsdec_berl+x1^lambda3~1_FF_NODE top.rsdec_berl+x1^omega11~1_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2790
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1364 top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[1] top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2765
01 1
10 1

.names top.rsdec_berl+x1^omega11~2_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[2] top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1323
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~329^LOGICAL_NOT~3602 top.rsdec_berl+x1^MULTI_PORT_MUX~328^LOGICAL_NOT~330 top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1323 top.rsdec_berl+x1^omega11~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1318
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1318 top.rsdec_berl+x1^omega0~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1248
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1248 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2966
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2966 top.rsdec_berl+x1^omega0~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega0~2_FF_NODE top.rsdec_berl+x1^omega1~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1263
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1263 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2981
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2981 top.rsdec_berl+x1^omega1~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega1~2_FF_NODE top.rsdec_berl+x1^omega2~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1268
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1268 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2986
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2986 top.rsdec_berl+x1^omega2~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega2~2_FF_NODE top.rsdec_berl+x1^omega3~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1273
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1273 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2991
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2991 top.rsdec_berl+x1^omega3~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega3~2_FF_NODE top.rsdec_berl+x1^omega4~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1278
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1278 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2996
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2996 top.rsdec_berl+x1^omega4~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega4~2_FF_NODE top.rsdec_berl+x1^omega5~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1283
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1283 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3001
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3001 top.rsdec_berl+x1^omega5~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega5~2_FF_NODE top.rsdec_berl+x1^omega6~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1288
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1288 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3006
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3006 top.rsdec_berl+x1^omega6~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega6~2_FF_NODE top.rsdec_berl+x1^omega7~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1293
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1293 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3011
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3011 top.rsdec_berl+x1^omega7~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega7~2_FF_NODE top.rsdec_berl+x1^omega8~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1298
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1298 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3016
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3016 top.rsdec_berl+x1^omega8~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega8~2_FF_NODE top.rsdec_berl+x1^omega9~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1303
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1303 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3021
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3021 top.rsdec_berl+x1^omega9~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega9~2_FF_NODE top.rsdec_berl+x1^omega10~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1253
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1253 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2971
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2971 top.rsdec_berl+x1^omega10~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega10~2_FF_NODE top.rsdec_berl+x1^omega11~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1258
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1258 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2976
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2976 top.rsdec_berl+x1^omega11~2_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^LOGICAL_NOT~236 top.rsdec_berl+x1^lambda3~2_FF_NODE top.rsdec_berl+x1^omega11~2_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2791
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1365 top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[2] top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2766
01 1
10 1

.names top.rsdec_berl+x1^omega11~3_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[3] top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1324
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~329^LOGICAL_NOT~3602 top.rsdec_berl+x1^MULTI_PORT_MUX~328^LOGICAL_NOT~330 top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1324 top.rsdec_berl+x1^omega11~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1319
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1319 top.rsdec_berl+x1^omega0~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1249
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1249 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2967
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2967 top.rsdec_berl+x1^omega0~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega0~3_FF_NODE top.rsdec_berl+x1^omega1~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1264
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1264 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2982
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2982 top.rsdec_berl+x1^omega1~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega1~3_FF_NODE top.rsdec_berl+x1^omega2~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1269
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1269 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2987
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2987 top.rsdec_berl+x1^omega2~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega2~3_FF_NODE top.rsdec_berl+x1^omega3~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1274
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1274 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2992
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2992 top.rsdec_berl+x1^omega3~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega3~3_FF_NODE top.rsdec_berl+x1^omega4~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1279
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1279 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2997
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2997 top.rsdec_berl+x1^omega4~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega4~3_FF_NODE top.rsdec_berl+x1^omega5~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1284
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1284 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3002
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3002 top.rsdec_berl+x1^omega5~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega5~3_FF_NODE top.rsdec_berl+x1^omega6~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1289
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1289 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3007
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3007 top.rsdec_berl+x1^omega6~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega6~3_FF_NODE top.rsdec_berl+x1^omega7~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1294
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1294 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3012
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3012 top.rsdec_berl+x1^omega7~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega7~3_FF_NODE top.rsdec_berl+x1^omega8~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1299
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1299 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3017
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3017 top.rsdec_berl+x1^omega8~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega8~3_FF_NODE top.rsdec_berl+x1^omega9~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1304
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1304 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3022
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3022 top.rsdec_berl+x1^omega9~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega9~3_FF_NODE top.rsdec_berl+x1^omega10~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1254
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1254 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2972
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2972 top.rsdec_berl+x1^omega10~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega10~3_FF_NODE top.rsdec_berl+x1^omega11~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1259
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1259 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2977
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2977 top.rsdec_berl+x1^omega11~3_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^LOGICAL_NOT~236 top.rsdec_berl+x1^lambda3~3_FF_NODE top.rsdec_berl+x1^omega11~3_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2792
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1366 top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[3] top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2767
01 1
10 1

.names top.rsdec_berl+x1^omega11~4_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[4] top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1325
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~329^LOGICAL_NOT~3602 top.rsdec_berl+x1^MULTI_PORT_MUX~328^LOGICAL_NOT~330 top.rsdec_berl+x1^BITWISE_XOR~331^LOGICAL_XOR~1325 top.rsdec_berl+x1^omega11~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1320
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~328^MUX_2~1320 top.rsdec_berl+x1^omega0~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1250
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1250 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2968
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2968 top.rsdec_berl+x1^omega0~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega0~4_FF_NODE top.rsdec_berl+x1^omega1~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1265
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1265 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2983
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2983 top.rsdec_berl+x1^omega1~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega1~4_FF_NODE top.rsdec_berl+x1^omega2~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1270
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1270 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2988
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2988 top.rsdec_berl+x1^omega2~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega2~4_FF_NODE top.rsdec_berl+x1^omega3~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1275
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1275 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2993
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2993 top.rsdec_berl+x1^omega3~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega3~4_FF_NODE top.rsdec_berl+x1^omega4~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1280
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1280 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2998
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2998 top.rsdec_berl+x1^omega4~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega4~4_FF_NODE top.rsdec_berl+x1^omega5~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1285
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1285 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3003
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3003 top.rsdec_berl+x1^omega5~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega5~4_FF_NODE top.rsdec_berl+x1^omega6~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1290
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1290 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3008
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3008 top.rsdec_berl+x1^omega6~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega6~4_FF_NODE top.rsdec_berl+x1^omega7~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1295
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1295 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3013
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3013 top.rsdec_berl+x1^omega7~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega7~4_FF_NODE top.rsdec_berl+x1^omega8~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1300
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1300 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3018
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3018 top.rsdec_berl+x1^omega8~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega8~4_FF_NODE top.rsdec_berl+x1^omega9~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1305
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1305 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3023
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~3023 top.rsdec_berl+x1^omega9~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega9~4_FF_NODE top.rsdec_berl+x1^omega10~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1255
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1255 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2973
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2973 top.rsdec_berl+x1^omega10~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^omega10~4_FF_NODE top.rsdec_berl+x1^omega11~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1260
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1260 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2978
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2978 top.rsdec_berl+x1^omega11~4_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^LOGICAL_NOT~236 top.rsdec_berl+x1^lambda3~4_FF_NODE top.rsdec_berl+x1^omega11~4_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^MUX_2~2793
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1367 top.rsdec_berl+x1.rsdec_berl_multiply+x2.multiply+x0^MULTIPLY~209[4] top.rsdec_berl+x1^BITWISE_XOR~350^LOGICAL_XOR~2768
01 1
10 1

.names top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^MULTI_PORT_MUX~332^LOGICAL_NOT~333
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~307^MUX_2~1340 top.rsdec_berl+x1^BITWISE_AND~341^LOGICAL_AND~1339
11 1

.names top.rsdec_berl+x1^BITWISE_AND~341^LOGICAL_AND~1339 top.rsdec_berl+x1^LOGICAL_AND~343^BITWISE_OR~1335^LOGICAL_OR~1337
1 1

.names top.rsdec_berl+x1^LOGICAL_AND~343^BITWISE_OR~1335^LOGICAL_OR~1337 top.rsdec_berl+x1^LOGICAL_AND~343^BITWISE_OR~1336^LOGICAL_OR~1338 top.rsdec_berl+x1^LOGICAL_AND~343^LOGICAL_AND~1334
11 1

.names top.rsdec_berl+x1^LOGICAL_AND~343^LOGICAL_AND~1334 top.rsdec_berl+x1^MULTI_PORT_MUX~340^LOGICAL_NOT~344 top.rsdec_berl+x1^ADD~346^LOGICAL_XOR~2686 top.rsdec_berl+x1^L~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~340^MUX_2~1331
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~340^MUX_2~1331 top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2711
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2711 top.rsdec_berl+x1^L~0_FF_NODE re top^clk 3

.names top^count~1_FF_NODE top.rsdec_berl+x1^L~0_FF_NODE top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_XNOR~2668^LOGICAL_XNOR~2671
00 1
11 1

.names top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_XNOR~2668^LOGICAL_XNOR~2670 top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_XNOR~2668^LOGICAL_XNOR~2671 top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_XNOR~2668^LOGICAL_XNOR~2672 top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_XNOR~2668^LOGICAL_XNOR~2673 top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_AND~2669
1111 1

.names top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_AND~2669 top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2675 top.rsdec_berl+x1^GTE~309^LOGICAL_OR~2667
1- 1
-1 1

.names top.rsdec_berl+x1^GTE~309^LOGICAL_OR~2667 top.rsdec_berl+x1^LOGICAL_AND~310^BITWISE_OR~1343^LOGICAL_OR~1345
1 1

.names top.rsdec_berl+x1^L~0_FF_NODE top.rsdec_berl+x1^MINUS~345^LOGICAL_NOT~2697
0 1

.names top^count~0_FF_NODE top.rsdec_berl+x1^MINUS~345^LOGICAL_NOT~2697 top.rsdec_berl+x1^MINUS~345^LOGICAL_XNOR~2696
00 1
11 1

.names top.rsdec_berl+x1^MINUS~345^LOGICAL_XNOR~2696 vcc top.rsdec_berl+x1^ADD~346^LOGICAL_XOR~2686
01 1
10 1

.names top.rsdec_berl+x1^MINUS~345^LOGICAL_XNOR~2696 vcc top.rsdec_berl+x1^ADD~346^LOGICAL_AND~2687
11 1

.names top.rsdec_berl+x1^ADD~346^LOGICAL_AND~2687 top.rsdec_berl+x1^MINUS~345^ADDER_FUNC~2699 gnd top.rsdec_berl+x1^ADD~346^ADDER_FUNC~2688
001 1
010 1
100 1
111 1

.names top.rsdec_berl+x1^LOGICAL_AND~343^LOGICAL_AND~1334 top.rsdec_berl+x1^MULTI_PORT_MUX~340^LOGICAL_NOT~344 top.rsdec_berl+x1^ADD~346^ADDER_FUNC~2688 top.rsdec_berl+x1^L~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~340^MUX_2~1332
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~340^MUX_2~1332 top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2712
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2712 top.rsdec_berl+x1^L~1_FF_NODE re top^clk 3

.names top^count~2_FF_NODE top.rsdec_berl+x1^L~1_FF_NODE top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_XNOR~2668^LOGICAL_XNOR~2672
00 1
11 1

.names top.rsdec_berl+x1^L~1_FF_NODE top.rsdec_berl+x1^MINUS~345^LOGICAL_NOT~2700
0 1

.names top.rsdec_berl+x1^MINUS~345^LOGICAL_OR~2698 top^count~1_FF_NODE top.rsdec_berl+x1^MINUS~345^LOGICAL_NOT~2700 top.rsdec_berl+x1^MINUS~345^ADDER_FUNC~2699
001 1
010 1
100 1
111 1

.names top.rsdec_berl+x1^ADD~346^LOGICAL_AND~2687 top.rsdec_berl+x1^MINUS~345^ADDER_FUNC~2699 gnd top.rsdec_berl+x1^ADD~346^CARRY_FUNC~2689
011 1
101 1
110 1
111 1

.names top.rsdec_berl+x1^ADD~346^CARRY_FUNC~2689 top.rsdec_berl+x1^MINUS~345^ADDER_FUNC~2702 gnd top.rsdec_berl+x1^ADD~346^ADDER_FUNC~2690
001 1
010 1
100 1
111 1

.names top.rsdec_berl+x1^LOGICAL_AND~343^LOGICAL_AND~1334 top.rsdec_berl+x1^MULTI_PORT_MUX~340^LOGICAL_NOT~344 top.rsdec_berl+x1^ADD~346^ADDER_FUNC~2690 top.rsdec_berl+x1^L~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~340^MUX_2~1333
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~340^MUX_2~1333 top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2713
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~337^MUX_2~2713 top.rsdec_berl+x1^L~2_FF_NODE re top^clk 3

.names top^count~3_FF_NODE top.rsdec_berl+x1^L~2_FF_NODE top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_XNOR~2668^LOGICAL_XNOR~2673
00 1
11 1

.names top.rsdec_berl+x1^L~2_FF_NODE top.rsdec_berl+x1^MINUS~345^LOGICAL_NOT~2703
0 1

.names top.rsdec_berl+x1^MINUS~345^CARRY_FUNC~2701 top^count~2_FF_NODE top.rsdec_berl+x1^MINUS~345^LOGICAL_NOT~2703 top.rsdec_berl+x1^MINUS~345^ADDER_FUNC~2702
001 1
010 1
100 1
111 1

.names top^count~3_FF_NODE top.rsdec_berl+x1^L~2_FF_NODE gnd top.rsdec_berl+x1^GTE~309^GT~2666^GT~2682
100 1

.names top.rsdec_berl+x1^GTE~309^GT~2666^GT~2676 top.rsdec_berl+x1^GTE~309^GT~2666^GT~2678 top.rsdec_berl+x1^GTE~309^GT~2666^GT~2680 top.rsdec_berl+x1^GTE~309^GT~2666^GT~2682 top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2675
1--- 1
-1-- 1
--1- 1
---1 1

.names top^count~3_FF_NODE top.rsdec_berl+x1^L~2_FF_NODE top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_XOR~2674^LOGICAL_XOR~2685
01 1
10 1

.names top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_XOR~2674^LOGICAL_XOR~2685 gnd top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2681
1- 1
-1 1

.names top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_XOR~2674^LOGICAL_XOR~2684 top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2681 top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2679
1- 1
-1 1

.names top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_XOR~2674^LOGICAL_XOR~2683 top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2679 top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2677
1- 1
-1 1

.names top^count~0_FF_NODE gnd top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2677 top.rsdec_berl+x1^GTE~309^GT~2666^GT~2676
100 1

.names top^count~1_FF_NODE top.rsdec_berl+x1^L~0_FF_NODE top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2679 top.rsdec_berl+x1^GTE~309^GT~2666^GT~2678
100 1

.names top^count~2_FF_NODE top.rsdec_berl+x1^L~1_FF_NODE top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_OR~2681 top.rsdec_berl+x1^GTE~309^GT~2666^GT~2680
100 1

.names top.rsdec_berl+x1^MINUS~345^LOGICAL_OR~2698 top^count~1_FF_NODE top.rsdec_berl+x1^MINUS~345^LOGICAL_NOT~2700 top.rsdec_berl+x1^MINUS~345^CARRY_FUNC~2701
011 1
101 1
110 1
111 1

.names top^count~2_FF_NODE top.rsdec_berl+x1^L~1_FF_NODE top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_XOR~2674^LOGICAL_XOR~2684
01 1
10 1

.names top^count~0_FF_NODE top.rsdec_berl+x1^MINUS~345^LOGICAL_NOT~2697 top.rsdec_berl+x1^MINUS~345^LOGICAL_OR~2698
1- 1
-1 1

.names top^count~1_FF_NODE top.rsdec_berl+x1^L~0_FF_NODE top.rsdec_berl+x1^GTE~309^GT~2666^LOGICAL_XOR~2674^LOGICAL_XOR~2683
01 1
10 1

.names top.rsdec_berl+x1^LOGICAL_AND~343^LOGICAL_AND~1334 top.rsdec_berl+x1^MULTI_PORT_MUX~340^LOGICAL_NOT~344
0 1

.names top.rsdec_berl+x1^LOGICAL_AND~310^LOGICAL_AND~1341 top.rsdec_berl+x1^MULTI_PORT_MUX~307^LOGICAL_NOT~311
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^LOGICAL_NOT~183 top.rsdec_syn+x0^y0~0_FF_NODE top.rsdec_berl+x1^D~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^MUX_2~1368
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^LOGICAL_NOT~223 top.rsdec_syn+x0^y10~0_FF_NODE top.rsdec_berl+x1^D~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^MUX_2~1373
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~864^LOGICAL_NOT~865 top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1524 top.rsdec_berl+x1^D~0_FF_NODE top^MULTI_PORT_MUX~864^MUX_2~2660
1-1- 1
-1-1 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~777^LOGICAL_XNOR~2443^LOGICAL_XNOR~2445
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2452
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2459
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2466
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2473
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2480
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2487
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2494
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2501
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2508
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2515
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2522
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2529
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2536
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2543
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2550
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2557
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2564
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2571
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2578
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2585
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2592
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2599
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2606
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2613
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2620
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2627
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2634
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2641
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 vcc top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2648
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2660 gnd top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2655
00 1
11 1


.subckt mult_5_5_10 a[0]=top.rsdec_syn+x0^y2~0_FF_NODE\
 a[1]=top.rsdec_syn+x0^y2~1_FF_NODE a[2]=top.rsdec_syn+x0^y2~2_FF_NODE\
 a[3]=top.rsdec_syn+x0^y2~3_FF_NODE a[4]=top.rsdec_syn+x0^y2~4_FF_NODE\
 b[0]=top.rsdec_berl+x1^lambda10~0_FF_NODE\
 b[1]=top.rsdec_berl+x1^lambda10~1_FF_NODE\
 b[2]=top.rsdec_berl+x1^lambda10~2_FF_NODE\
 b[3]=top.rsdec_berl+x1^lambda10~3_FF_NODE\
 b[4]=top.rsdec_berl+x1^lambda10~4_FF_NODE\
 out[0]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[0]\
 out[1]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[1]\
 out[2]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[2]\
 out[3]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[3]\
 out[4]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[4]\
 out[5]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[5]\
 out[6]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[6]\
 out[7]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[7]\
 out[8]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[8]\
 out[9]=top.rsdec_berl+x1.multiply+x10^MULTIPLY~285[9]


.subckt mult_5_5_10 a[0]=top.rsdec_syn+x0^y3~0_FF_NODE\
 a[1]=top.rsdec_syn+x0^y3~1_FF_NODE a[2]=top.rsdec_syn+x0^y3~2_FF_NODE\
 a[3]=top.rsdec_syn+x0^y3~3_FF_NODE a[4]=top.rsdec_syn+x0^y3~4_FF_NODE\
 b[0]=top.rsdec_berl+x1^lambda9~0_FF_NODE\
 b[1]=top.rsdec_berl+x1^lambda9~1_FF_NODE\
 b[2]=top.rsdec_berl+x1^lambda9~2_FF_NODE\
 b[3]=top.rsdec_berl+x1^lambda9~3_FF_NODE\
 b[4]=top.rsdec_berl+x1^lambda9~4_FF_NODE\
 out[0]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[0]\
 out[1]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[1]\
 out[2]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[2]\
 out[3]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[3]\
 out[4]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[4]\
 out[5]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[5]\
 out[6]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[6]\
 out[7]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[7]\
 out[8]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[8]\
 out[9]=top.rsdec_berl+x1.multiply+x9^MULTIPLY~279[9]


.subckt mult_5_5_10 a[0]=top.rsdec_syn+x0^y4~0_FF_NODE\
 a[1]=top.rsdec_syn+x0^y4~1_FF_NODE a[2]=top.rsdec_syn+x0^y4~2_FF_NODE\
 a[3]=top.rsdec_syn+x0^y4~3_FF_NODE a[4]=top.rsdec_syn+x0^y4~4_FF_NODE\
 b[0]=top.rsdec_berl+x1^lambda8~0_FF_NODE\
 b[1]=top.rsdec_berl+x1^lambda8~1_FF_NODE\
 b[2]=top.rsdec_berl+x1^lambda8~2_FF_NODE\
 b[3]=top.rsdec_berl+x1^lambda8~3_FF_NODE\
 b[4]=top.rsdec_berl+x1^lambda8~4_FF_NODE\
 out[0]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[0]\
 out[1]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[1]\
 out[2]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[2]\
 out[3]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[3]\
 out[4]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[4]\
 out[5]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[5]\
 out[6]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[6]\
 out[7]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[7]\
 out[8]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[8]\
 out[9]=top.rsdec_berl+x1.multiply+x8^MULTIPLY~273[9]


.subckt mult_5_5_10 a[0]=top.rsdec_syn+x0^y5~0_FF_NODE\
 a[1]=top.rsdec_syn+x0^y5~1_FF_NODE a[2]=top.rsdec_syn+x0^y5~2_FF_NODE\
 a[3]=top.rsdec_syn+x0^y5~3_FF_NODE a[4]=top.rsdec_syn+x0^y5~4_FF_NODE\
 b[0]=top.rsdec_berl+x1^lambda7~0_FF_NODE\
 b[1]=top.rsdec_berl+x1^lambda7~1_FF_NODE\
 b[2]=top.rsdec_berl+x1^lambda7~2_FF_NODE\
 b[3]=top.rsdec_berl+x1^lambda7~3_FF_NODE\
 b[4]=top.rsdec_berl+x1^lambda7~4_FF_NODE\
 out[0]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[0]\
 out[1]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[1]\
 out[2]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[2]\
 out[3]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[3]\
 out[4]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[4]\
 out[5]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[5]\
 out[6]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[6]\
 out[7]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[7]\
 out[8]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[8]\
 out[9]=top.rsdec_berl+x1.multiply+x7^MULTIPLY~267[9]


.subckt mult_5_5_10 a[0]=top.rsdec_syn+x0^y6~0_FF_NODE\
 a[1]=top.rsdec_syn+x0^y6~1_FF_NODE a[2]=top.rsdec_syn+x0^y6~2_FF_NODE\
 a[3]=top.rsdec_syn+x0^y6~3_FF_NODE a[4]=top.rsdec_syn+x0^y6~4_FF_NODE\
 b[0]=top.rsdec_berl+x1^lambda6~0_FF_NODE\
 b[1]=top.rsdec_berl+x1^lambda6~1_FF_NODE\
 b[2]=top.rsdec_berl+x1^lambda6~2_FF_NODE\
 b[3]=top.rsdec_berl+x1^lambda6~3_FF_NODE\
 b[4]=top.rsdec_berl+x1^lambda6~4_FF_NODE\
 out[0]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[0]\
 out[1]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[1]\
 out[2]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[2]\
 out[3]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[3]\
 out[4]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[4]\
 out[5]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[5]\
 out[6]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[6]\
 out[7]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[7]\
 out[8]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[8]\
 out[9]=top.rsdec_berl+x1.multiply+x6^MULTIPLY~261[9]


.subckt mult_5_5_10 a[0]=top.rsdec_syn+x0^y7~0_FF_NODE\
 a[1]=top.rsdec_syn+x0^y7~1_FF_NODE a[2]=top.rsdec_syn+x0^y7~2_FF_NODE\
 a[3]=top.rsdec_syn+x0^y7~3_FF_NODE a[4]=top.rsdec_syn+x0^y7~4_FF_NODE\
 b[0]=top.rsdec_berl+x1^lambda5~0_FF_NODE\
 b[1]=top.rsdec_berl+x1^lambda5~1_FF_NODE\
 b[2]=top.rsdec_berl+x1^lambda5~2_FF_NODE\
 b[3]=top.rsdec_berl+x1^lambda5~3_FF_NODE\
 b[4]=top.rsdec_berl+x1^lambda5~4_FF_NODE\
 out[0]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[0]\
 out[1]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[1]\
 out[2]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[2]\
 out[3]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[3]\
 out[4]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[4]\
 out[5]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[5]\
 out[6]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[6]\
 out[7]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[7]\
 out[8]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[8]\
 out[9]=top.rsdec_berl+x1.multiply+x5^MULTIPLY~255[9]


.subckt mult_5_5_10 a[0]=top.rsdec_syn+x0^y8~0_FF_NODE\
 a[1]=top.rsdec_syn+x0^y8~1_FF_NODE a[2]=top.rsdec_syn+x0^y8~2_FF_NODE\
 a[3]=top.rsdec_syn+x0^y8~3_FF_NODE a[4]=top.rsdec_syn+x0^y8~4_FF_NODE\
 b[0]=top.rsdec_berl+x1^lambda4~0_FF_NODE\
 b[1]=top.rsdec_berl+x1^lambda4~1_FF_NODE\
 b[2]=top.rsdec_berl+x1^lambda4~2_FF_NODE\
 b[3]=top.rsdec_berl+x1^lambda4~3_FF_NODE\
 b[4]=top.rsdec_berl+x1^lambda4~4_FF_NODE\
 out[0]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[0]\
 out[1]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[1]\
 out[2]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[2]\
 out[3]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[3]\
 out[4]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[4]\
 out[5]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[5]\
 out[6]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[6]\
 out[7]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[7]\
 out[8]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[8]\
 out[9]=top.rsdec_berl+x1.multiply+x4^MULTIPLY~249[9]

.names top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[0] top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[0] top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1363
01 1
10 1

.names top.rsdec_berl+x1^lambda11~1_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[1] top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1359
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~320^LOGICAL_NOT~3600 top.rsdec_berl+x1^MULTI_PORT_MUX~319^LOGICAL_NOT~321 top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1359 top.rsdec_berl+x1^lambda11~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1354
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1354 top.rsdec_berl+x1^lambda0~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1187
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1187 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2905
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2905 top.rsdec_berl+x1^lambda0~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda0~1_FF_NODE top.rsdec_berl+x1^lambda1~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1202
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1202 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2920
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2920 top.rsdec_berl+x1^lambda1~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda1~1_FF_NODE top.rsdec_berl+x1^lambda2~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1207
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1207 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2925
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2925 top.rsdec_berl+x1^lambda2~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda2~1_FF_NODE top.rsdec_berl+x1^lambda3~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1212
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1212 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2930
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2930 top.rsdec_berl+x1^lambda3~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda3~1_FF_NODE top.rsdec_berl+x1^lambda4~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1217
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1217 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2935
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2935 top.rsdec_berl+x1^lambda4~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda4~1_FF_NODE top.rsdec_berl+x1^lambda5~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1222
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1222 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2940
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2940 top.rsdec_berl+x1^lambda5~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda5~1_FF_NODE top.rsdec_berl+x1^lambda6~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1227
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1227 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2945
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2945 top.rsdec_berl+x1^lambda6~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda6~1_FF_NODE top.rsdec_berl+x1^lambda7~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1232
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1232 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2950
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2950 top.rsdec_berl+x1^lambda7~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda7~1_FF_NODE top.rsdec_berl+x1^lambda8~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1237
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1237 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2955
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2955 top.rsdec_berl+x1^lambda8~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda8~1_FF_NODE top.rsdec_berl+x1^lambda9~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1242
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1242 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2960
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2960 top.rsdec_berl+x1^lambda9~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda9~1_FF_NODE top.rsdec_berl+x1^lambda10~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1192
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1192 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2910
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2910 top.rsdec_berl+x1^lambda10~1_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda10~1_FF_NODE top.rsdec_berl+x1^lambda11~1_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1197
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1197 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2915
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2915 top.rsdec_berl+x1^lambda11~1_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^LOGICAL_NOT~196 top.rsdec_berl+x1^lambda1~1_FF_NODE top.rsdec_berl+x1^lambda11~1_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2785
1-1- 1
-1-1 1

.names top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[1] top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[1] top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1364
01 1
10 1

.names top.rsdec_berl+x1^lambda11~2_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[2] top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1360
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~320^LOGICAL_NOT~3600 top.rsdec_berl+x1^MULTI_PORT_MUX~319^LOGICAL_NOT~321 top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1360 top.rsdec_berl+x1^lambda11~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1355
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1355 top.rsdec_berl+x1^lambda0~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1188
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1188 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2906
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2906 top.rsdec_berl+x1^lambda0~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda0~2_FF_NODE top.rsdec_berl+x1^lambda1~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1203
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1203 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2921
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2921 top.rsdec_berl+x1^lambda1~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda1~2_FF_NODE top.rsdec_berl+x1^lambda2~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1208
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1208 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2926
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2926 top.rsdec_berl+x1^lambda2~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda2~2_FF_NODE top.rsdec_berl+x1^lambda3~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1213
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1213 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2931
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2931 top.rsdec_berl+x1^lambda3~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda3~2_FF_NODE top.rsdec_berl+x1^lambda4~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1218
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1218 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2936
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2936 top.rsdec_berl+x1^lambda4~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda4~2_FF_NODE top.rsdec_berl+x1^lambda5~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1223
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1223 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2941
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2941 top.rsdec_berl+x1^lambda5~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda5~2_FF_NODE top.rsdec_berl+x1^lambda6~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1228
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1228 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2946
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2946 top.rsdec_berl+x1^lambda6~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda6~2_FF_NODE top.rsdec_berl+x1^lambda7~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1233
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1233 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2951
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2951 top.rsdec_berl+x1^lambda7~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda7~2_FF_NODE top.rsdec_berl+x1^lambda8~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1238
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1238 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2956
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2956 top.rsdec_berl+x1^lambda8~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda8~2_FF_NODE top.rsdec_berl+x1^lambda9~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1243
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1243 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2961
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2961 top.rsdec_berl+x1^lambda9~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda9~2_FF_NODE top.rsdec_berl+x1^lambda10~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1193
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1193 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2911
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2911 top.rsdec_berl+x1^lambda10~2_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda10~2_FF_NODE top.rsdec_berl+x1^lambda11~2_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1198
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1198 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2916
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2916 top.rsdec_berl+x1^lambda11~2_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^LOGICAL_NOT~196 top.rsdec_berl+x1^lambda1~2_FF_NODE top.rsdec_berl+x1^lambda11~2_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2786
1-1- 1
-1-1 1

.names top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[2] top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[2] top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1365
01 1
10 1

.names top.rsdec_berl+x1^lambda11~3_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[3] top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1361
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~320^LOGICAL_NOT~3600 top.rsdec_berl+x1^MULTI_PORT_MUX~319^LOGICAL_NOT~321 top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1361 top.rsdec_berl+x1^lambda11~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1356
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1356 top.rsdec_berl+x1^lambda0~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1189
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1189 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2907
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2907 top.rsdec_berl+x1^lambda0~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda0~3_FF_NODE top.rsdec_berl+x1^lambda1~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1204
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1204 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2922
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2922 top.rsdec_berl+x1^lambda1~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda1~3_FF_NODE top.rsdec_berl+x1^lambda2~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1209
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1209 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2927
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2927 top.rsdec_berl+x1^lambda2~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda2~3_FF_NODE top.rsdec_berl+x1^lambda3~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1214
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1214 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2932
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2932 top.rsdec_berl+x1^lambda3~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda3~3_FF_NODE top.rsdec_berl+x1^lambda4~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1219
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1219 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2937
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2937 top.rsdec_berl+x1^lambda4~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda4~3_FF_NODE top.rsdec_berl+x1^lambda5~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1224
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1224 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2942
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2942 top.rsdec_berl+x1^lambda5~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda5~3_FF_NODE top.rsdec_berl+x1^lambda6~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1229
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1229 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2947
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2947 top.rsdec_berl+x1^lambda6~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda6~3_FF_NODE top.rsdec_berl+x1^lambda7~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1234
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1234 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2952
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2952 top.rsdec_berl+x1^lambda7~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda7~3_FF_NODE top.rsdec_berl+x1^lambda8~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1239
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1239 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2957
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2957 top.rsdec_berl+x1^lambda8~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda8~3_FF_NODE top.rsdec_berl+x1^lambda9~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1244
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1244 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2962
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2962 top.rsdec_berl+x1^lambda9~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda9~3_FF_NODE top.rsdec_berl+x1^lambda10~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1194
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1194 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2912
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2912 top.rsdec_berl+x1^lambda10~3_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda10~3_FF_NODE top.rsdec_berl+x1^lambda11~3_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1199
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1199 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2917
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2917 top.rsdec_berl+x1^lambda11~3_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^LOGICAL_NOT~196 top.rsdec_berl+x1^lambda1~3_FF_NODE top.rsdec_berl+x1^lambda11~3_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2787
1-1- 1
-1-1 1

.names top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[3] top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[3] top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1366
01 1
10 1

.names top.rsdec_berl+x1^lambda11~4_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[4] top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1362
01 1
10 1

.names top.rsdec_berl+x1^BITWISE_NOT~320^LOGICAL_NOT~3600 top.rsdec_berl+x1^MULTI_PORT_MUX~319^LOGICAL_NOT~321 top.rsdec_berl+x1^BITWISE_XOR~322^LOGICAL_XOR~1362 top.rsdec_berl+x1^lambda11~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1357
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^MULTI_PORT_MUX~319^MUX_2~1357 top.rsdec_berl+x1^lambda0~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1190
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1190 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2908
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2908 top.rsdec_berl+x1^lambda0~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda0~4_FF_NODE top.rsdec_berl+x1^lambda1~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1205
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1205 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2923
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2923 top.rsdec_berl+x1^lambda1~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda1~4_FF_NODE top.rsdec_berl+x1^lambda2~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1210
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1210 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2928
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2928 top.rsdec_berl+x1^lambda2~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda2~4_FF_NODE top.rsdec_berl+x1^lambda3~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1215
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1215 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2933
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2933 top.rsdec_berl+x1^lambda3~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda3~4_FF_NODE top.rsdec_berl+x1^lambda4~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1220
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1220 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2938
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2938 top.rsdec_berl+x1^lambda4~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda4~4_FF_NODE top.rsdec_berl+x1^lambda5~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1225
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1225 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2943
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2943 top.rsdec_berl+x1^lambda5~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda5~4_FF_NODE top.rsdec_berl+x1^lambda6~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1230
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1230 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2948
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2948 top.rsdec_berl+x1^lambda6~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda6~4_FF_NODE top.rsdec_berl+x1^lambda7~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1235
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1235 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2953
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2953 top.rsdec_berl+x1^lambda7~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda7~4_FF_NODE top.rsdec_berl+x1^lambda8~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1240
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1240 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2958
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2958 top.rsdec_berl+x1^lambda8~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda8~4_FF_NODE top.rsdec_berl+x1^lambda9~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1245
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1245 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2963
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2963 top.rsdec_berl+x1^lambda9~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda9~4_FF_NODE top.rsdec_berl+x1^lambda10~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1195
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1195 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2913
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2913 top.rsdec_berl+x1^lambda10~4_FF_NODE re top^clk 3

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318 top.rsdec_berl+x1^lambda10~4_FF_NODE top.rsdec_berl+x1^lambda11~4_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1200
1-1- 1
-1-1 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315 gnd top.rsdec_berl+x1^MULTI_PORT_MUX~316^MUX_2~1200 top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2918
1-1- 1
-1-1 1

.latch top.rsdec_berl+x1^MULTI_PORT_MUX~313^MUX_2~2918 top.rsdec_berl+x1^lambda11~4_FF_NODE re top^clk 3

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^LOGICAL_NOT~196 top.rsdec_berl+x1^lambda1~4_FF_NODE top.rsdec_berl+x1^lambda11~4_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^MUX_2~2788
1-1- 1
-1-1 1

.names top.rsdec_berl+x1.rsdec_berl_multiply+x0.multiply+x0^MULTIPLY~169[4] top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[4] top.rsdec_berl+x1^BITWISE_XOR~349^LOGICAL_XOR~1367
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[0] top.rsdec_chien+x2^l0~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2303
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1378 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2303 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2123
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l0~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2123 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1943
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1943 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1763
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1763 top.rsdec_chien+x2^l0~0_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l0~0_FF_NODE top.rsdec_chien+x2^l1~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2318
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^l0~0_FF_NODE top.rsdec_chien+x2^l2~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1544
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1544 top.rsdec_chien+x2^l4~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1539
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1539 top.rsdec_chien+x2^l6~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1534
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1534 top.rsdec_chien+x2^l8~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1529
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1529 top.rsdec_chien+x2^l10~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1524
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[1] top.rsdec_chien+x2^l0~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2304
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1379 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2304 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2124
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l0~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2124 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1944
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1944 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1764
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1764 top.rsdec_chien+x2^l0~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^LOGICAL_NOT~635 top.rsdec_chien+x2^a0~1_FF_NODE top.rsdec_chien+x2^l0~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1379
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1379 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2064 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1884
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1884 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1704
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1704 top.rsdec_chien+x2^a0~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a0~1_FF_NODE top.rsdec_chien+x2^a1~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2259
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a1~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2259 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2079
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a11~1_FF_NODE top.rsdec_chien+x2^a0~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2244
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a0~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2244 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2064
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l0~1_FF_NODE top.rsdec_chien+x2^l1~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2319
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1417 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2319 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2139
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l1~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2139 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1959
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1959 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1779
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1779 top.rsdec_chien+x2^l1~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l1~1_FF_NODE top.rsdec_chien+x2^l2~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2324
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1428 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2324 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2144
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l2~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2144 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1964
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1964 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1784
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1784 top.rsdec_chien+x2^l2~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^LOGICAL_NOT~649 top.rsdec_chien+x2^a2~1_FF_NODE top.rsdec_chien+x2^l2~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1425
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l2~1_FF_NODE top.rsdec_chien+x2^l3~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2329
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~655^MUX_2~1435 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2329 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2149
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l3~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2149 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1969
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1969 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1789
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1789 top.rsdec_chien+x2^l3~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l3~1_FF_NODE top.rsdec_chien+x2^l4~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2334
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1444 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2334 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2154
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l4~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2154 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1974
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1974 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1794
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1794 top.rsdec_chien+x2^l4~1_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^LOGICAL_NOT~663 top.rsdec_chien+x2^a4~1_FF_NODE top.rsdec_chien+x2^l4~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1443
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1443 top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1445 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~387^LOGICAL_XOR~1440
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~387^LOGICAL_XOR~1440 top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1446 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~388^LOGICAL_XOR~1439
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~388^LOGICAL_XOR~1439 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2095 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1915
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1915 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1735
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1735 top.rsdec_chien+x2^a4~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^LOGICAL_NOT~663 top.rsdec_chien+x2^a4~2_FF_NODE top.rsdec_chien+x2^l4~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1444
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1444 top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1446 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~389^LOGICAL_XOR~1441
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~389^LOGICAL_XOR~1441 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2096 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1916
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1916 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1736
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1736 top.rsdec_chien+x2^a4~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^LOGICAL_NOT~663 top.rsdec_chien+x2^a4~3_FF_NODE top.rsdec_chien+x2^l4~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1445
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a4~3_FF_NODE top.rsdec_chien+x2^a5~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2281
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a5~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2281 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2101
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a3~3_FF_NODE top.rsdec_chien+x2^a4~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2276
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a4~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2276 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2096
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~389^LOGICAL_XOR~1441 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2336 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2156
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l4~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2156 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1976
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1976 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1796
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1796 top.rsdec_chien+x2^l4~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l4~3_FF_NODE top.rsdec_chien+x2^l5~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2341
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~401^LOGICAL_XOR~1451 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2341 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2161
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l5~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2161 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1981
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1981 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1801
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1801 top.rsdec_chien+x2^l5~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l5~3_FF_NODE top.rsdec_chien+x2^l6~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2346
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~412^LOGICAL_XOR~1460 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2346 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2166
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l6~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2166 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1986
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1986 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1806
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1806 top.rsdec_chien+x2^l6~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^LOGICAL_NOT~677 top.rsdec_chien+x2^a6~3_FF_NODE top.rsdec_chien+x2^l6~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1469
1-1- 1
-1-1 1

.names top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~411^LOGICAL_XOR~1461 top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1469 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~412^LOGICAL_XOR~1460
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~412^LOGICAL_XOR~1460 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2106 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1926
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1926 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1746
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1746 top.rsdec_chien+x2^a6~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a6~3_FF_NODE top.rsdec_chien+x2^a7~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2291
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a7~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2291 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2111
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~425^LOGICAL_XOR~1477 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2111 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1931
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1931 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1751
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1751 top.rsdec_chien+x2^a7~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^LOGICAL_NOT~684 top.rsdec_chien+x2^a7~3_FF_NODE top.rsdec_chien+x2^l7~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1482
1-1- 1
-1-1 1

.names top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~426^LOGICAL_XOR~1474 top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1482 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~427^LOGICAL_XOR~1473
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~427^LOGICAL_XOR~1473 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2112 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1932
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1932 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1752
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1752 top.rsdec_chien+x2^a7~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a7~4_FF_NODE top.rsdec_chien+x2^a8~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2297
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a8~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2297 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2117
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a6~4_FF_NODE top.rsdec_chien+x2^a7~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2292
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a7~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2292 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2112
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a7~3_FF_NODE top.rsdec_chien+x2^a8~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2296
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a8~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2296 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2116
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a5~3_FF_NODE top.rsdec_chien+x2^a6~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2286
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a6~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2286 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2106
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1467 top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1469 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~413^LOGICAL_XOR~1464
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l6~3_FF_NODE top.rsdec_chien+x2^l7~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2351
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~425^LOGICAL_XOR~1477 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2351 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2171
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l7~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2171 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1991
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1991 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1811
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1811 top.rsdec_chien+x2^l7~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l7~3_FF_NODE top.rsdec_chien+x2^l8~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2356
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~440^LOGICAL_XOR~1488 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2356 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2176
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l8~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2176 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1996
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1996 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1816
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1816 top.rsdec_chien+x2^l8~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l8~3_FF_NODE top.rsdec_chien+x2^l9~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2361
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~453^LOGICAL_XOR~1500 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2361 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2181
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l9~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2181 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2001
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2001 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1821
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1821 top.rsdec_chien+x2^l9~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^LOGICAL_NOT~698 top.rsdec_chien+x2^a9~3_FF_NODE top.rsdec_chien+x2^l9~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1510
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1507 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1510 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~452^LOGICAL_XOR~1501
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~452^LOGICAL_XOR~1501 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1511 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~453^LOGICAL_XOR~1500
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~453^LOGICAL_XOR~1500 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2121 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1941
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1941 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1761
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1761 top.rsdec_chien+x2^a9~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a9~3_FF_NODE top.rsdec_chien+x2^a10~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2251
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a10~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2251 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2071
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~468^LOGICAL_XOR~1391 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2071 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1891
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1891 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1711
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1711 top.rsdec_chien+x2^a10~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^LOGICAL_NOT~705 top.rsdec_chien+x2^a10~3_FF_NODE top.rsdec_chien+x2^l10~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1396
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1395 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1396 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~467^LOGICAL_XOR~1392
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~467^LOGICAL_XOR~1392 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1397 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~468^LOGICAL_XOR~1391
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~468^LOGICAL_XOR~1391 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2311 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2131
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l10~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2131 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1951
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1951 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1771
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1771 top.rsdec_chien+x2^l10~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l10~3_FF_NODE top.rsdec_chien+x2^l11~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2316
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~486^LOGICAL_XOR~1406 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2316 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2136
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l11~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2136 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1956
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1956 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1776
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1776 top.rsdec_chien+x2^l11~3_FF_NODE re top^clk 3

.names top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1557 top.rsdec_chien+x2^l11~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1552
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1527 top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1552 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1522
00 1
11 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l9~3_FF_NODE top.rsdec_chien+x2^l10~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2311
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1532 top.rsdec_chien+x2^l10~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1527
01 1
10 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1393 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1396 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~469^LOGICAL_XOR~1386
01 1
10 1

.names top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~469^LOGICAL_XOR~1386 top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1397 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~470^LOGICAL_XOR~1385
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~470^LOGICAL_XOR~1385 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2072 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1892
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1892 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1712
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1712 top.rsdec_chien+x2^a10~4_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^LOGICAL_NOT~705 top.rsdec_chien+x2^a10~4_FF_NODE top.rsdec_chien+x2^l10~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^MUX_2~1397
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a10~4_FF_NODE top.rsdec_chien+x2^a11~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2257
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a11~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2257 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2077
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a9~4_FF_NODE top.rsdec_chien+x2^a10~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2252
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a10~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2252 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2072
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~470^LOGICAL_XOR~1385 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2312 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2132
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l10~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2132 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1952
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1952 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1772
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1772 top.rsdec_chien+x2^l10~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l10~4_FF_NODE top.rsdec_chien+x2^l11~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2317
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~488^LOGICAL_XOR~1409 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2317 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2137
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l11~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2137 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1957
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1957 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1777
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1777 top.rsdec_chien+x2^l11~4_FF_NODE re top^clk 3

.names top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1558 top.rsdec_chien+x2^l11~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1553
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1528 top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1553 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1523
00 1
11 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l9~4_FF_NODE top.rsdec_chien+x2^l10~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2312
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1533 top.rsdec_chien+x2^l10~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1528
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a10~3_FF_NODE top.rsdec_chien+x2^a11~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2256
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a11~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2256 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2076
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a8~3_FF_NODE top.rsdec_chien+x2^a9~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2301
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a9~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2301 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2121
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1562 top.rsdec_chien+x2^l9~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1557
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1537 top.rsdec_chien+x2^l8~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1532
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1567 top.rsdec_chien+x2^l7~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1562
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1542 top.rsdec_chien+x2^l6~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1537
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1572 top.rsdec_chien+x2^l5~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1567
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l3~3_FF_NODE top.rsdec_chien+x2^l4~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2336
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1547 top.rsdec_chien+x2^l4~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1542
01 1
10 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~662^MUX_2~1444 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2094 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1914
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1914 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1734
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1734 top.rsdec_chien+x2^a4~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a4~1_FF_NODE top.rsdec_chien+x2^a5~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2279
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a5~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2279 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2099
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a3~1_FF_NODE top.rsdec_chien+x2^a4~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2274
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a4~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2274 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2094
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a4~2_FF_NODE top.rsdec_chien+x2^a5~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2280
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a5~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2280 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2100
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a3~2_FF_NODE top.rsdec_chien+x2^a4~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2275
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a4~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2275 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2095
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale4+x4^BITWISE_XOR~388^LOGICAL_XOR~1439 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2335 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2155
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l4~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2155 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1975
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1975 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1795
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1795 top.rsdec_chien+x2^l4~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l4~2_FF_NODE top.rsdec_chien+x2^l5~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2340
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~399^LOGICAL_XOR~1448 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2340 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2160
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l5~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2160 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1980
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1980 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1800
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1800 top.rsdec_chien+x2^l5~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l5~2_FF_NODE top.rsdec_chien+x2^l6~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2345
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~410^LOGICAL_XOR~1462 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2345 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2165
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l6~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2165 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1985
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1985 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1805
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1805 top.rsdec_chien+x2^l6~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l6~2_FF_NODE top.rsdec_chien+x2^l7~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2350
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~424^LOGICAL_XOR~1471 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2350 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2170
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l7~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2170 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1990
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1990 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1810
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1810 top.rsdec_chien+x2^l7~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l7~2_FF_NODE top.rsdec_chien+x2^l8~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2355
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~438^LOGICAL_XOR~1486 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2355 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2175
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l8~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2175 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1995
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1995 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1815
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1815 top.rsdec_chien+x2^l8~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l8~2_FF_NODE top.rsdec_chien+x2^l9~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2360
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~451^LOGICAL_XOR~1505 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2360 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2180
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l9~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2180 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2000
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2000 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1820
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1820 top.rsdec_chien+x2^l9~2_FF_NODE re top^clk 3

.names top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1561 top.rsdec_chien+x2^l9~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1556
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1536 top.rsdec_chien+x2^l8~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1531
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1566 top.rsdec_chien+x2^l7~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1561
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1541 top.rsdec_chien+x2^l6~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1536
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1571 top.rsdec_chien+x2^l5~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1566
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l3~2_FF_NODE top.rsdec_chien+x2^l4~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2335
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1546 top.rsdec_chien+x2^l4~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1541
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l4~1_FF_NODE top.rsdec_chien+x2^l5~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2339
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale5+x5^BITWISE_XOR~397^LOGICAL_XOR~1450 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2339 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2159
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l5~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2159 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1979
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1979 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1799
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1799 top.rsdec_chien+x2^l5~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l5~1_FF_NODE top.rsdec_chien+x2^l6~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2344
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~409^LOGICAL_XOR~1459 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2344 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2164
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l6~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2164 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1984
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1984 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1804
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1804 top.rsdec_chien+x2^l6~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l6~1_FF_NODE top.rsdec_chien+x2^l7~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2349
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~422^LOGICAL_XOR~1478 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2349 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2169
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l7~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2169 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1989
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1989 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1809
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1809 top.rsdec_chien+x2^l7~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l7~1_FF_NODE top.rsdec_chien+x2^l8~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2354
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale8+x8^BITWISE_XOR~436^LOGICAL_XOR~1490 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2354 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2174
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l8~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2174 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1994
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1994 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1814
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1814 top.rsdec_chien+x2^l8~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l8~1_FF_NODE top.rsdec_chien+x2^l9~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2359
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~449^LOGICAL_XOR~1498 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2359 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2179
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l9~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2179 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1999
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1999 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1819
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1819 top.rsdec_chien+x2^l9~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l9~1_FF_NODE top.rsdec_chien+x2^l10~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2309
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale10+x10^BITWISE_XOR~463^LOGICAL_XOR~1387 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2309 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2129
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l10~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2129 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1949
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1949 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1769
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1769 top.rsdec_chien+x2^l10~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l10~1_FF_NODE top.rsdec_chien+x2^l11~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2314
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale11+x11^BITWISE_XOR~479^LOGICAL_XOR~1400 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2314 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2134
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l11~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2134 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1954
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1954 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1774
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1774 top.rsdec_chien+x2^l11~1_FF_NODE re top^clk 3

.names top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1555 top.rsdec_chien+x2^l11~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1550
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1525 top.rsdec_chien+x2^BITWISE_XOR~741^LOGICAL_XOR~1550 top.rsdec_chien+x2^LOGICAL_EQUAL~764^LOGICAL_XNOR~1517^LOGICAL_XNOR~1520
00 1
11 1

.names top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1530 top.rsdec_chien+x2^l10~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~731^LOGICAL_XOR~1525
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1560 top.rsdec_chien+x2^l9~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1555
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1535 top.rsdec_chien+x2^l8~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1530
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1565 top.rsdec_chien+x2^l7~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1560
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1540 top.rsdec_chien+x2^l6~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1535
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1570 top.rsdec_chien+x2^l5~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1565
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1545 top.rsdec_chien+x2^l4~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1540
01 1
10 1

.names top.rsdec_chien+x2^l1~1_FF_NODE top.rsdec_chien+x2^l3~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1570
01 1
10 1

.names top.rsdec_chien+x2^l0~1_FF_NODE top.rsdec_chien+x2^l2~1_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1545
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[2] top.rsdec_chien+x2^l0~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2305
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1380 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2305 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2125
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l0~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2125 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1945
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1945 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1765
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1765 top.rsdec_chien+x2^l0~2_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^LOGICAL_NOT~635 top.rsdec_chien+x2^a0~2_FF_NODE top.rsdec_chien+x2^l0~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1380
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1380 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2065 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1885
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1885 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1705
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1705 top.rsdec_chien+x2^a0~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a0~2_FF_NODE top.rsdec_chien+x2^a1~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2260
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a1~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2260 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2080
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a11~2_FF_NODE top.rsdec_chien+x2^a0~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2245
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a0~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2245 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2065
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l0~2_FF_NODE top.rsdec_chien+x2^l1~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2320
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale1+x1^BITWISE_XOR~365^LOGICAL_XOR~1416 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2320 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2140
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l1~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2140 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1960
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1960 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1780
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1780 top.rsdec_chien+x2^l1~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l1~2_FF_NODE top.rsdec_chien+x2^l2~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2325
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale2+x2^BITWISE_XOR~371^LOGICAL_XOR~1422 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2325 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2145
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l2~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2145 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1965
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1965 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1785
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1785 top.rsdec_chien+x2^l2~2_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l2~2_FF_NODE top.rsdec_chien+x2^l3~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2330
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~378^LOGICAL_XOR~1431 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2330 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2150
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l3~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2150 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1970
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1970 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1790
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1790 top.rsdec_chien+x2^l3~2_FF_NODE re top^clk 3

.names top.rsdec_chien+x2^l1~2_FF_NODE top.rsdec_chien+x2^l3~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1571
01 1
10 1

.names top.rsdec_chien+x2^l0~2_FF_NODE top.rsdec_chien+x2^l2~2_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1546
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[3] top.rsdec_chien+x2^l0~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2306
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1381 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2306 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2126
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l0~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2126 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1946
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1946 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1766
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1766 top.rsdec_chien+x2^l0~3_FF_NODE re top^clk 3

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^LOGICAL_NOT~635 top.rsdec_chien+x2^a0~3_FF_NODE top.rsdec_chien+x2^l0~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1381
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~634^MUX_2~1381 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2066 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1886
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1886 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1706
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1706 top.rsdec_chien+x2^a0~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a0~3_FF_NODE top.rsdec_chien+x2^a1~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2261
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a1~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2261 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2081
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a11~3_FF_NODE top.rsdec_chien+x2^a0~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2246
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a0~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2246 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2066
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l0~3_FF_NODE top.rsdec_chien+x2^l1~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2321
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^MULTI_PORT_MUX~641^MUX_2~1419 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2321 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2141
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l1~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2141 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1961
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1961 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1781
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1781 top.rsdec_chien+x2^l1~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l1~3_FF_NODE top.rsdec_chien+x2^l2~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2326
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale2+x2^BITWISE_XOR~372^LOGICAL_XOR~1423 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2326 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2146
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l2~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2146 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1966
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1966 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1786
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1786 top.rsdec_chien+x2^l2~3_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l2~3_FF_NODE top.rsdec_chien+x2^l3~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2331
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale3+x3^BITWISE_XOR~379^LOGICAL_XOR~1429 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2331 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2151
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l3~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2151 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1971
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1971 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1791
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1791 top.rsdec_chien+x2^l3~3_FF_NODE re top^clk 3

.names top.rsdec_chien+x2^l1~3_FF_NODE top.rsdec_chien+x2^l3~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1572
01 1
10 1

.names top.rsdec_chien+x2^l0~3_FF_NODE top.rsdec_chien+x2^l2~3_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1547
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_berl+x1.rsdec_berl_multiply+x1.multiply+x0^MULTIPLY~189[4] top.rsdec_chien+x2^l0~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2307
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^LOGICAL_NOT~243 top.rsdec_syn+x0^y9~0_FF_NODE top^MULTI_PORT_MUX~871^MUX_2~2433 top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^MUX_2~2428
1-1- 1
-1-1 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~778^LOGICAL_XNOR~2450^LOGICAL_XNOR~2454
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~779^LOGICAL_XNOR~2457^LOGICAL_XNOR~2461
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~780^LOGICAL_XNOR~2464^LOGICAL_XNOR~2468
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~781^LOGICAL_XNOR~2471^LOGICAL_XNOR~2475
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~782^LOGICAL_XNOR~2478^LOGICAL_XNOR~2482
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~783^LOGICAL_XNOR~2485^LOGICAL_XNOR~2489
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~784^LOGICAL_XNOR~2492^LOGICAL_XNOR~2496
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~785^LOGICAL_XNOR~2499^LOGICAL_XNOR~2503
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~786^LOGICAL_XNOR~2506^LOGICAL_XNOR~2510
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~787^LOGICAL_XNOR~2513^LOGICAL_XNOR~2517
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~788^LOGICAL_XNOR~2520^LOGICAL_XNOR~2524
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~789^LOGICAL_XNOR~2527^LOGICAL_XNOR~2531
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~790^LOGICAL_XNOR~2534^LOGICAL_XNOR~2538
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~791^LOGICAL_XNOR~2541^LOGICAL_XNOR~2545
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~792^LOGICAL_XNOR~2548^LOGICAL_XNOR~2552
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~793^LOGICAL_XNOR~2555^LOGICAL_XNOR~2559
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~794^LOGICAL_XNOR~2562^LOGICAL_XNOR~2566
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~795^LOGICAL_XNOR~2569^LOGICAL_XNOR~2573
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~796^LOGICAL_XNOR~2576^LOGICAL_XNOR~2580
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~797^LOGICAL_XNOR~2583^LOGICAL_XNOR~2587
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~798^LOGICAL_XNOR~2590^LOGICAL_XNOR~2594
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~799^LOGICAL_XNOR~2597^LOGICAL_XNOR~2601
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~800^LOGICAL_XNOR~2604^LOGICAL_XNOR~2608
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~801^LOGICAL_XNOR~2611^LOGICAL_XNOR~2615
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~802^LOGICAL_XNOR~2618^LOGICAL_XNOR~2622
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~803^LOGICAL_XNOR~2625^LOGICAL_XNOR~2629
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~804^LOGICAL_XNOR~2632^LOGICAL_XNOR~2636
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 vcc top.inverse+x3^LOGICAL_EQUAL~805^LOGICAL_XNOR~2639^LOGICAL_XNOR~2643
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~806^LOGICAL_XNOR~2646^LOGICAL_XNOR~2650
00 1
11 1

.names top^MULTI_PORT_MUX~864^MUX_2~2662 gnd top.inverse+x3^LOGICAL_EQUAL~807^LOGICAL_XNOR~2653^LOGICAL_XNOR~2657
00 1
11 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a10~1_FF_NODE top.rsdec_chien+x2^a11~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2254
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a11~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2254 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2074
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a9~1_FF_NODE top.rsdec_chien+x2^a10~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2249
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a10~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2249 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2069
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a10~2_FF_NODE top.rsdec_chien+x2^a11~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2255
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a11~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2255 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2075
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a8~2_FF_NODE top.rsdec_chien+x2^a9~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2300
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a9~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2300 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2120
1-1- 1
-1-1 1

.names top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~454^LOGICAL_XOR~1503 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1511 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~455^LOGICAL_XOR~1502
01 1
10 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~455^LOGICAL_XOR~1502 top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2362 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2182
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^l9~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2182 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2002
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~2002 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1822
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1822 top.rsdec_chien+x2^l9~4_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l8~4_FF_NODE top.rsdec_chien+x2^l9~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2362
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1563 top.rsdec_chien+x2^l9~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1558
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a7~2_FF_NODE top.rsdec_chien+x2^a8~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2295
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a8~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2295 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2115
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a8~1_FF_NODE top.rsdec_chien+x2^a9~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2299
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a9~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2299 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2119
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a7~1_FF_NODE top.rsdec_chien+x2^a8~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2294
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a8~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2294 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2114
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1538 top.rsdec_chien+x2^l8~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~730^LOGICAL_XOR~1533
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1568 top.rsdec_chien+x2^l7~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1563
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l5~4_FF_NODE top.rsdec_chien+x2^l6~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2347
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1543 top.rsdec_chien+x2^l6~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~729^LOGICAL_XOR~1538
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a4~4_FF_NODE top.rsdec_chien+x2^a5~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2282
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a5~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2282 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2102
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a5~2_FF_NODE top.rsdec_chien+x2^a6~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2285
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a6~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2285 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2105
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a5~1_FF_NODE top.rsdec_chien+x2^a6~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2284
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a6~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2284 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2104
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1573 top.rsdec_chien+x2^l5~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1568
01 1
10 1

.names top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1548 top.rsdec_chien+x2^l4~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~728^LOGICAL_XOR~1543
01 1
10 1

.names top.rsdec_chien+x2^l1~4_FF_NODE top.rsdec_chien+x2^l3~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1573
01 1
10 1

.names top.rsdec_chien+x2^l0~4_FF_NODE top.rsdec_chien+x2^l2~4_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~727^LOGICAL_XOR~1548
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a0~4_FF_NODE top.rsdec_chien+x2^a1~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2262
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a1~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2262 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2082
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a11~0_FF_NODE top.rsdec_chien+x2^a0~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2243
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a0~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2243 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2063
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a9~0_FF_NODE top.rsdec_chien+x2^a10~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2248
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a10~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2248 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2068
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l8~0_FF_NODE top.rsdec_chien+x2^l9~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2358
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1559 top.rsdec_chien+x2^l9~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~740^LOGICAL_XOR~1554
01 1
10 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1507 top.rsdec_chien+x2^MULTI_PORT_MUX~697^MUX_2~1508 top.rsdec_chien+x2.rsdec_chien_scale9+x9^BITWISE_XOR~454^LOGICAL_XOR~1503
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a7~0_FF_NODE top.rsdec_chien+x2^a8~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2293
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a8~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2293 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2113
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l6~0_FF_NODE top.rsdec_chien+x2^l7~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2348
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1564 top.rsdec_chien+x2^l7~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~739^LOGICAL_XOR~1559
01 1
10 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1480 top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1481 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~425^LOGICAL_XOR~1477
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a6~1_FF_NODE top.rsdec_chien+x2^a7~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2289
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a7~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2289 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2109
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1479 top.rsdec_chien+x2^MULTI_PORT_MUX~683^MUX_2~1481 top.rsdec_chien+x2.rsdec_chien_scale7+x7^BITWISE_XOR~426^LOGICAL_XOR~1474
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a6~2_FF_NODE top.rsdec_chien+x2^a7~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2290
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a7~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2290 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2110
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a5~0_FF_NODE top.rsdec_chien+x2^a6~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2283
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a6~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2283 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2103
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1466 top.rsdec_chien+x2^MULTI_PORT_MUX~676^MUX_2~1468 top.rsdec_chien+x2.rsdec_chien_scale6+x6^BITWISE_XOR~411^LOGICAL_XOR~1461
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l4~0_FF_NODE top.rsdec_chien+x2^l5~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2338
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1569 top.rsdec_chien+x2^l5~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~738^LOGICAL_XOR~1564
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a3~0_FF_NODE top.rsdec_chien+x2^a4~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2273
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a4~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2273 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2093
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a3~4_FF_NODE top.rsdec_chien+x2^a4~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2277
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a4~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2277 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2097
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^l2~0_FF_NODE top.rsdec_chien+x2^l3~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2328
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^l1~0_FF_NODE top.rsdec_chien+x2^l3~0_FF_NODE top.rsdec_chien+x2^BITWISE_XOR~737^LOGICAL_XOR~1569
01 1
10 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a2~2_FF_NODE top.rsdec_chien+x2^a3~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2270
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a3~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2270 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2090
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a2~4_FF_NODE top.rsdec_chien+x2^a3~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2272
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a3~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2272 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2092
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a2~1_FF_NODE top.rsdec_chien+x2^a3~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2269
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a3~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2269 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2089
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a2~3_FF_NODE top.rsdec_chien+x2^a3~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2271
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a3~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2271 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2091
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a1~0_FF_NODE top.rsdec_chien+x2^a2~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2263
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a2~0_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2263 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2083
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a1~3_FF_NODE top.rsdec_chien+x2^a2~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2266
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a2~3_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2266 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2086
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722 top.rsdec_chien+x2^MULTI_PORT_MUX~648^MUX_2~1428 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2084 top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1904
1-1- 1
-1-1 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720 gnd top.rsdec_chien+x2^MULTI_PORT_MUX~721^MUX_2~1904 top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1724
1-1- 1
-1-1 1

.latch top.rsdec_chien+x2^MULTI_PORT_MUX~718^MUX_2~1724 top.rsdec_chien+x2^a2~1_FF_NODE re top^clk 3

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a1~1_FF_NODE top.rsdec_chien+x2^a2~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2264
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a2~1_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2264 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2084
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a1~4_FF_NODE top.rsdec_chien+x2^a2~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2267
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a2~4_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2267 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2087
1-1- 1
-1-1 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726 top.rsdec_chien+x2^a1~2_FF_NODE top.rsdec_chien+x2^a2~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2265
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724 top.rsdec_chien+x2^a2~2_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^MUX_2~2265 top.rsdec_chien+x2^MULTI_PORT_MUX~723^MUX_2~2085
1-1- 1
-1-1 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~634^LOGICAL_NOT~635
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~641^LOGICAL_NOT~642
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~648^LOGICAL_NOT~649
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~655^LOGICAL_NOT~656
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~662^LOGICAL_NOT~663
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~669^LOGICAL_NOT~670
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~676^LOGICAL_NOT~677
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~683^LOGICAL_NOT~684
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~690^LOGICAL_NOT~691
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~697^LOGICAL_NOT~698
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~704^LOGICAL_NOT~705
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~711^LOGICAL_NOT~712
0 1

.names top^shorten_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~721^LOGICAL_NOT~722
0 1

.names top^LOGICAL_AND~862^LOGICAL_AND~3117 top^MULTI_PORT_MUX~859^LOGICAL_NOT~863
0 1

.names top^length2~0_FF_NODE gnd top^MINUS~884^LOGICAL_XNOR~3136
00 1
11 1

.names top^MINUS~884^LOGICAL_XNOR~3136 gnd top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3131
00 1
11 1

.names top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3131 top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3132 top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3133 top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3134 top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3135 top^LOGICAL_EQUAL~855^LOGICAL_AND~3130
11111 1

.names top^LOGICAL_EQUAL~855^LOGICAL_AND~3130 top^MULTI_PORT_MUX~854^LOGICAL_NOT~856 gnd top^chien_search_FF_NODE top^MULTI_PORT_MUX~854^MUX_2~3067
1-1- 1
-1-1 1

.names top^LOGICAL_EQUAL~855^LOGICAL_AND~3130 top^MULTI_PORT_MUX~854^LOGICAL_NOT~856
0 1

.names top^length2~0_FF_NODE gnd top^MINUS~884^LOGICAL_OR~3137
1- 1
-1 1

.names top^MINUS~884^LOGICAL_OR~3137 top^length2~1_FF_NODE vcc top^MINUS~884^ADDER_FUNC~3138
001 1
010 1
100 1
111 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^MINUS~884^ADDER_FUNC~3138 top^length2~1_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3057
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^length2~1_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3057 top^MULTI_PORT_MUX~849^MUX_2~1053
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^length2~1_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1053 top^MULTI_PORT_MUX~842^MUX_2~1000
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3036 top^MULTI_PORT_MUX~842^MUX_2~1000 top^MULTI_PORT_MUX~833^MUX_2~962
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^length2~1_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~962 top^MULTI_PORT_MUX~828^MUX_2~920
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length2~1_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~920 top^MULTI_PORT_MUX~822^MUX_2~3662
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 top^MINUS~821^ADDER_FUNC~3697 top^MULTI_PORT_MUX~822^MUX_2~3662 top^MULTI_PORT_MUX~818^MUX_2~3623
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3623 top^length2~1_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 top^length0~1_FF_NODE top^length2~1_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3048
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3048 top^length2~1_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3036
1-1- 1
-1-1 1

.names top^length2~1_FF_NODE gnd top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3125
00 1
11 1

.names top^MINUS~884^LOGICAL_OR~3137 top^length2~1_FF_NODE vcc top^MINUS~884^CARRY_FUNC~3139
011 1
101 1
110 1
111 1

.names top^MINUS~884^CARRY_FUNC~3139 top^length2~2_FF_NODE vcc top^MINUS~884^ADDER_FUNC~3140
001 1
010 1
100 1
111 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^MINUS~884^ADDER_FUNC~3140 top^length2~2_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3058
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^length2~2_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3058 top^MULTI_PORT_MUX~849^MUX_2~1054
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^length2~2_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1054 top^MULTI_PORT_MUX~842^MUX_2~1001
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3037 top^MULTI_PORT_MUX~842^MUX_2~1001 top^MULTI_PORT_MUX~833^MUX_2~963
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^length2~2_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~963 top^MULTI_PORT_MUX~828^MUX_2~921
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length2~2_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~921 top^MULTI_PORT_MUX~822^MUX_2~3663
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 top^MINUS~821^ADDER_FUNC~3700 top^MULTI_PORT_MUX~822^MUX_2~3663 top^MULTI_PORT_MUX~818^MUX_2~3624
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3624 top^length2~2_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 top^length0~2_FF_NODE top^length2~2_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3049
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3049 top^length2~2_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3037
1-1- 1
-1-1 1

.names top^length2~2_FF_NODE gnd top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3126
00 1
11 1

.names top^MINUS~884^CARRY_FUNC~3139 top^length2~2_FF_NODE vcc top^MINUS~884^CARRY_FUNC~3141
011 1
101 1
110 1
111 1

.names top^MINUS~884^CARRY_FUNC~3141 top^length2~3_FF_NODE vcc top^MINUS~884^ADDER_FUNC~3142
001 1
010 1
100 1
111 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^MINUS~884^ADDER_FUNC~3142 top^length2~3_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3059
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^length2~3_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3059 top^MULTI_PORT_MUX~849^MUX_2~1055
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^length2~3_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1055 top^MULTI_PORT_MUX~842^MUX_2~1002
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3038 top^MULTI_PORT_MUX~842^MUX_2~1002 top^MULTI_PORT_MUX~833^MUX_2~964
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^length2~3_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~964 top^MULTI_PORT_MUX~828^MUX_2~922
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length2~3_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~922 top^MULTI_PORT_MUX~822^MUX_2~3664
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 top^MINUS~821^ADDER_FUNC~3703 top^MULTI_PORT_MUX~822^MUX_2~3664 top^MULTI_PORT_MUX~818^MUX_2~3625
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3625 top^length2~3_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 top^length0~3_FF_NODE top^length2~3_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3050
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3050 top^length2~3_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3038
1-1- 1
-1-1 1

.names top^length2~3_FF_NODE gnd top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3127
00 1
11 1

.names top^MINUS~884^CARRY_FUNC~3141 top^length2~3_FF_NODE vcc top^MINUS~884^CARRY_FUNC~3143
011 1
101 1
110 1
111 1

.names top^MINUS~884^CARRY_FUNC~3143 top^length2~4_FF_NODE vcc top^MINUS~884^ADDER_FUNC~3144
001 1
010 1
100 1
111 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^MINUS~884^ADDER_FUNC~3144 top^length2~4_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3060
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^length2~4_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3060 top^MULTI_PORT_MUX~849^MUX_2~1056
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^length2~4_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1056 top^MULTI_PORT_MUX~842^MUX_2~1003
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3039 top^MULTI_PORT_MUX~842^MUX_2~1003 top^MULTI_PORT_MUX~833^MUX_2~965
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^length2~4_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~965 top^MULTI_PORT_MUX~828^MUX_2~923
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length2~4_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~923 top^MULTI_PORT_MUX~822^MUX_2~3665
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 top^MINUS~821^ADDER_FUNC~3706 top^MULTI_PORT_MUX~822^MUX_2~3665 top^MULTI_PORT_MUX~818^MUX_2~3626
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3626 top^length2~4_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 top^length0~4_FF_NODE top^length2~4_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3051
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3051 top^length2~4_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3039
1-1- 1
-1-1 1

.names top^length2~4_FF_NODE gnd top^LOGICAL_EQUAL~861^LOGICAL_XNOR~3122^LOGICAL_XNOR~3128
00 1
11 1

.names top^MINUS~884^ADDER_FUNC~3144 gnd top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3135
00 1
11 1

.names top^MINUS~884^ADDER_FUNC~3142 gnd top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3134
00 1
11 1

.names top^MINUS~884^ADDER_FUNC~3140 gnd top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3133
00 1
11 1

.names top^MINUS~884^ADDER_FUNC~3138 gnd top^LOGICAL_EQUAL~855^LOGICAL_XNOR~3129^LOGICAL_XNOR~3132
00 1
11 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^u~0_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3111 top^MULTI_PORT_MUX~852^MUX_2~3062
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^u~0_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3062 top^MULTI_PORT_MUX~849^MUX_2~1071
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^u~0_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1071 top^MULTI_PORT_MUX~842^MUX_2~1019
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^u~0_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1019 top^MULTI_PORT_MUX~833^MUX_2~981
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^u~0_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~981 top^MULTI_PORT_MUX~828^MUX_2~941
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^u~0_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~941 top^MULTI_PORT_MUX~822^MUX_2~3683
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3683 top^MULTI_PORT_MUX~818^MUX_2~3644
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3644 top^u~0_FF_NODE re top^clk 3

.names top^enable top^MULTI_PORT_MUX~857^LOGICAL_NOT~858 top^x~0 top^u~0_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3111
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^y0~4_FF_NODE top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3145
01 1
10 1

.names top.rsdec_syn+x0^y1~3_FF_NODE top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3253
01 1
10 1

.names top.rsdec_syn+x0^y2~2_FF_NODE top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3260
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~21^LOGICAL_XOR~3274 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3268
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~31^LOGICAL_XOR~3283 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3278
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~43^LOGICAL_XOR~3301 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3290
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~56^LOGICAL_XOR~3311 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3302
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~69^LOGICAL_XOR~3320 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3315
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~82^LOGICAL_XOR~3340 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3329
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~97^LOGICAL_XOR~3348 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3343
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~112^LOGICAL_XOR~3221 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3216
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~130^LOGICAL_XOR~3251 top^u~0_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3234
01 1
10 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^u~1_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3112 top^MULTI_PORT_MUX~852^MUX_2~3063
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^u~1_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3063 top^MULTI_PORT_MUX~849^MUX_2~1072
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^u~1_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1072 top^MULTI_PORT_MUX~842^MUX_2~1020
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^u~1_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1020 top^MULTI_PORT_MUX~833^MUX_2~982
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^u~1_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~982 top^MULTI_PORT_MUX~828^MUX_2~942
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^u~1_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~942 top^MULTI_PORT_MUX~822^MUX_2~3684
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3684 top^MULTI_PORT_MUX~818^MUX_2~3645
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3645 top^u~1_FF_NODE re top^clk 3

.names top^enable top^MULTI_PORT_MUX~857^LOGICAL_NOT~858 top^x~1 top^u~1_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3112
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3479 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3419
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3419 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3359
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3359 top.rsdec_syn+x0^y0~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y0~1_FF_NODE top.rsdec_syn+x0^y11~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3549
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3235 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3549 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3489
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3489 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3429
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3429 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3369
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3369 top.rsdec_syn+x0^y11~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y11~1_FF_NODE top.rsdec_syn+x0^y10~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3544
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3217 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3544 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3484
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3484 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3424
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3424 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3364
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3364 top.rsdec_syn+x0^y10~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y10~1_FF_NODE top.rsdec_syn+x0^y9~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3594
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3344 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3594 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3534
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3534 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3474
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3474 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3414
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3414 top.rsdec_syn+x0^y9~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y9~1_FF_NODE top.rsdec_syn+x0^y8~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3589
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3330 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3589 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3529
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3529 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3469
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3469 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3409
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3409 top.rsdec_syn+x0^y8~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y8~1_FF_NODE top.rsdec_syn+x0^y7~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3584
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3316 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3584 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3524
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3524 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3464
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3464 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3404
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3404 top.rsdec_syn+x0^y7~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y7~1_FF_NODE top.rsdec_syn+x0^y6~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3579
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3303 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3579 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3519
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3519 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3459
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3459 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3399
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3399 top.rsdec_syn+x0^y6~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y6~1_FF_NODE top.rsdec_syn+x0^y5~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3574
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3291 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3574 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3514
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3514 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3454
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3454 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3394
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3394 top.rsdec_syn+x0^y5~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y5~1_FF_NODE top.rsdec_syn+x0^y4~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3569
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3279 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3569 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3509
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3509 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3449
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3449 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3389
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3389 top.rsdec_syn+x0^y4~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y4~1_FF_NODE top.rsdec_syn+x0^y3~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3564
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3269 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3564 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3504
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3504 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3444
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3444 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3384
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3384 top.rsdec_syn+x0^y3~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y3~1_FF_NODE top.rsdec_syn+x0^y2~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3559
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3261 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3559 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3499
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3499 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3439
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3439 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3379
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3379 top.rsdec_syn+x0^y2~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y2~1_FF_NODE top.rsdec_syn+x0^y1~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3554
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3254 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3554 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3494
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3494 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3434
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3434 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3374
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3374 top.rsdec_syn+x0^y1~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y1~1_FF_NODE top.rsdec_syn+x0^y0~1_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3539
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3146 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3539 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3479
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^y1~1_FF_NODE top.rsdec_syn+x0^y1~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m1+m1^BITWISE_XOR~7^LOGICAL_XOR~3259
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m1+m1^BITWISE_XOR~7^LOGICAL_XOR~3259 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3256
01 1
10 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3256 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3556 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3496
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3496 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3436
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3436 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3376
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3376 top.rsdec_syn+x0^y1~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y1~3_FF_NODE top.rsdec_syn+x0^y0~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3541
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3148 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3541 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3481
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3481 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3421
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3421 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3361
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3361 top.rsdec_syn+x0^y0~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y0~3_FF_NODE top.rsdec_syn+x0^y11~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3551
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3237 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3551 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3491
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3491 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3431
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3431 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3371
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3371 top.rsdec_syn+x0^y11~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y11~3_FF_NODE top.rsdec_syn+x0^y10~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3546
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3219 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3546 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3486
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3486 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3426
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3426 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3366
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3366 top.rsdec_syn+x0^y10~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y10~3_FF_NODE top.rsdec_syn+x0^y9~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3596
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3346 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3596 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3536
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3536 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3476
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3476 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3416
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3416 top.rsdec_syn+x0^y9~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y9~3_FF_NODE top.rsdec_syn+x0^y8~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3591
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3332 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3591 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3531
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3531 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3471
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3471 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3411
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3411 top.rsdec_syn+x0^y8~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y8~3_FF_NODE top.rsdec_syn+x0^y7~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3586
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3318 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3586 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3526
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3526 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3466
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3466 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3406
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3406 top.rsdec_syn+x0^y7~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y7~3_FF_NODE top.rsdec_syn+x0^y6~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3581
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3305 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3581 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3521
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3521 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3461
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3461 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3401
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3401 top.rsdec_syn+x0^y6~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y6~3_FF_NODE top.rsdec_syn+x0^y5~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3576
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3293 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3576 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3516
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3516 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3456
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3456 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3396
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3396 top.rsdec_syn+x0^y5~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y5~3_FF_NODE top.rsdec_syn+x0^y4~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3571
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3281 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3571 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3511
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3511 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3451
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3451 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3391
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3391 top.rsdec_syn+x0^y4~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y4~3_FF_NODE top.rsdec_syn+x0^y3~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3566
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3271 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3566 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3506
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3506 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3446
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3446 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3386
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3386 top.rsdec_syn+x0^y3~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y3~3_FF_NODE top.rsdec_syn+x0^y2~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3561
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3263 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3561 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3501
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3501 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3441
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3441 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3381
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3381 top.rsdec_syn+x0^y2~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y2~3_FF_NODE top.rsdec_syn+x0^y1~3_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3556
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^y2~0_FF_NODE top.rsdec_syn+x0^y2~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m2+m2^BITWISE_XOR~14^LOGICAL_XOR~3265
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m2+m2^BITWISE_XOR~14^LOGICAL_XOR~3265 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3263
01 1
10 1

.names top^BITWISE_OR~890^LOGICAL_OR~3213 top.rsdec_syn+x0^y2~3_FF_NODE top^BITWISE_OR~891^LOGICAL_OR~3208
1- 1
-1 1

.names top^BITWISE_OR~891^LOGICAL_OR~3208 top.rsdec_syn+x0^y3~3_FF_NODE top^BITWISE_OR~892^LOGICAL_OR~3203
1- 1
-1 1

.names top^BITWISE_OR~892^LOGICAL_OR~3203 top.rsdec_syn+x0^y4~3_FF_NODE top^BITWISE_OR~893^LOGICAL_OR~3198
1- 1
-1 1

.names top^BITWISE_OR~893^LOGICAL_OR~3198 top.rsdec_syn+x0^y5~3_FF_NODE top^BITWISE_OR~894^LOGICAL_OR~3193
1- 1
-1 1

.names top^BITWISE_OR~894^LOGICAL_OR~3193 top.rsdec_syn+x0^y6~3_FF_NODE top^BITWISE_OR~895^LOGICAL_OR~3188
1- 1
-1 1

.names top^BITWISE_OR~895^LOGICAL_OR~3188 top.rsdec_syn+x0^y7~3_FF_NODE top^BITWISE_OR~896^LOGICAL_OR~3183
1- 1
-1 1

.names top^BITWISE_OR~896^LOGICAL_OR~3183 top.rsdec_syn+x0^y8~3_FF_NODE top^BITWISE_OR~897^LOGICAL_OR~3178
1- 1
-1 1

.names top^BITWISE_OR~897^LOGICAL_OR~3178 top.rsdec_syn+x0^y9~3_FF_NODE top^BITWISE_OR~898^LOGICAL_OR~3173
1- 1
-1 1

.names top^BITWISE_OR~898^LOGICAL_OR~3173 top.rsdec_syn+x0^y10~3_FF_NODE top^BITWISE_OR~899^LOGICAL_OR~3168
1- 1
-1 1

.names top^BITWISE_OR~899^LOGICAL_OR~3168 top.rsdec_syn+x0^y11~3_FF_NODE top^BITWISE_OR~900^LOGICAL_OR~3163
1- 1
-1 1

.names top.rsdec_syn+x0^y2~3_FF_NODE top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3261
01 1
10 1

.names top.rsdec_syn+x0^y3~1_FF_NODE top.rsdec_syn+x0^y3~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~22^LOGICAL_XOR~3276
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~22^LOGICAL_XOR~3276 top.rsdec_syn+x0^y3~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~23^LOGICAL_XOR~3275
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~23^LOGICAL_XOR~3275 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3270
01 1
10 1

.names top.rsdec_syn+x0^y3~0_FF_NODE top.rsdec_syn+x0^y3~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~25^LOGICAL_XOR~3273
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~25^LOGICAL_XOR~3273 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3272
01 1
10 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3272 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3567 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3507
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3507 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3447
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3447 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3387
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3387 top.rsdec_syn+x0^y3~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y3~4_FF_NODE top.rsdec_syn+x0^y2~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3562
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3264 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3562 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3502
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3502 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3442
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3442 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3382
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3382 top.rsdec_syn+x0^y2~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y2~4_FF_NODE top.rsdec_syn+x0^y1~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3557
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3257 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3557 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3497
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3497 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3437
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3437 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3377
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3377 top.rsdec_syn+x0^y1~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y1~4_FF_NODE top.rsdec_syn+x0^y0~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3542
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3149 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3542 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3482
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3482 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3422
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3422 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3362
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3362 top.rsdec_syn+x0^y0~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y0~4_FF_NODE top.rsdec_syn+x0^y11~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3552
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3238 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3552 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3492
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3492 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3432
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3432 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3372
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3372 top.rsdec_syn+x0^y11~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y11~4_FF_NODE top.rsdec_syn+x0^y10~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3547
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3220 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3547 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3487
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3487 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3427
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3427 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3367
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3367 top.rsdec_syn+x0^y10~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y10~4_FF_NODE top.rsdec_syn+x0^y9~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3597
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3347 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3597 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3537
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3537 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3477
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3477 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3417
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3417 top.rsdec_syn+x0^y9~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y9~4_FF_NODE top.rsdec_syn+x0^y8~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3592
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3333 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3592 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3532
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3532 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3472
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3472 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3412
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3412 top.rsdec_syn+x0^y8~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y8~4_FF_NODE top.rsdec_syn+x0^y7~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3587
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3319 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3587 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3527
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3527 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3467
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3467 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3407
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3407 top.rsdec_syn+x0^y7~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y7~4_FF_NODE top.rsdec_syn+x0^y6~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3582
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3306 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3582 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3522
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3522 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3462
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3462 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3402
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3402 top.rsdec_syn+x0^y6~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y6~4_FF_NODE top.rsdec_syn+x0^y5~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3577
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3294 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3577 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3517
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3517 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3457
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3457 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3397
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3397 top.rsdec_syn+x0^y5~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y5~4_FF_NODE top.rsdec_syn+x0^y4~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3572
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154 top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3282 top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3572 top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3512
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152 top^u~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^MUX_2~3512 top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3452
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150 gnd top.rsdec_syn+x0^MULTI_PORT_MUX~151^MUX_2~3452 top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3392
1-1- 1
-1-1 1

.latch top.rsdec_syn+x0^MULTI_PORT_MUX~148^MUX_2~3392 top.rsdec_syn+x0^y4~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168 top.rsdec_syn+x0^y4~4_FF_NODE top.rsdec_syn+x0^y3~4_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~167^MUX_2~3567
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^y4~1_FF_NODE top.rsdec_syn+x0^y4~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~32^LOGICAL_XOR~3286
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~32^LOGICAL_XOR~3286 top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3279
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~35^LOGICAL_XOR~3288 top.rsdec_syn+x0^y4~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~36^LOGICAL_XOR~3287
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~36^LOGICAL_XOR~3287 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3281
01 1
10 1

.names top.rsdec_syn+x0^y4~2_FF_NODE top.rsdec_syn+x0^y4~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~37^LOGICAL_XOR~3289
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~37^LOGICAL_XOR~3289 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3282
01 1
10 1

.names top^BITWISE_OR~892^LOGICAL_OR~3204 top.rsdec_syn+x0^y4~4_FF_NODE top^BITWISE_OR~893^LOGICAL_OR~3199
1- 1
-1 1

.names top^BITWISE_OR~893^LOGICAL_OR~3199 top.rsdec_syn+x0^y5~4_FF_NODE top^BITWISE_OR~894^LOGICAL_OR~3194
1- 1
-1 1

.names top^BITWISE_OR~894^LOGICAL_OR~3194 top.rsdec_syn+x0^y6~4_FF_NODE top^BITWISE_OR~895^LOGICAL_OR~3189
1- 1
-1 1

.names top^BITWISE_OR~895^LOGICAL_OR~3189 top.rsdec_syn+x0^y7~4_FF_NODE top^BITWISE_OR~896^LOGICAL_OR~3184
1- 1
-1 1

.names top^BITWISE_OR~896^LOGICAL_OR~3184 top.rsdec_syn+x0^y8~4_FF_NODE top^BITWISE_OR~897^LOGICAL_OR~3179
1- 1
-1 1

.names top^BITWISE_OR~897^LOGICAL_OR~3179 top.rsdec_syn+x0^y9~4_FF_NODE top^BITWISE_OR~898^LOGICAL_OR~3174
1- 1
-1 1

.names top^BITWISE_OR~898^LOGICAL_OR~3174 top.rsdec_syn+x0^y10~4_FF_NODE top^BITWISE_OR~899^LOGICAL_OR~3169
1- 1
-1 1

.names top^BITWISE_OR~899^LOGICAL_OR~3169 top.rsdec_syn+x0^y11~4_FF_NODE top^BITWISE_OR~900^LOGICAL_OR~3164
1- 1
-1 1

.names top.rsdec_syn+x0^y5~2_FF_NODE top.rsdec_syn+x0^y5~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~43^LOGICAL_XOR~3301
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~48^LOGICAL_XOR~3300 top.rsdec_syn+x0^y5~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~49^LOGICAL_XOR~3299
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~49^LOGICAL_XOR~3299 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3294
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~55^LOGICAL_XOR~3312 top.rsdec_syn+x0^y6~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~56^LOGICAL_XOR~3311
01 1
10 1

.names top.rsdec_syn+x0^y6~2_FF_NODE top.rsdec_syn+x0^y6~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~57^LOGICAL_XOR~3314
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~57^LOGICAL_XOR~3314 top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3303
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~58^LOGICAL_XOR~3308 top.rsdec_syn+x0^y6~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~59^LOGICAL_XOR~3307
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~59^LOGICAL_XOR~3307 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3304
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~70^LOGICAL_XOR~3327 top.rsdec_syn+x0^y7~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~71^LOGICAL_XOR~3326
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~71^LOGICAL_XOR~3326 top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3316
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~72^LOGICAL_XOR~3323 top.rsdec_syn+x0^y7~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~73^LOGICAL_XOR~3322
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~73^LOGICAL_XOR~3322 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3317
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~74^LOGICAL_XOR~3325 top.rsdec_syn+x0^y7~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~75^LOGICAL_XOR~3324
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~75^LOGICAL_XOR~3324 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3318
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~85^LOGICAL_XOR~3342 top.rsdec_syn+x0^y8~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~86^LOGICAL_XOR~3341
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~86^LOGICAL_XOR~3341 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3331
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~87^LOGICAL_XOR~3337 top.rsdec_syn+x0^y8~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~88^LOGICAL_XOR~3336
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~88^LOGICAL_XOR~3336 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3332
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~89^LOGICAL_XOR~3339 top.rsdec_syn+x0^y8~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~90^LOGICAL_XOR~3338
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~90^LOGICAL_XOR~3338 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3333
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~96^LOGICAL_XOR~3349 top.rsdec_syn+x0^y9~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~97^LOGICAL_XOR~3348
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~100^LOGICAL_XOR~3354 top.rsdec_syn+x0^y9~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~101^LOGICAL_XOR~3353
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~101^LOGICAL_XOR~3353 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3345
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~102^LOGICAL_XOR~3357 top.rsdec_syn+x0^y9~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~103^LOGICAL_XOR~3356
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~103^LOGICAL_XOR~3356 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3346
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~104^LOGICAL_XOR~3351 top.rsdec_syn+x0^y9~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~105^LOGICAL_XOR~3350
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~105^LOGICAL_XOR~3350 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3347
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~111^LOGICAL_XOR~3222 top.rsdec_syn+x0^y10~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~112^LOGICAL_XOR~3221
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~113^LOGICAL_XOR~3224 top.rsdec_syn+x0^y10~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~114^LOGICAL_XOR~3223
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~114^LOGICAL_XOR~3223 top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3217
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~117^LOGICAL_XOR~3226 top.rsdec_syn+x0^y10~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~118^LOGICAL_XOR~3225
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~118^LOGICAL_XOR~3225 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3218
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~120^LOGICAL_XOR~3230 top.rsdec_syn+x0^y10~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~121^LOGICAL_XOR~3229
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~121^LOGICAL_XOR~3229 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3219
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~122^LOGICAL_XOR~3233 top.rsdec_syn+x0^y10~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~123^LOGICAL_XOR~3232
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~123^LOGICAL_XOR~3232 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~165^LOGICAL_XOR~3220
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~129^LOGICAL_XOR~3252 top.rsdec_syn+x0^y11~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~130^LOGICAL_XOR~3251
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~131^LOGICAL_XOR~3240 top.rsdec_syn+x0^y11~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~132^LOGICAL_XOR~3239
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~132^LOGICAL_XOR~3239 top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3235
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~138^LOGICAL_XOR~3245 top.rsdec_syn+x0^y11~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~139^LOGICAL_XOR~3244
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~139^LOGICAL_XOR~3244 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3237
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~141^LOGICAL_XOR~3249 top.rsdec_syn+x0^y11~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~142^LOGICAL_XOR~3248
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~142^LOGICAL_XOR~3248 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3238
01 1
10 1

.names top.rsdec_syn+x0^y0~1_FF_NODE top.rsdec_syn+x0^y0~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m0+m0^BITWISE_XOR~0^LOGICAL_XOR~3215
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m0+m0^BITWISE_XOR~0^LOGICAL_XOR~3215 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3147
01 1
10 1

.names top.rsdec_syn+x0^y0~4_FF_NODE top.rsdec_syn+x0^y1~4_FF_NODE top^BITWISE_OR~890^LOGICAL_OR~3214
1- 1
-1 1

.names top^BITWISE_OR~890^LOGICAL_OR~3214 top.rsdec_syn+x0^y2~4_FF_NODE top^BITWISE_OR~891^LOGICAL_OR~3209
1- 1
-1 1

.names top^BITWISE_OR~891^LOGICAL_OR~3209 top.rsdec_syn+x0^y3~4_FF_NODE top^BITWISE_OR~892^LOGICAL_OR~3204
1- 1
-1 1

.names top.rsdec_syn+x0^y1~4_FF_NODE top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3254
01 1
10 1

.names top.rsdec_syn+x0^y2~1_FF_NODE top.rsdec_syn+x0^y2~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m2+m2^BITWISE_XOR~15^LOGICAL_XOR~3266
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m2+m2^BITWISE_XOR~15^LOGICAL_XOR~3266 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~157^LOGICAL_XOR~3264
01 1
10 1

.names top.rsdec_syn+x0^y3~1_FF_NODE top.rsdec_syn+x0^y3~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~21^LOGICAL_XOR~3274
01 1
10 1

.names top.rsdec_syn+x0^y3~2_FF_NODE top.rsdec_syn+x0^y3~4_FF_NODE top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~24^LOGICAL_XOR~3277
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m3+m3^BITWISE_XOR~24^LOGICAL_XOR~3277 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3271
01 1
10 1

.names top.rsdec_syn+x0^y4~0_FF_NODE top.rsdec_syn+x0^y4~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~31^LOGICAL_XOR~3283
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~33^LOGICAL_XOR~3285 top.rsdec_syn+x0^y4~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~34^LOGICAL_XOR~3284
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~34^LOGICAL_XOR~3284 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~159^LOGICAL_XOR~3280
01 1
10 1

.names top.rsdec_syn+x0^y4~1_FF_NODE top.rsdec_syn+x0^y4~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~35^LOGICAL_XOR~3288
01 1
10 1

.names top.rsdec_syn+x0^y5~0_FF_NODE top.rsdec_syn+x0^y5~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~44^LOGICAL_XOR~3295
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~44^LOGICAL_XOR~3295 top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3291
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~46^LOGICAL_XOR~3297 top.rsdec_syn+x0^y5~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~47^LOGICAL_XOR~3296
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~47^LOGICAL_XOR~3296 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3293
01 1
10 1

.names top.rsdec_syn+x0^y5~1_FF_NODE top.rsdec_syn+x0^y5~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~48^LOGICAL_XOR~3300
01 1
10 1

.names top.rsdec_syn+x0^y6~1_FF_NODE top.rsdec_syn+x0^y6~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~55^LOGICAL_XOR~3312
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~61^LOGICAL_XOR~3310 top.rsdec_syn+x0^y6~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~62^LOGICAL_XOR~3309
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~62^LOGICAL_XOR~3309 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3306
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~68^LOGICAL_XOR~3321 top.rsdec_syn+x0^y7~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~69^LOGICAL_XOR~3320
01 1
10 1

.names top.rsdec_syn+x0^y7~1_FF_NODE top.rsdec_syn+x0^y7~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~70^LOGICAL_XOR~3327
01 1
10 1

.names top.rsdec_syn+x0^y7~0_FF_NODE top.rsdec_syn+x0^y7~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~72^LOGICAL_XOR~3323
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~83^LOGICAL_XOR~3335 top.rsdec_syn+x0^y8~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~84^LOGICAL_XOR~3334
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~84^LOGICAL_XOR~3334 top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~163^LOGICAL_XOR~3330
01 1
10 1

.names top.rsdec_syn+x0^y8~2_FF_NODE top.rsdec_syn+x0^y8~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~85^LOGICAL_XOR~3342
01 1
10 1

.names top.rsdec_syn+x0^y8~0_FF_NODE top.rsdec_syn+x0^y8~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~87^LOGICAL_XOR~3337
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~99^LOGICAL_XOR~3355 top.rsdec_syn+x0^y9~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~100^LOGICAL_XOR~3354
01 1
10 1

.names top.rsdec_syn+x0^y9~2_FF_NODE top.rsdec_syn+x0^y9~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~102^LOGICAL_XOR~3357
01 1
10 1

.names top.rsdec_syn+x0^y9~0_FF_NODE top.rsdec_syn+x0^y9~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~104^LOGICAL_XOR~3351
01 1
10 1

.names top.rsdec_syn+x0^y10~0_FF_NODE top.rsdec_syn+x0^y10~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~111^LOGICAL_XOR~3222
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~116^LOGICAL_XOR~3227 top.rsdec_syn+x0^y10~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~117^LOGICAL_XOR~3226
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~119^LOGICAL_XOR~3231 top.rsdec_syn+x0^y10~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~120^LOGICAL_XOR~3230
01 1
10 1

.names top.rsdec_syn+x0^y10~2_FF_NODE top.rsdec_syn+x0^y10~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~122^LOGICAL_XOR~3233
01 1
10 1

.names top.rsdec_syn+x0^y11~2_FF_NODE top.rsdec_syn+x0^y11~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~129^LOGICAL_XOR~3252
01 1
10 1

.names top.rsdec_syn+x0^y11~0_FF_NODE top.rsdec_syn+x0^y11~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~131^LOGICAL_XOR~3240
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~134^LOGICAL_XOR~3242 top.rsdec_syn+x0^y11~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~135^LOGICAL_XOR~3241
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~135^LOGICAL_XOR~3241 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~166^LOGICAL_XOR~3236
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~137^LOGICAL_XOR~3246 top.rsdec_syn+x0^y11~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~138^LOGICAL_XOR~3245
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~140^LOGICAL_XOR~3250 top.rsdec_syn+x0^y11~3_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~141^LOGICAL_XOR~3249
01 1
10 1

.names top.rsdec_syn+x0^y0~3_FF_NODE top.rsdec_syn+x0^y1~3_FF_NODE top^BITWISE_OR~890^LOGICAL_OR~3213
1- 1
-1 1

.names top.rsdec_syn+x0^y0~3_FF_NODE top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3149
01 1
10 1

.names top.rsdec_syn+x0^y0~1_FF_NODE top.rsdec_syn+x0^y1~1_FF_NODE top^BITWISE_OR~890^LOGICAL_OR~3211
1- 1
-1 1

.names top^BITWISE_OR~890^LOGICAL_OR~3211 top.rsdec_syn+x0^y2~1_FF_NODE top^BITWISE_OR~891^LOGICAL_OR~3206
1- 1
-1 1

.names top^BITWISE_OR~891^LOGICAL_OR~3206 top.rsdec_syn+x0^y3~1_FF_NODE top^BITWISE_OR~892^LOGICAL_OR~3201
1- 1
-1 1

.names top^BITWISE_OR~892^LOGICAL_OR~3201 top.rsdec_syn+x0^y4~1_FF_NODE top^BITWISE_OR~893^LOGICAL_OR~3196
1- 1
-1 1

.names top^BITWISE_OR~893^LOGICAL_OR~3196 top.rsdec_syn+x0^y5~1_FF_NODE top^BITWISE_OR~894^LOGICAL_OR~3191
1- 1
-1 1

.names top^BITWISE_OR~894^LOGICAL_OR~3191 top.rsdec_syn+x0^y6~1_FF_NODE top^BITWISE_OR~895^LOGICAL_OR~3186
1- 1
-1 1

.names top^BITWISE_OR~895^LOGICAL_OR~3186 top.rsdec_syn+x0^y7~1_FF_NODE top^BITWISE_OR~896^LOGICAL_OR~3181
1- 1
-1 1

.names top^BITWISE_OR~896^LOGICAL_OR~3181 top.rsdec_syn+x0^y8~1_FF_NODE top^BITWISE_OR~897^LOGICAL_OR~3176
1- 1
-1 1

.names top^BITWISE_OR~897^LOGICAL_OR~3176 top.rsdec_syn+x0^y9~1_FF_NODE top^BITWISE_OR~898^LOGICAL_OR~3171
1- 1
-1 1

.names top^BITWISE_OR~898^LOGICAL_OR~3171 top.rsdec_syn+x0^y10~1_FF_NODE top^BITWISE_OR~899^LOGICAL_OR~3166
1- 1
-1 1

.names top^BITWISE_OR~899^LOGICAL_OR~3166 top.rsdec_syn+x0^y11~1_FF_NODE top^BITWISE_OR~900^LOGICAL_OR~3161
1- 1
-1 1

.names top.rsdec_syn+x0^y5~1_FF_NODE top.rsdec_syn+x0^y5~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~45^LOGICAL_XOR~3298
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~45^LOGICAL_XOR~3298 top^u~2_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~160^LOGICAL_XOR~3292
01 1
10 1

.names top.rsdec_syn+x0^y6~0_FF_NODE top.rsdec_syn+x0^y6~1_FF_NODE top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~58^LOGICAL_XOR~3308
01 1
10 1

.names top.rsdec_syn+x0^y6~1_FF_NODE top.rsdec_syn+x0^y6~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~60^LOGICAL_XOR~3313
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~60^LOGICAL_XOR~3313 top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~161^LOGICAL_XOR~3305
01 1
10 1

.names top.rsdec_syn+x0^y7~0_FF_NODE top.rsdec_syn+x0^y7~1_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~74^LOGICAL_XOR~3325
01 1
10 1

.names top.rsdec_syn+x0^y7~1_FF_NODE top.rsdec_syn+x0^y7~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~76^LOGICAL_XOR~3328
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~76^LOGICAL_XOR~3328 top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~162^LOGICAL_XOR~3319
01 1
10 1

.names top.rsdec_syn+x0^y8~1_FF_NODE top.rsdec_syn+x0^y8~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~82^LOGICAL_XOR~3340
01 1
10 1

.names top.rsdec_syn+x0^y8~0_FF_NODE top.rsdec_syn+x0^y8~1_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~89^LOGICAL_XOR~3339
01 1
10 1

.names top.rsdec_syn+x0^y9~0_FF_NODE top.rsdec_syn+x0^y9~1_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~96^LOGICAL_XOR~3349
01 1
10 1

.names top.rsdec_syn+x0^y9~1_FF_NODE top.rsdec_syn+x0^y9~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~98^LOGICAL_XOR~3352
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~98^LOGICAL_XOR~3352 top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~164^LOGICAL_XOR~3344
01 1
10 1

.names top.rsdec_syn+x0^y9~1_FF_NODE top.rsdec_syn+x0^y9~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m9+m9^BITWISE_XOR~99^LOGICAL_XOR~3355
01 1
10 1

.names top.rsdec_syn+x0^y10~0_FF_NODE top.rsdec_syn+x0^y10~1_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~113^LOGICAL_XOR~3224
01 1
10 1

.names top.rsdec_syn+x0^y10~0_FF_NODE top.rsdec_syn+x0^y10~1_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~115^LOGICAL_XOR~3228
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~115^LOGICAL_XOR~3228 top.rsdec_syn+x0^y10~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~116^LOGICAL_XOR~3227
01 1
10 1

.names top.rsdec_syn+x0^y10~1_FF_NODE top.rsdec_syn+x0^y10~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m10+m10^BITWISE_XOR~119^LOGICAL_XOR~3231
01 1
10 1

.names top.rsdec_syn+x0^y11~0_FF_NODE top.rsdec_syn+x0^y11~1_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~133^LOGICAL_XOR~3243
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~133^LOGICAL_XOR~3243 top.rsdec_syn+x0^y11~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~134^LOGICAL_XOR~3242
01 1
10 1

.names top.rsdec_syn+x0^y11~0_FF_NODE top.rsdec_syn+x0^y11~1_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~136^LOGICAL_XOR~3247
01 1
10 1

.names top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~136^LOGICAL_XOR~3247 top.rsdec_syn+x0^y11~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~137^LOGICAL_XOR~3246
01 1
10 1

.names top.rsdec_syn+x0^y11~1_FF_NODE top.rsdec_syn+x0^y11~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m11+m11^BITWISE_XOR~140^LOGICAL_XOR~3250
01 1
10 1

.names top.rsdec_syn+x0^y0~0_FF_NODE top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3146
01 1
10 1

.names top.rsdec_syn+x0^y3~2_FF_NODE top^u~1_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~158^LOGICAL_XOR~3269
01 1
10 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^u~2_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3113 top^MULTI_PORT_MUX~852^MUX_2~3064
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^u~2_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3064 top^MULTI_PORT_MUX~849^MUX_2~1073
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^u~2_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1073 top^MULTI_PORT_MUX~842^MUX_2~1021
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^u~2_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1021 top^MULTI_PORT_MUX~833^MUX_2~983
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^u~2_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~983 top^MULTI_PORT_MUX~828^MUX_2~943
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^u~2_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~943 top^MULTI_PORT_MUX~822^MUX_2~3685
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3685 top^MULTI_PORT_MUX~818^MUX_2~3646
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3646 top^u~2_FF_NODE re top^clk 3

.names top^enable top^MULTI_PORT_MUX~857^LOGICAL_NOT~858 top^x~2 top^u~2_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3113
1-1- 1
-1-1 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^u~3_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3114 top^MULTI_PORT_MUX~852^MUX_2~3065
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^u~3_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3065 top^MULTI_PORT_MUX~849^MUX_2~1074
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^u~3_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1074 top^MULTI_PORT_MUX~842^MUX_2~1022
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^u~3_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1022 top^MULTI_PORT_MUX~833^MUX_2~984
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^u~3_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~984 top^MULTI_PORT_MUX~828^MUX_2~944
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^u~3_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~944 top^MULTI_PORT_MUX~822^MUX_2~3686
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3686 top^MULTI_PORT_MUX~818^MUX_2~3647
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3647 top^u~3_FF_NODE re top^clk 3

.names top^enable top^MULTI_PORT_MUX~857^LOGICAL_NOT~858 top^x~3 top^u~3_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3114
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^y0~2_FF_NODE top^u~3_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~155^LOGICAL_XOR~3148
01 1
10 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~852^LOGICAL_NOT~853 top^u~4_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3115 top^MULTI_PORT_MUX~852^MUX_2~3066
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 top^u~4_FF_NODE top^MULTI_PORT_MUX~852^MUX_2~3066 top^MULTI_PORT_MUX~849^MUX_2~1075
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^u~4_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1075 top^MULTI_PORT_MUX~842^MUX_2~1023
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^u~4_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1023 top^MULTI_PORT_MUX~833^MUX_2~985
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^u~4_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~985 top^MULTI_PORT_MUX~828^MUX_2~945
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^u~4_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~945 top^MULTI_PORT_MUX~822^MUX_2~3687
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3687 top^MULTI_PORT_MUX~818^MUX_2~3648
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3648 top^u~4_FF_NODE re top^clk 3

.names top^enable top^MULTI_PORT_MUX~857^LOGICAL_NOT~858 top^x~4 top^u~4_FF_NODE top^MULTI_PORT_MUX~857^MUX_2~3115
1-1- 1
-1-1 1

.names top.rsdec_syn+x0^y1~2_FF_NODE top^u~4_FF_NODE top.rsdec_syn+x0^BITWISE_XOR~156^LOGICAL_XOR~3257
01 1
10 1

.names top^chien_search_FF_NODE top^MULTI_PORT_MUX~864^LOGICAL_NOT~865
0 1

.names top^chien_search_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~723^LOGICAL_NOT~724
0 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 vcc top^count~0_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1048
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^count~0_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1048 top^MULTI_PORT_MUX~842^MUX_2~990
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3026 top^MULTI_PORT_MUX~842^MUX_2~990 top^MULTI_PORT_MUX~833^MUX_2~952
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^count~0_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~952 top^MULTI_PORT_MUX~828^MUX_2~910
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^count~0_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~910 top^MULTI_PORT_MUX~822^MUX_2~3652
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 vcc top^MULTI_PORT_MUX~822^MUX_2~3652 top^MULTI_PORT_MUX~818^MUX_2~3613
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3613 top^count~0_FF_NODE re top^clk 3

.names top^count~0_FF_NODE vcc top^ADD~838^LOGICAL_XOR~3068
01 1
10 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^ADD~838^LOGICAL_XOR~3068 top^count~0_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3026
1-1- 1
-1-1 1

.names top^count~0_FF_NODE vcc top^LOGICAL_EQUAL~840^LOGICAL_XNOR~3078^LOGICAL_XNOR~3080
00 1
11 1

.names top^LOGICAL_EQUAL~840^LOGICAL_XNOR~3078^LOGICAL_XNOR~3080 top^LOGICAL_EQUAL~840^LOGICAL_XNOR~3078^LOGICAL_XNOR~3081 top^LOGICAL_EQUAL~840^LOGICAL_XNOR~3078^LOGICAL_XNOR~3082 top^LOGICAL_EQUAL~840^LOGICAL_XNOR~3078^LOGICAL_XNOR~3083 top^LOGICAL_EQUAL~840^LOGICAL_AND~3079
1111 1

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841
0 1

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 gnd top^length0~0_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3042
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3042 top^length0~0_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3030
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3030 top^MULTI_PORT_MUX~842^MUX_2~994 top^MULTI_PORT_MUX~833^MUX_2~956
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^ADD~878^LOGICAL_XOR~3098 top^MULTI_PORT_MUX~833^MUX_2~956 top^MULTI_PORT_MUX~828^MUX_2~914
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length0~0_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~914 top^MULTI_PORT_MUX~822^MUX_2~3656
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3656 top^MULTI_PORT_MUX~818^MUX_2~3617
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3617 top^length0~0_FF_NODE re top^clk 3

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 gnd top^length0~0_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1026
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1026 top^length0~0_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~994
1-1- 1
-1-1 1

.names top^length0~0_FF_NODE vcc top^ADD~878^LOGICAL_XOR~3098
01 1
10 1

.names top^ADD~878^LOGICAL_XOR~3098 top^k~0 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3093
00 1
11 1

.names top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3093 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3094 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3095 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3096 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3097 top^LOGICAL_EQUAL~831^LOGICAL_AND~3092
11111 1

.names top^LOGICAL_EQUAL~831^LOGICAL_AND~3092 top^MULTI_PORT_MUX~830^LOGICAL_NOT~832
0 1

.names top^LOGICAL_EQUAL~831^LOGICAL_AND~3092 top^MULTI_PORT_MUX~830^LOGICAL_NOT~832 gnd top^syn_enable_FF_NODE top^MULTI_PORT_MUX~830^MUX_2~947
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^MULTI_PORT_MUX~830^MUX_2~947 top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~938
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 vcc top^MULTI_PORT_MUX~828^MUX_2~938 top^MULTI_PORT_MUX~822^MUX_2~3680
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3680 top^MULTI_PORT_MUX~818^MUX_2~3641
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3641 top^syn_enable_FF_NODE re top^clk 3

.names top^syn_enable_FF_NODE top^BITWISE_NOT~823^LOGICAL_NOT~3608
0 1

.names top^enable top^BITWISE_NOT~823^LOGICAL_NOT~3608 top^BITWISE_AND~824^LOGICAL_AND~3689
11 1

.names top^BITWISE_AND~824^LOGICAL_AND~3689 top^BITWISE_NOT~825^LOGICAL_NOT~3609 top^BITWISE_AND~826^LOGICAL_AND~3688
11 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827
0 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^count~1_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~911 top^MULTI_PORT_MUX~822^MUX_2~3653
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 vcc top^MULTI_PORT_MUX~822^MUX_2~3653 top^MULTI_PORT_MUX~818^MUX_2~3614
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3614 top^count~1_FF_NODE re top^clk 3

.names top^ADD~838^LOGICAL_AND~3069 top^count~1_FF_NODE gnd top^ADD~838^ADDER_FUNC~3070
001 1
010 1
100 1
111 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^ADD~838^ADDER_FUNC~3070 top^count~1_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3027
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3027 top^MULTI_PORT_MUX~842^MUX_2~991 top^MULTI_PORT_MUX~833^MUX_2~953
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^count~1_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~953 top^MULTI_PORT_MUX~828^MUX_2~911
1-1- 1
-1-1 1

.names top^count~1_FF_NODE vcc top^LOGICAL_EQUAL~840^LOGICAL_XNOR~3078^LOGICAL_XNOR~3081
00 1
11 1

.names top^count~0_FF_NODE top^count~1_FF_NODE top^count~2_FF_NODE top^count~3_FF_NODE top^BITWISE_AND~847^LOGICAL_AND~3084
1111 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 gnd top^berl_enable_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1025
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848
0 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 gnd top^length0~1_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1027
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1027 top^length0~1_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~995
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3031 top^MULTI_PORT_MUX~842^MUX_2~995 top^MULTI_PORT_MUX~833^MUX_2~957
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^ADD~878^ADDER_FUNC~3100 top^MULTI_PORT_MUX~833^MUX_2~957 top^MULTI_PORT_MUX~828^MUX_2~915
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length0~1_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~915 top^MULTI_PORT_MUX~822^MUX_2~3657
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3657 top^MULTI_PORT_MUX~818^MUX_2~3618
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3618 top^length0~1_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 gnd top^length0~1_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3043
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3043 top^length0~1_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3031
1-1- 1
-1-1 1

.names top^ADD~878^LOGICAL_AND~3099 top^length0~1_FF_NODE gnd top^ADD~878^ADDER_FUNC~3100
001 1
010 1
100 1
111 1

.names top^ADD~878^ADDER_FUNC~3100 top^k~1 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3094
00 1
11 1

.names top^ADD~878^LOGICAL_AND~3099 top^length0~1_FF_NODE gnd top^ADD~878^CARRY_FUNC~3101
011 1
101 1
110 1
111 1

.names top^ADD~878^CARRY_FUNC~3101 top^length0~2_FF_NODE gnd top^ADD~878^ADDER_FUNC~3102
001 1
010 1
100 1
111 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^ADD~878^ADDER_FUNC~3102 top^MULTI_PORT_MUX~833^MUX_2~958 top^MULTI_PORT_MUX~828^MUX_2~916
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length0~2_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~916 top^MULTI_PORT_MUX~822^MUX_2~3658
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3658 top^MULTI_PORT_MUX~818^MUX_2~3619
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3619 top^length0~2_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 gnd top^length0~2_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3044
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3044 top^length0~2_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3032
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3032 top^MULTI_PORT_MUX~842^MUX_2~996 top^MULTI_PORT_MUX~833^MUX_2~958
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 gnd top^length0~2_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1028
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1028 top^length0~2_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~996
1-1- 1
-1-1 1

.names top^ADD~878^CARRY_FUNC~3101 top^length0~2_FF_NODE gnd top^ADD~878^CARRY_FUNC~3103
011 1
101 1
110 1
111 1

.names top^ADD~878^CARRY_FUNC~3103 top^length0~3_FF_NODE gnd top^ADD~878^ADDER_FUNC~3104
001 1
010 1
100 1
111 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^ADD~878^ADDER_FUNC~3104 top^MULTI_PORT_MUX~833^MUX_2~959 top^MULTI_PORT_MUX~828^MUX_2~917
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length0~3_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~917 top^MULTI_PORT_MUX~822^MUX_2~3659
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3659 top^MULTI_PORT_MUX~818^MUX_2~3620
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3620 top^length0~3_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 gnd top^length0~3_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3045
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3045 top^length0~3_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3033
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3033 top^MULTI_PORT_MUX~842^MUX_2~997 top^MULTI_PORT_MUX~833^MUX_2~959
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 gnd top^length0~3_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1029
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1029 top^length0~3_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~997
1-1- 1
-1-1 1

.names top^ADD~878^CARRY_FUNC~3103 top^length0~3_FF_NODE gnd top^ADD~878^CARRY_FUNC~3105
011 1
101 1
110 1
111 1

.names top^ADD~878^CARRY_FUNC~3105 top^length0~4_FF_NODE gnd top^ADD~878^ADDER_FUNC~3106
001 1
010 1
100 1
111 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^ADD~878^ADDER_FUNC~3106 top^MULTI_PORT_MUX~833^MUX_2~960 top^MULTI_PORT_MUX~828^MUX_2~918
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^length0~4_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~918 top^MULTI_PORT_MUX~822^MUX_2~3660
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3660 top^MULTI_PORT_MUX~818^MUX_2~3621
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3621 top^length0~4_FF_NODE re top^clk 3

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 gnd top^length0~4_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3046
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3046 top^length0~4_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3034
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3034 top^MULTI_PORT_MUX~842^MUX_2~998 top^MULTI_PORT_MUX~833^MUX_2~960
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 gnd top^length0~4_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1030
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1030 top^length0~4_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~998
1-1- 1
-1-1 1

.names top^ADD~878^ADDER_FUNC~3106 top^k~4 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3097
00 1
11 1

.names top^ADD~878^ADDER_FUNC~3104 top^k~3 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3096
00 1
11 1

.names top^ADD~878^ADDER_FUNC~3102 top^k~2 top^LOGICAL_EQUAL~831^LOGICAL_XNOR~3091^LOGICAL_XNOR~3095
00 1
11 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~0_FF_NODE top^phase~12_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1031
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1031 top^MULTI_PORT_MUX~849^MUX_2~1057 top^MULTI_PORT_MUX~842^MUX_2~1004
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~12_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1004 top^MULTI_PORT_MUX~833^MUX_2~966
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~0_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~966 top^MULTI_PORT_MUX~828^MUX_2~924
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~0_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~924 top^MULTI_PORT_MUX~822^MUX_2~3666
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 vcc top^MULTI_PORT_MUX~822^MUX_2~3666 top^MULTI_PORT_MUX~818^MUX_2~3627
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3627 top^phase~0_FF_NODE re top^clk 3

.names top^syn_shift_FF_NODE top^phase~0_FF_NODE top^BITWISE_AND~816^LOGICAL_AND~3598
11 1

.names top^BITWISE_AND~816^LOGICAL_AND~3598 top.rsdec_syn+x0^MULTI_PORT_MUX~167^LOGICAL_NOT~168
0 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837
0 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^ADD~838^ADDER_FUNC~3072 top^count~2_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3028
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3028 top^MULTI_PORT_MUX~842^MUX_2~992 top^MULTI_PORT_MUX~833^MUX_2~954
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^count~2_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~954 top^MULTI_PORT_MUX~828^MUX_2~912
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^count~2_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~912 top^MULTI_PORT_MUX~822^MUX_2~3654
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 vcc top^MULTI_PORT_MUX~822^MUX_2~3654 top^MULTI_PORT_MUX~818^MUX_2~3615
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3615 top^count~2_FF_NODE re top^clk 3

.names top^ADD~838^CARRY_FUNC~3071 top^count~2_FF_NODE gnd top^ADD~838^ADDER_FUNC~3072
001 1
010 1
100 1
111 1

.names top^count~2_FF_NODE gnd top^LOGICAL_EQUAL~840^LOGICAL_XNOR~3078^LOGICAL_XNOR~3082
00 1
11 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 vcc top^count~2_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1050
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^count~2_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1050 top^MULTI_PORT_MUX~842^MUX_2~992
1-1- 1
-1-1 1

.names top^count~2_FF_NODE vcc top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_XOR~3085^LOGICAL_XOR~3089
01 1
10 1

.names top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_XOR~3085^LOGICAL_XOR~3087 top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_XOR~3085^LOGICAL_XOR~3088 top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_XOR~3085^LOGICAL_XOR~3089 top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_XOR~3085^LOGICAL_XOR~3090 top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_OR~3086
1--- 1
-1-- 1
--1- 1
---1 1

.names top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_OR~3086 top.rsdec_berl+x1^LOGICAL_AND~343^BITWISE_OR~1336^LOGICAL_OR~1338
1 1

.names top^ADD~838^CARRY_FUNC~3071 top^count~2_FF_NODE gnd top^ADD~838^CARRY_FUNC~3073
011 1
101 1
110 1
111 1

.names top^ADD~838^CARRY_FUNC~3073 top^count~3_FF_NODE gnd top^ADD~838^ADDER_FUNC~3074
001 1
010 1
100 1
111 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^ADD~838^ADDER_FUNC~3074 top^count~3_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3029
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3029 top^MULTI_PORT_MUX~842^MUX_2~993 top^MULTI_PORT_MUX~833^MUX_2~955
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^count~3_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~955 top^MULTI_PORT_MUX~828^MUX_2~913
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^count~3_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~913 top^MULTI_PORT_MUX~822^MUX_2~3655
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 vcc top^MULTI_PORT_MUX~822^MUX_2~3655 top^MULTI_PORT_MUX~818^MUX_2~3616
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3616 top^count~3_FF_NODE re top^clk 3

.names top^count~3_FF_NODE vcc top^LOGICAL_EQUAL~840^LOGICAL_XNOR~3078^LOGICAL_XNOR~3083
00 1
11 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 vcc top^count~3_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1051
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^count~3_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1051 top^MULTI_PORT_MUX~842^MUX_2~993
1-1- 1
-1-1 1

.names top^count~3_FF_NODE vcc top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_XOR~3085^LOGICAL_XOR~3090
01 1
10 1

.names top^phase~0_FF_NODE top^MULTI_PORT_MUX~836^LOGICAL_NOT~837 top^MULTI_PORT_MUX~839^MUX_2~3052 top^syn_shift_FF_NODE top^MULTI_PORT_MUX~836^MUX_2~3040
1-1- 1
-1-1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^MULTI_PORT_MUX~836^MUX_2~3040 top^MULTI_PORT_MUX~842^MUX_2~1018 top^MULTI_PORT_MUX~833^MUX_2~980
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^MULTI_PORT_MUX~830^MUX_2~948 top^MULTI_PORT_MUX~833^MUX_2~980 top^MULTI_PORT_MUX~828^MUX_2~940
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^syn_shift_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~940 top^MULTI_PORT_MUX~822^MUX_2~3682
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3682 top^MULTI_PORT_MUX~818^MUX_2~3643
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3643 top^syn_shift_FF_NODE re top^clk 3

.names top^syn_shift_FF_NODE top^BITWISE_NOT~825^LOGICAL_NOT~3609
0 1

.names top^LOGICAL_EQUAL~831^LOGICAL_AND~3092 top^MULTI_PORT_MUX~830^LOGICAL_NOT~832 vcc top^syn_shift_FF_NODE top^MULTI_PORT_MUX~830^MUX_2~948
1-1- 1
-1-1 1

.names top^LOGICAL_EQUAL~840^LOGICAL_AND~3079 top^MULTI_PORT_MUX~839^LOGICAL_NOT~841 gnd top^syn_shift_FF_NODE top^MULTI_PORT_MUX~839^MUX_2~3052
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 gnd top^syn_shift_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1044
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1044 top^syn_shift_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1018
1-1- 1
-1-1 1

.names top^syn_shift_FF_NODE gnd gnd gnd gnd top^LOGICAL_AND~901^BITWISE_OR~3156^LOGICAL_OR~3158
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~0_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1005 top^MULTI_PORT_MUX~833^MUX_2~967
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~1_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~967 top^MULTI_PORT_MUX~828^MUX_2~925
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~1_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~925 top^MULTI_PORT_MUX~822^MUX_2~3667
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3667 top^MULTI_PORT_MUX~818^MUX_2~3628
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3628 top^phase~1_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~1_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1009 top^MULTI_PORT_MUX~833^MUX_2~971
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~2_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~971 top^MULTI_PORT_MUX~828^MUX_2~929
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~2_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~929 top^MULTI_PORT_MUX~822^MUX_2~3671
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3671 top^MULTI_PORT_MUX~818^MUX_2~3632
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3632 top^phase~2_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~2_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1010 top^MULTI_PORT_MUX~833^MUX_2~972
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~3_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~972 top^MULTI_PORT_MUX~828^MUX_2~930
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~3_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~930 top^MULTI_PORT_MUX~822^MUX_2~3672
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3672 top^MULTI_PORT_MUX~818^MUX_2~3633
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3633 top^phase~3_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~3_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1011 top^MULTI_PORT_MUX~833^MUX_2~973
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~4_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~973 top^MULTI_PORT_MUX~828^MUX_2~931
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~4_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~931 top^MULTI_PORT_MUX~822^MUX_2~3673
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3673 top^MULTI_PORT_MUX~818^MUX_2~3634
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3634 top^phase~4_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~4_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1012 top^MULTI_PORT_MUX~833^MUX_2~974
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~5_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~974 top^MULTI_PORT_MUX~828^MUX_2~932
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~5_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~932 top^MULTI_PORT_MUX~822^MUX_2~3674
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3674 top^MULTI_PORT_MUX~818^MUX_2~3635
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3635 top^phase~5_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~5_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1013 top^MULTI_PORT_MUX~833^MUX_2~975
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~6_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~975 top^MULTI_PORT_MUX~828^MUX_2~933
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~6_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~933 top^MULTI_PORT_MUX~822^MUX_2~3675
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3675 top^MULTI_PORT_MUX~818^MUX_2~3636
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3636 top^phase~6_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~6_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1014 top^MULTI_PORT_MUX~833^MUX_2~976
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~7_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~976 top^MULTI_PORT_MUX~828^MUX_2~934
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~7_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~934 top^MULTI_PORT_MUX~822^MUX_2~3676
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3676 top^MULTI_PORT_MUX~818^MUX_2~3637
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3637 top^phase~7_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~7_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1015 top^MULTI_PORT_MUX~833^MUX_2~977
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~8_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~977 top^MULTI_PORT_MUX~828^MUX_2~935
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~8_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~935 top^MULTI_PORT_MUX~822^MUX_2~3677
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3677 top^MULTI_PORT_MUX~818^MUX_2~3638
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3638 top^phase~8_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~8_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1016 top^MULTI_PORT_MUX~833^MUX_2~978
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~9_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~978 top^MULTI_PORT_MUX~828^MUX_2~936
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~9_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~936 top^MULTI_PORT_MUX~822^MUX_2~3678
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3678 top^MULTI_PORT_MUX~818^MUX_2~3639
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3639 top^phase~9_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~9_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1006 top^MULTI_PORT_MUX~833^MUX_2~968
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~10_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~968 top^MULTI_PORT_MUX~828^MUX_2~926
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~10_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~926 top^MULTI_PORT_MUX~822^MUX_2~3668
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3668 top^MULTI_PORT_MUX~818^MUX_2~3629
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3629 top^phase~10_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~10_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1007 top^MULTI_PORT_MUX~833^MUX_2~969
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~11_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~969 top^MULTI_PORT_MUX~828^MUX_2~927
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~11_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~927 top^MULTI_PORT_MUX~822^MUX_2~3669
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3669 top^MULTI_PORT_MUX~818^MUX_2~3630
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3630 top^phase~11_FF_NODE re top^clk 3

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835 top^phase~11_FF_NODE top^MULTI_PORT_MUX~842^MUX_2~1008 top^MULTI_PORT_MUX~833^MUX_2~970
1-1- 1
-1-1 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 top^phase~12_FF_NODE top^MULTI_PORT_MUX~833^MUX_2~970 top^MULTI_PORT_MUX~828^MUX_2~928
1-1- 1
-1-1 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 top^phase~12_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~928 top^MULTI_PORT_MUX~822^MUX_2~3670
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3670 top^MULTI_PORT_MUX~818^MUX_2~3631
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3631 top^phase~12_FF_NODE re top^clk 3

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~12_FF_NODE top^phase~11_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1035
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1035 top^MULTI_PORT_MUX~849^MUX_2~1061 top^MULTI_PORT_MUX~842^MUX_2~1008
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~12_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1061
1-1- 1
-1-1 1

.names top^phase~12_FF_NODE top.rsdec_berl+x1^BITWISE_NOT~320^LOGICAL_NOT~3600
0 1

.names top.rsdec_berl+x1^BITWISE_NOT~320^LOGICAL_NOT~3600 top.rsdec_berl+x1^MULTI_PORT_MUX~319^LOGICAL_NOT~321
0 1

.names top^phase~12_FF_NODE top.rsdec_berl+x1^BITWISE_NOT~326^LOGICAL_NOT~3601
0 1

.names top.rsdec_berl+x1^BITWISE_NOT~326^LOGICAL_NOT~3601 top.rsdec_berl+x1^MULTI_PORT_MUX~325^LOGICAL_NOT~327
0 1

.names top^phase~12_FF_NODE top.rsdec_berl+x1^BITWISE_NOT~329^LOGICAL_NOT~3602
0 1

.names top.rsdec_berl+x1^BITWISE_NOT~329^LOGICAL_NOT~3602 top.rsdec_berl+x1^MULTI_PORT_MUX~328^LOGICAL_NOT~330
0 1

.names top^phase~12_FF_NODE top.rsdec_berl+x1^BITWISE_NOT~335^LOGICAL_NOT~3603
0 1

.names top.rsdec_berl+x1^BITWISE_NOT~335^LOGICAL_NOT~3603 top.rsdec_berl+x1^MULTI_PORT_MUX~334^LOGICAL_NOT~336
0 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~11_FF_NODE top^phase~10_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1034
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1034 top^MULTI_PORT_MUX~849^MUX_2~1060 top^MULTI_PORT_MUX~842^MUX_2~1007
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~11_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1060
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~10_FF_NODE top^phase~9_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1033
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1033 top^MULTI_PORT_MUX~849^MUX_2~1059 top^MULTI_PORT_MUX~842^MUX_2~1006
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~10_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1059
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~9_FF_NODE top^phase~8_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1043
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1043 top^MULTI_PORT_MUX~849^MUX_2~1069 top^MULTI_PORT_MUX~842^MUX_2~1016
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~9_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1069
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~8_FF_NODE top^phase~7_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1042
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1042 top^MULTI_PORT_MUX~849^MUX_2~1068 top^MULTI_PORT_MUX~842^MUX_2~1015
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~8_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1068
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~7_FF_NODE top^phase~6_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1041
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1041 top^MULTI_PORT_MUX~849^MUX_2~1067 top^MULTI_PORT_MUX~842^MUX_2~1014
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~7_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1067
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~6_FF_NODE top^phase~5_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1040
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1040 top^MULTI_PORT_MUX~849^MUX_2~1066 top^MULTI_PORT_MUX~842^MUX_2~1013
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~6_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1066
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~5_FF_NODE top^phase~4_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1039
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1039 top^MULTI_PORT_MUX~849^MUX_2~1065 top^MULTI_PORT_MUX~842^MUX_2~1012
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~5_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1065
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~4_FF_NODE top^phase~3_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1038
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1038 top^MULTI_PORT_MUX~849^MUX_2~1064 top^MULTI_PORT_MUX~842^MUX_2~1011
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~4_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1064
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~3_FF_NODE top^phase~2_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1037
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1037 top^MULTI_PORT_MUX~849^MUX_2~1063 top^MULTI_PORT_MUX~842^MUX_2~1010
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~3_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1063
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~2_FF_NODE top^phase~1_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1036
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1036 top^MULTI_PORT_MUX~849^MUX_2~1062 top^MULTI_PORT_MUX~842^MUX_2~1009
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~2_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1062
1-1- 1
-1-1 1

.names top^BITWISE_AND~847^LOGICAL_AND~3084 top^MULTI_PORT_MUX~846^LOGICAL_NOT~848 top^phase~1_FF_NODE top^phase~0_FF_NODE top^MULTI_PORT_MUX~846^MUX_2~1032
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^MULTI_PORT_MUX~846^MUX_2~1032 top^MULTI_PORT_MUX~849^MUX_2~1058 top^MULTI_PORT_MUX~842^MUX_2~1005
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 gnd top^phase~1_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1058
1-1- 1
-1-1 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 vcc top^phase~0_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1057
1-1- 1
-1-1 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599
0 1

.names top.rsdec_berl+x1^BITWISE_NOT~317^LOGICAL_NOT~3599 top.rsdec_berl+x1^MULTI_PORT_MUX~316^LOGICAL_NOT~318
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1^MULTI_PORT_MUX~347^LOGICAL_NOT~348
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~175^LOGICAL_NOT~176
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x0^MULTI_PORT_MUX~182^LOGICAL_NOT~183
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~195^LOGICAL_NOT~196
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x1^MULTI_PORT_MUX~202^LOGICAL_NOT~203
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~215^LOGICAL_NOT~216
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x2^MULTI_PORT_MUX~222^LOGICAL_NOT~223
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~235^LOGICAL_NOT~236
0 1

.names top^phase~0_FF_NODE top.rsdec_berl+x1.rsdec_berl_multiply+x3^MULTI_PORT_MUX~242^LOGICAL_NOT~243
0 1

.names top^BITWISE_AND~850^LOGICAL_AND~3053 top^MULTI_PORT_MUX~849^LOGICAL_NOT~851 vcc top^count~1_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1049
1-1- 1
-1-1 1

.names top^BITWISE_AND~844^LOGICAL_AND~1024 top^MULTI_PORT_MUX~842^LOGICAL_NOT~845 top^count~1_FF_NODE top^MULTI_PORT_MUX~849^MUX_2~1049 top^MULTI_PORT_MUX~842^MUX_2~991
1-1- 1
-1-1 1

.names top^count~1_FF_NODE vcc top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_XOR~3085^LOGICAL_XOR~3088
01 1
10 1

.names top^ADD~838^LOGICAL_AND~3069 top^count~1_FF_NODE gnd top^ADD~838^CARRY_FUNC~3071
011 1
101 1
110 1
111 1

.names top^BITWISE_AND~826^LOGICAL_AND~3688 top^MULTI_PORT_MUX~822^LOGICAL_NOT~827 vcc top^MULTI_PORT_MUX~828^MUX_2~939 top^MULTI_PORT_MUX~822^MUX_2~3681
1-1- 1
-1-1 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820 gnd top^MULTI_PORT_MUX~822^MUX_2~3681 top^MULTI_PORT_MUX~818^MUX_2~3642
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~818^MUX_2~3642 top^syn_init_FF_NODE re top^clk 3

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829 gnd top^syn_init_FF_NODE top^MULTI_PORT_MUX~828^MUX_2~939
1-1- 1
-1-1 1

.names top^syn_init_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~151^LOGICAL_NOT~152
0 1

.names top^syn_enable_FF_NODE top^MULTI_PORT_MUX~828^LOGICAL_NOT~829
0 1

.names top^syn_enable_FF_NODE top.rsdec_syn+x0^MULTI_PORT_MUX~153^LOGICAL_NOT~154
0 1

.names top^length0~0_FF_NODE vcc top^ADD~878^LOGICAL_AND~3099
11 1

.names top^count~0_FF_NODE gnd top.rsdec_berl+x1^GTE~309^LOGICAL_EQUAL~2665^LOGICAL_XNOR~2668^LOGICAL_XNOR~2670
00 1
11 1

.names top^count~0_FF_NODE vcc top.rsdec_berl+x1^NOT_EQUAL~342^LOGICAL_XOR~3085^LOGICAL_XOR~3087
01 1
10 1

.names top^count~0_FF_NODE vcc top^ADD~838^LOGICAL_AND~3069
11 1

.names top^chien_load_FF_NODE top^MULTI_PORT_MUX~871^LOGICAL_NOT~872
0 1

.names top^chien_load_FF_NODE top.rsdec_chien+x2^MULTI_PORT_MUX~725^LOGICAL_NOT~726
0 1

.names top^berl_enable_FF_NODE top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024
0 1

.names top.rsdec_berl+x1^BITWISE_NOT~314^LOGICAL_NOT~3024 top.rsdec_berl+x1^MULTI_PORT_MUX~313^LOGICAL_NOT~315
0 1

.names top^BITWISE_AND~834^LOGICAL_AND~986 top^MULTI_PORT_MUX~833^LOGICAL_NOT~835
0 1

.names top^MULTI_PORT_MUX~903^MUX_2~3151 top^BITWISE_NOT~843^LOGICAL_NOT~3150
0 1

.names top^NOT_EQUAL~904^LOGICAL_OR~3153 top^MULTI_PORT_MUX~903^LOGICAL_NOT~905
0 1

.names top.rsdec_syn+x0^y4~0_FF_NODE top.rsdec_syn+x0^y4~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m4+m4^BITWISE_XOR~33^LOGICAL_XOR~3285
01 1
10 1

.names top.rsdec_syn+x0^y5~0_FF_NODE top.rsdec_syn+x0^y5~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m5+m5^BITWISE_XOR~46^LOGICAL_XOR~3297
01 1
10 1

.names top.rsdec_syn+x0^y6~0_FF_NODE top.rsdec_syn+x0^y6~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m6+m6^BITWISE_XOR~61^LOGICAL_XOR~3310
01 1
10 1

.names top.rsdec_syn+x0^y7~0_FF_NODE top.rsdec_syn+x0^y7~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m7+m7^BITWISE_XOR~68^LOGICAL_XOR~3321
01 1
10 1

.names top.rsdec_syn+x0^y8~0_FF_NODE top.rsdec_syn+x0^y8~2_FF_NODE top.rsdec_syn+x0.rsdec_syn_m8+m8^BITWISE_XOR~83^LOGICAL_XOR~3335
01 1
10 1

.names top.rsdec_syn+x0^y0~2_FF_NODE top.rsdec_syn+x0^y1~2_FF_NODE top^BITWISE_OR~890^LOGICAL_OR~3212
1- 1
-1 1

.names top.rsdec_syn+x0^y0~0_FF_NODE top.rsdec_syn+x0^y1~0_FF_NODE top^BITWISE_OR~890^LOGICAL_OR~3210
1- 1
-1 1

.names top^BITWISE_OR~890^LOGICAL_OR~3210 top.rsdec_syn+x0^y2~0_FF_NODE top^BITWISE_OR~891^LOGICAL_OR~3205
1- 1
-1 1

.names top^BITWISE_OR~891^LOGICAL_OR~3205 top.rsdec_syn+x0^y3~0_FF_NODE top^BITWISE_OR~892^LOGICAL_OR~3200
1- 1
-1 1

.names top^BITWISE_OR~892^LOGICAL_OR~3200 top.rsdec_syn+x0^y4~0_FF_NODE top^BITWISE_OR~893^LOGICAL_OR~3195
1- 1
-1 1

.names top^BITWISE_OR~893^LOGICAL_OR~3195 top.rsdec_syn+x0^y5~0_FF_NODE top^BITWISE_OR~894^LOGICAL_OR~3190
1- 1
-1 1

.names top^BITWISE_OR~894^LOGICAL_OR~3190 top.rsdec_syn+x0^y6~0_FF_NODE top^BITWISE_OR~895^LOGICAL_OR~3185
1- 1
-1 1

.names top^BITWISE_OR~895^LOGICAL_OR~3185 top.rsdec_syn+x0^y7~0_FF_NODE top^BITWISE_OR~896^LOGICAL_OR~3180
1- 1
-1 1

.names top^BITWISE_OR~896^LOGICAL_OR~3180 top.rsdec_syn+x0^y8~0_FF_NODE top^BITWISE_OR~897^LOGICAL_OR~3175
1- 1
-1 1

.names top^BITWISE_OR~897^LOGICAL_OR~3175 top.rsdec_syn+x0^y9~0_FF_NODE top^BITWISE_OR~898^LOGICAL_OR~3170
1- 1
-1 1

.names top^BITWISE_OR~898^LOGICAL_OR~3170 top.rsdec_syn+x0^y10~0_FF_NODE top^BITWISE_OR~899^LOGICAL_OR~3165
1- 1
-1 1

.names top^BITWISE_OR~899^LOGICAL_OR~3165 top.rsdec_syn+x0^y11~0_FF_NODE top^BITWISE_OR~900^LOGICAL_OR~3160
1- 1
-1 1

.names vcc top^MINUS~821^LOGICAL_NOT~3695 top^MINUS~821^LOGICAL_XNOR~3694
00 1
11 1

.names vcc top^MINUS~821^LOGICAL_NOT~3695 top^MINUS~821^LOGICAL_OR~3696
1- 1
-1 1

.names top^MINUS~821^LOGICAL_OR~3696 vcc top^MINUS~821^LOGICAL_NOT~3698 top^MINUS~821^ADDER_FUNC~3697
001 1
010 1
100 1
111 1

.names top^MINUS~821^LOGICAL_OR~3696 vcc top^MINUS~821^LOGICAL_NOT~3698 top^MINUS~821^CARRY_FUNC~3699
011 1
101 1
110 1
111 1

.names top^MINUS~821^CARRY_FUNC~3699 vcc top^MINUS~821^LOGICAL_NOT~3701 top^MINUS~821^ADDER_FUNC~3700
001 1
010 1
100 1
111 1

.names top^MINUS~821^CARRY_FUNC~3699 vcc top^MINUS~821^LOGICAL_NOT~3701 top^MINUS~821^CARRY_FUNC~3702
011 1
101 1
110 1
111 1

.names top^MINUS~821^CARRY_FUNC~3702 vcc top^MINUS~821^LOGICAL_NOT~3704 top^MINUS~821^ADDER_FUNC~3703
001 1
010 1
100 1
111 1

.names top^MINUS~821^CARRY_FUNC~3702 vcc top^MINUS~821^LOGICAL_NOT~3704 top^MINUS~821^CARRY_FUNC~3705
011 1
101 1
110 1
111 1

.names top^MINUS~821^CARRY_FUNC~3705 vcc top^MINUS~821^LOGICAL_NOT~3707 top^MINUS~821^ADDER_FUNC~3706
001 1
010 1
100 1
111 1

.names top^enable top^MULTI_PORT_MUX~857^LOGICAL_NOT~858
0 1

.names top^clrn top^BITWISE_NOT~819^LOGICAL_NOT~3690
0 1

.names top^BITWISE_NOT~819^LOGICAL_NOT~3690 top^MULTI_PORT_MUX~818^LOGICAL_NOT~820
0 1

.names top^clrn top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691
0 1

.names top.rsdec_syn+x0^BITWISE_NOT~149^LOGICAL_NOT~3691 top.rsdec_syn+x0^MULTI_PORT_MUX~148^LOGICAL_NOT~150
0 1

.names top^clrn top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692
0 1

.names top.rsdec_berl+x1^BITWISE_NOT~338^LOGICAL_NOT~3692 top.rsdec_berl+x1^MULTI_PORT_MUX~337^LOGICAL_NOT~339
0 1

.names top^clrn top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693
0 1

.names top.rsdec_chien+x2^BITWISE_NOT~719^LOGICAL_NOT~3693 top.rsdec_chien+x2^MULTI_PORT_MUX~718^LOGICAL_NOT~720
0 1

.names top^k~0 top^MINUS~821^LOGICAL_NOT~3695
0 1

.names top^k~1 top^MINUS~821^LOGICAL_NOT~3698
0 1

.names top^k~2 top^MINUS~821^LOGICAL_NOT~3701
0 1

.names top^k~3 top^MINUS~821^LOGICAL_NOT~3704
0 1

.names top^k~4 top^MINUS~821^LOGICAL_NOT~3707
0 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1512 top^error~0
1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1513 top^error~1
1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1514 top^error~2
1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1515 top^error~3
1 1

.names top.rsdec_chien+x2^MULTI_PORT_MUX~763^MUX_2~1516 top^error~4
1 1

.names top^MULTI_PORT_MUX~903^MUX_2~3151 top^with_error
1 1

.names top^BITWISE_AND~814^LOGICAL_AND~3054 top^valid
1 1

.end

.model mult_5_5_10
.inputs  a[0]  a[1]  a[2]  a[3]  a[4]  b[0]  b[1]  b[2] \
  b[3]  b[4]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] \
 out[8] out[9]
.blackbox
.end

