Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:49:31 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/13bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.800ns  (logic 5.261ns (38.121%)  route 8.539ns (61.879%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.811     2.749    a_IBUF[1]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.873 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.998     3.871    c_2
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124     3.995 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.644     4.639    c_4
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.150     4.789 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.002     5.791    c_6
    SLICE_X43Y19         LUT5 (Prop_lut5_I2_O)        0.354     6.145 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           1.002     7.146    c_8
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.354     7.500 r  s_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.942     8.442    c_1010_out
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.354     8.796 r  s_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.142    10.938    s_OBUF[11]
    R14                  OBUF (Prop_obuf_I_O)         2.862    13.800 r  s_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.800    s[11]
    R14                                                               r  s[11] (OUT)
  -------------------------------------------------------------------    -------------------




