{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588672202258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588672202273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 11:50:02 2020 " "Processing started: Tue May 05 11:50:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588672202273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672202273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672202273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588672203616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588672203616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitatcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unitatcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnitatControl-Behavioral " "Found design unit 1: UnitatControl-Behavioral" {  } { { "UnitatControl.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/UnitatControl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220226 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnitatControl " "Found entity 1: UnitatControl" {  } { { "UnitatControl.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/UnitatControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum4-Behavioral " "Found design unit 1: sum4-Behavioral" {  } { { "sum4.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/sum4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220239 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/sum4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32Bits-Behavioral " "Found design unit 1: reg_32Bits-Behavioral" {  } { { "reg_32Bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/reg_32Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220250 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32Bits " "Found entity 1: reg_32Bits" {  } { { "reg_32Bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/reg_32Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220340 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32bits-atrib " "Found design unit 1: mux2x1_32bits-atrib" {  } { { "mux2x1_32bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/mux2x1_32bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220353 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32bits " "Found entity 1: mux2x1_32bits" {  } { { "mux2x1_32bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/mux2x1_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5bits-behavior " "Found design unit 1: mux2x1_5bits-behavior" {  } { { "mux2x1_5bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/mux2x1_5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bits " "Found entity 1: mux2x1_5bits" {  } { { "mux2x1_5bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/mux2x1_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meminst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemInst-Behavioral " "Found design unit 1: MemInst-Behavioral" {  } { { "memInst.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/memInst.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220386 ""} { "Info" "ISGN_ENTITY_NAME" "1 memInst " "Found entity 1: memInst" {  } { { "memInst.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/memInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memDada-behavior " "Found design unit 1: memDada-behavior" {  } { { "memDada.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/memDada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220396 ""} { "Info" "ISGN_ENTITY_NAME" "1 memDada " "Found entity 1: memDada" {  } { { "memDada.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/memDada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220405 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extSig-behavior " "Found design unit 1: extSig-behavior" {  } { { "extSig.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/extSig.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220415 ""} { "Info" "ISGN_ENTITY_NAME" "1 extSig " "Found entity 1: extSig" {  } { { "extSig.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/extSig.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220424 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlALU-arch " "Found design unit 1: ControlALU-arch" {  } { { "ControlALU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/ControlALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlALU " "Found entity 1: ControlALU" {  } { { "ControlALU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/ControlALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_salt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_salt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SALT-arch " "Found design unit 1: SALT-arch" {  } { { "Cond_salt.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/Cond_salt.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220446 ""} { "Info" "ISGN_ENTITY_NAME" "1 SALT " "Found entity 1: SALT" {  } { { "Cond_salt.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/Cond_salt.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancregistres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancregistres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancRegistres-behavior " "Found design unit 1: BancRegistres-behavior" {  } { { "BancRegistres.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/BancRegistres.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220456 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancRegistres " "Found entity 1: BancRegistres" {  } { { "BancRegistres.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/BancRegistres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-arch " "Found design unit 1: ALU32-arch" {  } { { "ALU32.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/ALU32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220464 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/ALU32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672220464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672220464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588672220665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC_1\"" {  } { { "CPU.vhd" "PC_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220731 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Esc PC.vhd(17) " "VHDL Process Statement warning at PC.vhd(17): signal \"Esc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/PC.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588672220733 "|CPU|PC:PC_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memInst memInst:memInst_1 " "Elaborating entity \"memInst\" for hierarchy \"memInst:memInst_1\"" {  } { { "CPU.vhd" "memInst_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR_1 " "Elaborating entity \"IR\" for hierarchy \"IR:IR_1\"" {  } { { "CPU.vhd" "IR_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220742 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Escr IR.vhd(17) " "VHDL Process Statement warning at IR.vhd(17): signal \"Escr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/IR.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588672220743 "|CPU|IR:IR_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5bits mux2x1_5bits:mux0_5bits_1 " "Elaborating entity \"mux2x1_5bits\" for hierarchy \"mux2x1_5bits:mux0_5bits_1\"" {  } { { "CPU.vhd" "mux0_5bits_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancRegistres BancRegistres:BancRegistres_1 " "Elaborating entity \"BancRegistres\" for hierarchy \"BancRegistres:BancRegistres_1\"" {  } { { "CPU.vhd" "BancRegistres_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220751 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dada BancRegistres.vhd(30) " "VHDL Process Statement warning at BancRegistres.vhd(30): signal \"dada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancRegistres.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/BancRegistres.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588672220753 "|CPU|BancRegistres:BancRegistres_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dada BancRegistres.vhd(31) " "VHDL Process Statement warning at BancRegistres.vhd(31): signal \"dada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancRegistres.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/BancRegistres.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588672220753 "|CPU|BancRegistres:BancRegistres_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extSig extSig:extSig_1 " "Elaborating entity \"extSig\" for hierarchy \"extSig:extSig_1\"" {  } { { "CPU.vhd" "extSig_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32Bits reg_32Bits:Imm_1 " "Elaborating entity \"reg_32Bits\" for hierarchy \"reg_32Bits:Imm_1\"" {  } { { "CPU.vhd" "Imm_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32bits mux2x1_32bits:mux1_1 " "Elaborating entity \"mux2x1_32bits\" for hierarchy \"mux2x1_32bits:mux1_1\"" {  } { { "CPU.vhd" "mux1_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 ALU32:ALU32_1 " "Elaborating entity \"ALU32\" for hierarchy \"ALU32:ALU32_1\"" {  } { { "CPU.vhd" "ALU32_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlALU ControlALU:ControlALU_1 " "Elaborating entity \"ControlALU\" for hierarchy \"ControlALU:ControlALU_1\"" {  } { { "CPU.vhd" "ControlALU_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SALT SALT:Cond_salt_1 " "Elaborating entity \"SALT\" for hierarchy \"SALT:Cond_salt_1\"" {  } { { "CPU.vhd" "Cond_salt_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memDada memDada:memDada_1 " "Elaborating entity \"memDada\" for hierarchy \"memDada:memDada_1\"" {  } { { "CPU.vhd" "memDada_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 sum4:sum4_1 " "Elaborating entity \"sum4\" for hierarchy \"sum4:sum4_1\"" {  } { { "CPU.vhd" "sum4_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnitatControl UnitatControl:UnitatControl_1 " "Elaborating entity \"UnitatControl\" for hierarchy \"UnitatControl:UnitatControl_1\"" {  } { { "CPU.vhd" "UnitatControl_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672220876 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memInst:memInst_1\|Programa_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memInst:memInst_1\|Programa_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_memInst_5f19e838.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_memInst_5f19e838.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BancRegistres:BancRegistres_1\|dada_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BancRegistres:BancRegistres_1\|dada_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BancRegistres:BancRegistres_1\|dada_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"BancRegistres:BancRegistres_1\|dada_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588672246269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588672246269 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588672246269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memInst:memInst_1\|altsyncram:Programa_rtl_0 " "Elaborated megafunction instantiation \"memInst:memInst_1\|altsyncram:Programa_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672246456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memInst:memInst_1\|altsyncram:Programa_rtl_0 " "Instantiated megafunction \"memInst:memInst_1\|altsyncram:Programa_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_memInst_5f19e838.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_memInst_5f19e838.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246456 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588672246456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v971 " "Found entity 1: altsyncram_v971" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672246552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672246552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0 " "Elaborated megafunction instantiation \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672246597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0 " "Instantiated megafunction \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588672246597 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588672246597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uol1 " "Found entity 1: altsyncram_uol1" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588672246708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672246708 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a0 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a1 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a2 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a3 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a4 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a5 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a6 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a7 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a8 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a9 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a10 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a11 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a12 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a13 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a14 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a15 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a16 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a17 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a18 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a19 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a20 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a21 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a22 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a23 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a24 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a25 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a26 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a27 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a28 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a29 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a30 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a31 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a0 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a1 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a2 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a3 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a4 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a5 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a6 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a7 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a8 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a9 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a10 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a11 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a12 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a13 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a14 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a15 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a16 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a17 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a18 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a19 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a20 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a21 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a22 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a23 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a24 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a25 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a26 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a27 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a28 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a29 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a30 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a31 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a0 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a1 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a2 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a3 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a4 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a5 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a6 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a7 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a8 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a9 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a10 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a11 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a12 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a13 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a14 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a15 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a16 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a17 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a18 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a19 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a20 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a21 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a22 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a23 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a24 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a25 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a26 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a27 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a28 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a29 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a30 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a31 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247212 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588672247212 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588672247212 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2206 " "2206 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588672247442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588672247762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588672247762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247963 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588672247963 "|CPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588672247963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588672247963 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588672247963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588672247963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588672248073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 11:50:48 2020 " "Processing ended: Tue May 05 11:50:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588672248073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588672248073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588672248073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588672248073 ""}
