<profile>

<section name = "Vivado HLS Report for 'ultra'" level="0">
<item name = "Date">Tue Jun 11 19:36:27 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">ULTRA_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 5.716, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">712220, 48717583, 435, 48652440, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Conv_S_U0">Conv_S, 431, 48652439, 431, 48652439, none</column>
<column name="Conv_3_U0">Conv_3, 433, 27235667, 433, 27235667, none</column>
<column name="Conv_1_U0">Conv_1, 433, 25822919, 433, 25822919, none</column>
<column name="Conv_U0">Conv, 433, 13407399, 433, 13407399, none</column>
<column name="Conv_2_U0">Conv_2, 433, 1276359, 433, 1276359, none</column>
<column name="FC_144_128_U0">FC_144_128_s, 433, 2362082, 433, 2362082, none</column>
<column name="Pool_16_63_3_0_U0">Pool_16_63_3_0_s, 433, 32260803, 433, 32260803, none</column>
<column name="FC_128_8_U0">FC_128_8_s, 433, 149234, 433, 149234, none</column>
<column name="AXI_DMA_MASTER_U0">AXI_DMA_MASTER, 28, 18580, 28, 18580, none</column>
<column name="AXI_DMA_SLAVE_U0">AXI_DMA_SLAVE, 434, 8323090, 434, 8323090, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">18, -, 540, 1143</column>
<column name="Instance">150, 121, 28201, 38625</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">60, 55, 27, 74</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="AXI_DMA_MASTER_U0">AXI_DMA_MASTER, 0, 12, 978, 627</column>
<column name="AXI_DMA_SLAVE_U0">AXI_DMA_SLAVE, 0, 12, 903, 454</column>
<column name="Conv_U0">Conv, 19, 14, 3335, 3647</column>
<column name="Conv_1_U0">Conv_1, 21, 14, 3388, 3822</column>
<column name="Conv_2_U0">Conv_2, 8, 14, 3162, 3378</column>
<column name="Conv_3_U0">Conv_3, 31, 15, 4963, 6655</column>
<column name="Conv_S_U0">Conv_S, 5, 14, 6753, 15680</column>
<column name="FC_128_8_U0">FC_128_8_s, 16, 10, 1732, 1433</column>
<column name="FC_144_128_U0">FC_144_128_s, 18, 10, 1798, 1479</column>
<column name="Pool_16_63_3_0_U0">Pool_16_63_3_0_s, 32, 6, 1189, 1450</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="connect_0_V_V_U">2, 60, 127, 2048, 16, 32768</column>
<column name="connect_1_V_V_U">2, 60, 127, 2048, 16, 32768</column>
<column name="connect_2_V_V_U">2, 60, 127, 2048, 16, 32768</column>
<column name="connect_3_V_V_U">2, 60, 127, 2048, 16, 32768</column>
<column name="connect_4_V_V_U">2, 60, 127, 2048, 16, 32768</column>
<column name="connect_5_V_V_U">2, 60, 127, 2048, 16, 32768</column>
<column name="connect_6_V_V_U">2, 60, 127, 2048, 16, 32768</column>
<column name="connect_7_V_V_U">2, 60, 127, 2048, 16, 32768</column>
<column name="connect_8_V_V_U">2, 60, 127, 2048, 16, 32768</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="stream_in_TDATA">in, 16, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, stream_in_V_last, pointer</column>
<column name="stream_in_TVALID">in, 1, axis, stream_in_V_last, pointer</column>
<column name="stream_in_TREADY">out, 1, axis, stream_in_V_last, pointer</column>
<column name="stream_out_TDATA">out, 16, axis, stream_out_V_data_V, pointer</column>
<column name="stream_out_TLAST">out, 1, axis, stream_out_V_last, pointer</column>
<column name="stream_out_TVALID">out, 1, axis, stream_out_V_last, pointer</column>
<column name="stream_out_TREADY">in, 1, axis, stream_out_V_last, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, ultra, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, ultra, return value</column>
</table>
</item>
</section>
</profile>
