Start time: 10:08:20 on Aug 16,2024
qverilog AXI2SDRAM_Top.sv -gui 
-- Compiling module AXIL_Slave_FSM
-- Compiling module async_fifo
-- Compiling module async_fifo_1
-- Compiling module FIFO
-- Compiling module sdram_controller
-- Compiling module fifo_sdram_cntrl
-- Compiling module AXI2SDRAM

Top level modules:
	AXI2SDRAM
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lib work work.AXI2SDRAM -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.AXI2SDRAM(fast)
vsim -voptargs=+acc work.AXI2SDRAM
# End time: 10:10:28 on Aug 16,2024, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.AXI2SDRAM 
# Start time: 10:10:32 on Aug 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_controller(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "AXIL_Slave_FSM(fast)".
# ** Warning: AXI2SDRAM_Top.sv(173): (vopt-2685) [TFMPC] - Too few port connections for 'FIFO_inst'.  Expected 33, found 29.
# ** Warning: AXI2SDRAM_Top.sv(173): (vopt-2718) [TFMPC] - Missing connection for port 'RDATA_FIFO_EMPTY'.
# ** Warning: AXI2SDRAM_Top.sv(173): (vopt-2718) [TFMPC] - Missing connection for port 'RDATA_FIFO_FULL'.
# ** Warning: AXI2SDRAM_Top.sv(173): (vopt-2718) [TFMPC] - Missing connection for port 'RADDR_FIFO_EMPTY'.
# ** Warning: AXI2SDRAM_Top.sv(173): (vopt-2718) [TFMPC] - Missing connection for port 'RADDR_FIFO_FULL'.
# Loading sv_std.std
# Loading work.AXI2SDRAM(fast)
# Loading work.AXIL_Slave_FSM(fast)
# Loading work.FIFO(fast)
# Loading work.async_fifo(fast)
# Loading work.async_fifo_1(fast)
# Loading work.fifo_sdram_cntrl(fast)
# Loading work.sdram_controller(fast)
add wave -position insertpoint sim:/AXI2SDRAM/sdram_inst/*
run -all
run -all
run -all
run -all
# Break key hit
run -all
run -all
