<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=7573" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2012-05-21T18:52:36-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=7573</id>
<entry>
<author><name><![CDATA[HJRodrigo]]></name></author>
<updated>2011-04-23T20:20:04-07:00</updated>
<published>2011-04-23T20:20:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77153#p77153</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77153#p77153"/>
<title type="html"><![CDATA[the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77153#p77153"><![CDATA[
A bit OT, but I think you both you guys rock. I love the dedication you show to your emulators. I used to use RocknesX as my sole NES emulator till it was discontinued, then I used Rocknes, but then I had to switch to Nestopia when my new computer couldn't use it <img src="http://forums.nesdev.com/images/smilies/icon_sad.gif" alt=":(" title="Sad" /> . <br /><br />Of course I am also eagerly/patiently awaiting for NESICIDE to be mature for mainstream use. That has to be one of the most ambitious NES projects I have ever heard of. I wish both of you well in your endeavors  <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /> .<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4048">HJRodrigo</a> — Sat Apr 23, 2011 8:20 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-04-23T20:30:46-07:00</updated>
<published>2011-04-23T10:28:13-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77124#p77124</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77124#p77124"/>
<title type="html"><![CDATA[the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77124#p77124"><![CDATA[
I couldn't find a more descriptive document regarding each instruction, cycle by cycle. All my 6502 emu was based in this document.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Sat Apr 23, 2011 10:28 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2011-04-23T06:50:09-07:00</updated>
<published>2011-04-23T06:50:09-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77107#p77107</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77107#p77107"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=77107#p77107"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br /><strong>EDIT 2:</strong> my final word. Unless someone else confirms <a href="http://www.pagetable.com/?p=410" class="postlink">that diagram</a>, I'm ignoring it and accepting <a href="http://nesdev.com/6502_cpu.txt" class="postlink">this one</a> as "the most correct" for NES emulation. I wonder why nobody else is interested here lately... <img src="http://forums.nesdev.com/images/smilies/icon_sad.gif" alt=":(" title="Sad" /><br /></div><br /><br />Sorry...somehow I missed all these edits.<br /><br />So...you're going to trust a document written in 1994 that says:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">RESET does not push program counter on stack, and it lasts<br />probably 6 cycles after deactivating the signal. Like NMI, RESET<br />preserves all registers except PC.<br /></div><br /><br />&lt;shudder&gt;PROBABLY&lt;/shudder&gt;<br /><br />Versus a document written on 9/29/2010 and based on the Visual6502 model, arguably the most accurate CPU simulation ever done?<br /><br />It even states:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">The following trace was created with the transistor data from the Visual 6502 project and shows the first nine cycles after letting go of RESET:<br /></div><br /><br />Much more believable, in my opinion, than PROBABLY.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> — Sat Apr 23, 2011 6:50 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-03-18T20:42:19-07:00</updated>
<published>2011-03-18T20:42:19-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75603#p75603</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75603#p75603"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75603#p75603"><![CDATA[
<div class="quotetitle">cpow wrote:</div><div class="quotecontent"><br />Be more specific...note how in the page I referenced the fetch of the first instruction is on CPU cycle 8.  If I vary this by a cycle or two my results on the test ROM in question vary by an equivalent number of cycles.<br /></div><br /><br />I already did a pseudo diagram of my RESET; the first instruction fetch occurs at cycle #8, where #0~7 is RESET.<br /><br /><strong>EDIT:</strong> wait a minute. Looks like you're right, I'm doing 0~6 cycles, not 0~7, but I'm quite confused about the first 3 cycles. Does this match the NES CPU?<br /><br /><strong>EDIT 2:</strong> my final word. Unless someone else confirms <a href="http://www.pagetable.com/?p=410" class="postlink">that diagram</a>, I'm ignoring it and accepting <a href="http://nesdev.com/6502_cpu.txt" class="postlink">this one</a> as "the most correct" for NES emulation. I wonder why nobody else is interested here lately... <img src="http://forums.nesdev.com/images/smilies/icon_sad.gif" alt=":(" title="Sad" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Fri Mar 18, 2011 8:42 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2011-03-18T20:10:11-07:00</updated>
<published>2011-03-18T20:10:11-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75602#p75602</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75602#p75602"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75602#p75602"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br /><div class="quotetitle">cpow wrote:</div><div class="quotecontent">You mean $4000?<br /></div><br /><br /><a href="http://nesdev.com/bbs/viewtopic.php?p=58488#58488" class="postlink">Nope.</a> It's a dummy read at $4015.</div><br /><br />Right, my mistake, I was thinking of the high-byte update which doesn't happen until the next cycle but is irrelevant in this case because there is no high-byte update required.<br /><br /><div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br /><div class="quotetitle">cpow wrote:</div><div class="quotecontent"> What CPU cycle after reset do you do the fetch the first executed opcode?<br /></div><br /><br />The first one, right after fetching the high byte of PC.</div><br /><br />Be more specific...note how in the page I referenced the fetch of the first instruction is on CPU cycle 8.  If I vary this by a cycle or two my results on the test ROM in question vary by an equivalent number of cycles.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> — Fri Mar 18, 2011 8:10 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-03-18T19:52:12-07:00</updated>
<published>2011-03-18T19:52:12-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75601#p75601</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75601#p75601"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75601#p75601"><![CDATA[
<div class="quotetitle">cpow wrote:</div><div class="quotecontent"><br />You mean $4000?<br /></div><br /><br /><a href="http://nesdev.com/bbs/viewtopic.php?p=58488#58488" class="postlink">Nope.</a> It's a dummy read at $4015.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />But, is the CPU also being clocked along with the APU?<br /></div><br /><br />Every read or write means a CPU clock. Personally, I don't use any kind of cycle counter for the CPU; only for APU and PPU. So, the quick answer is yes.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />What CPU cycle after reset do you do the fetch the first executed opcode?<br /></div><br /><br />The first one, right after fetching the high byte of PC.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Fri Mar 18, 2011 7:52 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2011-03-18T19:28:12-07:00</updated>
<published>2011-03-18T19:28:12-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75600#p75600</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75600#p75600"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75600#p75600"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br />Well, regarding the dummy read, I'm giving an example: STA $4000,X (X=15) will do a dummy read at $4015. Now, for a stack read, it wouldn't imply any kind of change, *as far as I know*, of course. <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><br /></div><br /><br />You mean $4000?<br /><br />But, is the CPU also being clocked along with the APU?  What CPU cycle after reset do you do the fetch of the first executed opcode?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> — Fri Mar 18, 2011 7:28 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-03-18T19:10:41-07:00</updated>
<published>2011-03-18T19:10:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75599#p75599</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75599#p75599"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75599#p75599"><![CDATA[
<div class="quotetitle">cpow wrote:</div><div class="quotecontent"><br />I guess I wasn't clear...since a CPU cycle occurs, an APU cycle also occurs.<br /></div><br /><br />Heh, <strong>I</strong> wasn't clear. The APU is clocked right before clocking the PPU in my emulator; so, when I said about "clocking the PPU", I forgot to say such detail, sorry. In other words, yes, the APU is being clocked.<br /><br />Yup, of course I read that page. <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><br /><br />Well, regarding the dummy read, I'm giving an example: STA $4000,X (X=15) will do a dummy read at $4015. Now, for a stack read, it wouldn't imply any kind of change, *as far as I know*, of course. <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Fri Mar 18, 2011 7:10 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2011-03-18T19:19:15-07:00</updated>
<published>2011-03-18T19:02:59-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75597#p75597</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75597#p75597"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75597#p75597"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br />Such dummy reads aren't <strong>really</strong> required for emulation, like <a href="http://nesdev.com/bbs/viewtopic.php?t=3966&amp;highlight=dummy+reads" class="postlink">those other cases</a>. I just clock the PPU in each cycle, anyway.<br /><br />If the RESET isn't time-critical, why is this making difference for the <em>reset_timing.nes</em> APU test? <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=";)" title="Wink" /><br /></div><br /><br />I guess I wasn't clear...since a CPU cycle occurs, an APU cycle also occurs.  From that perspective, it is time-critical, or you will fail the test as you are so doing.  Thanks, though, you pointed out an omission in my emulator; I was not emulating the first two instruction fetch cycles of the RESET.<br /><br />It is very much like the other cases, don't be dismissive.  The memory cycle *does* occur, the CPU does a READ instead of a WRITE when going through the BRK/IRQ/NMI/RESET cycles.  The evidence for what I am saying is all in the page I referenced.<br /><br />Did you read the page I referenced, or just hurry back with a reply to force me to say RTFM?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> — Fri Mar 18, 2011 7:02 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-03-18T18:55:57-07:00</updated>
<published>2011-03-18T18:55:57-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75596#p75596</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75596#p75596"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75596#p75596"><![CDATA[
<div class="quotetitle">cpow wrote:</div><div class="quotecontent"><br />This actually *does* cause memory cycles to occur, so you need to account for three READ cycles [the stack writes occur but the write signal is not asserted].<br /><br />Reference: <!-- m --><a class="postlink" href="http://www.pagetable.com/?p=410">http://www.pagetable.com/?p=410</a><!-- m --> [about half-way down the section titled RESET is *very* descriptive].<br /></div><br /><br />Such dummy reads aren't <strong>really</strong> required for emulation, like <a href="http://nesdev.com/bbs/viewtopic.php?t=3966&amp;highlight=dummy+reads" class="postlink">those other cases</a>. I just clock the PPU in each cycle, anyway.<br /><br />If the RESET isn't time-critical, why is this making difference for the <em>reset_timing.nes</em> APU test? <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=";)" title="Wink" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Fri Mar 18, 2011 6:55 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2011-03-18T17:33:54-07:00</updated>
<published>2011-03-18T17:33:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75593#p75593</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75593#p75593"/>
<title type="html"><![CDATA[Re: the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75593#p75593"><![CDATA[
<div class="codetitle"><b>Code:</b></div><div class="codecontent">- decrement S three times, but nothing is written to the stack &#40;3 cycles&#41;;<br /></div><br /><br />This actually *does* cause memory cycles to occur, so you need to account for three READ cycles [the stack writes occur but the write signal is not asserted].<br /><br />Reference: <!-- m --><a class="postlink" href="http://www.pagetable.com/?p=410">http://www.pagetable.com/?p=410</a><!-- m --> [about half-way down the section titled RESET is *very* descriptive].<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> — Fri Mar 18, 2011 5:33 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2012-05-21T18:52:36-07:00</updated>
<published>2011-03-18T17:01:44-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75591#p75591</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75591#p75591"/>
<title type="html"><![CDATA[the RESET]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7573&amp;p=75591#p75591"><![CDATA[
After setting the CPU and PPU to something "default" or described in the wiki, I set my emulator to run the CPU for the RESET call. The first thing that runs is the RESET:<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">- set I_FLAG to 1;<br />- fetching two dummy bytes &#40;2 cycles&#41;;<br />- decrement S three times, but nothing is written to the stack &#40;3 cycles&#41;;<br />- fetch low byte of PC &#40;1 cycle&#41;;<br />- fetch high byte of PC &#40;1 cycle&#41;.<br /><br />TOTAL: 7 cycles.</div><br /><br />I wonder if there's an error, since my emu "fails" by 1 cycle in the APU reset timing (test suite 2005) and recently the SPR DMA and DMC DMA test.<br /><br />Is this correct?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Fri Mar 18, 2011 5:01 pm</p><hr />
]]></content>
</entry>
</feed>