// Seed: 2658788153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  always @(id_4) force id_2 = 1 - id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  always @(posedge 1) id_4 = 1;
  module_0(
      id_4, id_6, id_7, id_3
  );
endmodule
