<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="simple_combination_circuit_vhls" solutionName="solution1" date="2021-01-08T09:53:58.541+0900"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="simple_combination_circuit_vhls" solutionName="solution1" date="2021-01-08T09:52:42.741+0900"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="simple_combination_circuit_vhls" solutionName="solution1" date="2021-01-08T09:51:46.246+0900"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="simple_combination_circuit_vhls" solutionName="solution1" date="2021-01-08T09:49:44.903+0900"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="simple_combination_circuit_vhls" solutionName="solution1" date="2021-01-08T09:48:50.868+0900"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'd' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="simple_combination_circuit_vhls" solutionName="solution1" date="2021-01-08T09:48:04.096+0900" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
