memory hierarchy
registers
l1 cache
l2 cache
main memory
ram
random access memory
DRAM
dynamic random access memory
SRAM
static random access memory
cpu cache
cache
local disk
distributed storage
tape
cache hit
cache miss
compulsory miss
cold miss
capacity miss
conflict miss
temporal locality
spatial locality
block size
cache block
cache line
cache row
cache slot
set
bin
way
associativity
n-way associative cache
direct-mapped cache
fully associative cache
1-way cache
miss rate
MR
hit rate
HR
hit time
HT
miss penalty
MP
average memory access time
AMAT
latency
throughput
cpu/memory gap
memory wall
address translation
virtual address
physical address
virtual page number
physical page number
page offset
cache tag
set index
offset
valid bit
unified cache