/* Generated by Yosys 0.30+1 (git sha1 57241f9fa, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* hdlname = "\\riscv_csr" *)
(* src = "./core/riscv_csr.v:42.1-353.10" *)
module \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr (clk_i, rst_i, intr_i, opcode_valid_i, opcode_opcode_i, opcode_pc_i, opcode_invalid_i, opcode_rd_idx_i, opcode_ra_idx_i, opcode_rb_idx_i, opcode_ra_operand_i, opcode_rb_operand_i, csr_writeback_write_i, csr_writeback_waddr_i, csr_writeback_wdata_i, csr_writeback_exception_i, csr_writeback_exception_pc_i, csr_writeback_exception_addr_i, cpu_id_i, reset_vector_i, interrupt_inhibit_i
, csr_result_e1_value_o, csr_result_e1_write_o, csr_result_e1_wdata_o, csr_result_e1_exception_o, branch_csr_request_o, branch_csr_pc_o, branch_csr_priv_o, take_interrupt_o, ifence_o, mmu_priv_d_o, mmu_sum_o, mmu_mxr_o, mmu_flush_o, mmu_satp_o, \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6164__WIRE_procmux6165_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y 
, \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5634__WIRE_is_exception_w , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y 
, \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5734__WIRE_timer_intr_i , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5740__WIRE_ext_intr_i , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5963__WIRE_procmux5964_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6100__WIRE_procmux6101_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6131__WIRE_procmux6132_CMP , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7011__WIRE_interrupt_o , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o , \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w , \__MUX_ternary/core/riscv_csrv347325__WIRE_status_reg_w , \__MUX_ternary/core/riscv_csrv342324__WIRE_mmu_satp_o , \__MUX_ternary/core/riscv_csrv192292__WIRE_csr_writeback_write_i , \__MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y , \__MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y , __MUX_procmux5307__WIRE_set_r, __MUX_procmux5304__WIRE_clr_r, \__MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y , __MUX_procmux5292__WIRE_opcode_valid_i, \__MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y 
, __MUX_procmux5287__WIRE_eret_fault_w, \__MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y , \__MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y , __MUX_procmux5278__WIRE_opcode_invalid_i, \__MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y , __MUX_procmux5265__WIRE_reset_q, metaReset_paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr);
  (* src = "./core/riscv_csr.v:321.1-338.4" *)
  wire _000_;
  (* src = "./core/riscv_csr.v:321.1-338.4" *)
  wire [31:0] _001_;
  (* src = "./core/riscv_csr.v:219.1-270.4" *)
  wire [31:0] _002_;
  (* src = "./core/riscv_csr.v:219.1-270.4" *)
  wire [5:0] _003_;
  (* src = "./core/riscv_csr.v:219.1-270.4" *)
  wire [31:0] _004_;
  (* src = "./core/riscv_csr.v:219.1-270.4" *)
  wire _005_;
  (* src = "./core/riscv_csr.v:282.1-286.66" *)
  wire _006_;
  (* src = "./core/riscv_csr.v:295.1-299.46" *)
  wire _007_;
  (* src = "./core/riscv_csr.v:240.28-240.58" *)
  wire [5:0] _008_;
  (* src = "./core/riscv_csr.v:245.28-245.55" *)
  wire [5:0] _009_;
  (* src = "./core/riscv_csr.v:262.27-262.48" *)
  wire [31:0] _010_;
  wire _011_;
  (* src = "./core/riscv_csr.v:108.47-108.92" *)
  wire _012_;
  (* src = "./core/riscv_csr.v:109.47-109.92" *)
  wire _013_;
  (* src = "./core/riscv_csr.v:110.47-110.92" *)
  wire _014_;
  (* src = "./core/riscv_csr.v:111.47-111.91" *)
  wire _015_;
  (* src = "./core/riscv_csr.v:112.47-112.91" *)
  wire _016_;
  (* src = "./core/riscv_csr.v:113.47-113.91" *)
  wire _017_;
  (* src = "./core/riscv_csr.v:116.47-116.99" *)
  wire _018_;
  (* src = "./core/riscv_csr.v:117.47-117.91" *)
  wire _019_;
  (* src = "./core/riscv_csr.v:150.77-150.110" *)
  wire _020_;
  (* src = "./core/riscv_csr.v:150.23-150.57" *)
  wire _021_;
  (* src = "./core/riscv_csr.v:150.23-150.72" *)
  wire _022_;
  (* src = "./core/riscv_csr.v:229.24-229.56" *)
  wire _023_;
  (* src = "./core/riscv_csr.v:251.14-251.39" *)
  wire _024_;
  (* src = "./core/riscv_csr.v:217.51-217.79" *)
  wire _025_;
  (* src = "./core/riscv_csr.v:139.24-139.47" *)
  wire _026_;
  (* src = "./core/riscv_csr.v:262.41-262.48" *)
  wire [31:0] _027_;
  (* src = "./core/riscv_csr.v:286.45-286.65" *)
  wire _028_;
  (* src = "./core/riscv_csr.v:134.23-134.40" *)
  wire _029_;
  (* src = "./core/riscv_csr.v:134.23-134.51" *)
  wire _030_;
  (* src = "./core/riscv_csr.v:135.23-135.40" *)
  wire _031_;
  (* src = "./core/riscv_csr.v:135.23-135.51" *)
  wire _032_;
  (* src = "./core/riscv_csr.v:139.23-139.58" *)
  wire _033_;
  (* src = "./core/riscv_csr.v:141.24-142.32" *)
  wire _034_;
  (* src = "./core/riscv_csr.v:260.27-260.47" *)
  wire [31:0] _035_;
  wire [5:0] _036_;
  wire [5:0] _037_;
  wire [5:0] _038_;
  wire [5:0] _039_;
  wire [5:0] _040_;
  wire [5:0] _041_;
  wire [31:0] _042_;
  wire [31:0] _043_;
  wire [31:0] _044_;
  wire [31:0] _045_;
  (* src = "./core/riscv_csr.v:286.29-286.41" *)
  wire _046_;
  (* src = "./core/riscv_csr.v:192.19-192.72" *)
  wire [11:0] _047_;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5265__WIRE_reset_q;
  wire __MUX_procmux5265__WIRE_reset_q;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y ;
  wire \__MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5278__WIRE_opcode_invalid_i;
  wire __MUX_procmux5278__WIRE_opcode_invalid_i;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y ;
  wire \__MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y ;
  wire \__MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5287__WIRE_eret_fault_w;
  wire __MUX_procmux5287__WIRE_eret_fault_w;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y ;
  wire \__MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5292__WIRE_opcode_valid_i;
  wire __MUX_procmux5292__WIRE_opcode_valid_i;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y ;
  wire \__MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5304__WIRE_clr_r;
  wire __MUX_procmux5304__WIRE_clr_r;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5307__WIRE_set_r;
  wire __MUX_procmux5307__WIRE_set_r;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y ;
  wire \__MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y ;
  wire \__MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_csrv192292__WIRE_csr_writeback_write_i ;
  wire \__MUX_ternary/core/riscv_csrv192292__WIRE_csr_writeback_write_i ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_csrv342324__WIRE_mmu_satp_o ;
  wire \__MUX_ternary/core/riscv_csrv342324__WIRE_mmu_satp_o ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_csrv347325__WIRE_status_reg_w ;
  wire \__MUX_ternary/core/riscv_csrv347325__WIRE_status_reg_w ;
  (* src = "./core/riscv_csr.v:83.22-83.37" *)
  output [31:0] branch_csr_pc_o;
  reg [31:0] branch_csr_pc_o;
  (* src = "./core/riscv_csr.v:84.22-84.39" *)
  output [1:0] branch_csr_priv_o;
  wire [1:0] branch_csr_priv_o;
  (* src = "./core/riscv_csr.v:82.22-82.42" *)
  output branch_csr_request_o;
  reg branch_csr_request_o;
  (* src = "./core/riscv_csr.v:55.22-55.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_csr.v:127.13-127.18" *)
  wire clr_r;
  (* src = "./core/riscv_csr.v:73.22-73.30" *)
  input [31:0] cpu_id_i;
  wire [31:0] cpu_id_i;
  (* src = "./core/riscv_csr.v:161.13-161.25" *)
  wire csr_branch_w;
  (* src = "./core/riscv_csr.v:159.13-159.24" *)
  wire [31:0] csr_rdata_w;
  (* src = "./core/riscv_csr.v:81.22-81.47" *)
  output [5:0] csr_result_e1_exception_o;
  reg [5:0] csr_result_e1_exception_o;
  (* src = "./core/riscv_csr.v:78.22-78.43" *)
  output [31:0] csr_result_e1_value_o;
  reg [31:0] csr_result_e1_value_o;
  (* src = "./core/riscv_csr.v:80.22-80.43" *)
  output [31:0] csr_result_e1_wdata_o;
  reg [31:0] csr_result_e1_wdata_o;
  (* src = "./core/riscv_csr.v:79.22-79.43" *)
  output csr_result_e1_write_o;
  reg csr_result_e1_write_o;
  (* src = "./core/riscv_csr.v:162.13-162.25" *)
  wire [31:0] csr_target_w;
  (* src = "./core/riscv_csr.v:125.13-125.24" *)
  wire csr_write_r;
  (* src = "./core/riscv_csr.v:72.22-72.52" *)
  input [31:0] csr_writeback_exception_addr_i;
  wire [31:0] csr_writeback_exception_addr_i;
  (* src = "./core/riscv_csr.v:70.22-70.47" *)
  input [5:0] csr_writeback_exception_i;
  wire [5:0] csr_writeback_exception_i;
  (* src = "./core/riscv_csr.v:71.22-71.50" *)
  input [31:0] csr_writeback_exception_pc_i;
  wire [31:0] csr_writeback_exception_pc_i;
  (* src = "./core/riscv_csr.v:68.22-68.43" *)
  input [11:0] csr_writeback_waddr_i;
  wire [11:0] csr_writeback_waddr_i;
  (* src = "./core/riscv_csr.v:69.22-69.43" *)
  input [31:0] csr_writeback_wdata_i;
  wire [31:0] csr_writeback_wdata_i;
  (* src = "./core/riscv_csr.v:67.22-67.43" *)
  input csr_writeback_write_i;
  wire csr_writeback_write_i;
  (* src = "./core/riscv_csr.v:110.6-110.13" *)
  wire csrrc_w;
  (* src = "./core/riscv_csr.v:113.6-113.14" *)
  wire csrrci_w;
  (* src = "./core/riscv_csr.v:109.6-109.13" *)
  wire csrrs_w;
  (* src = "./core/riscv_csr.v:112.6-112.14" *)
  wire csrrsi_w;
  (* src = "./core/riscv_csr.v:108.6-108.13" *)
  wire csrrw_w;
  (* src = "./core/riscv_csr.v:111.6-111.14" *)
  wire csrrwi_w;
  (* src = "./core/riscv_csr.v:122.13-122.27" *)
  wire [1:0] current_priv_w;
  (* src = "./core/riscv_csr.v:130.13-130.19" *)
  wire [31:0] data_r;
  (* src = "./core/riscv_csr.v:217.25-217.37" *)
  wire eret_fault_w;
  (* src = "./core/riscv_csr.v:106.6-106.12" *)
  wire eret_w;
  (* src = "./core/riscv_csr.v:86.22-86.30" *)
  output ifence_o;
  reg ifence_o;
  (* src = "./core/riscv_csr.v:117.6-117.14" *)
  wire ifence_w;
  (* src = "./core/riscv_csr.v:75.22-75.41" *)
  input interrupt_inhibit_i;
  wire interrupt_inhibit_i;
  (* src = "./core/riscv_csr.v:164.13-164.24" *)
  wire [31:0] interrupt_w;
  (* src = "./core/riscv_csr.v:57.22-57.28" *)
  input intr_i;
  wire intr_i;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr;
  wire metaReset_paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr;
  (* src = "./core/riscv_csr.v:90.22-90.33" *)
  output mmu_flush_o;
  reg mmu_flush_o;
  (* src = "./core/riscv_csr.v:89.22-89.31" *)
  output mmu_mxr_o;
  wire mmu_mxr_o;
  (* src = "./core/riscv_csr.v:87.22-87.34" *)
  output [1:0] mmu_priv_d_o;
  wire [1:0] mmu_priv_d_o;
  (* src = "./core/riscv_csr.v:91.22-91.32" *)
  output [31:0] mmu_satp_o;
  wire [31:0] mmu_satp_o;
  (* src = "./core/riscv_csr.v:88.22-88.31" *)
  output mmu_sum_o;
  wire mmu_sum_o;
  (* src = "./core/riscv_csr.v:61.22-61.38" *)
  input opcode_invalid_i;
  wire opcode_invalid_i;
  (* src = "./core/riscv_csr.v:59.22-59.37" *)
  input [31:0] opcode_opcode_i;
  wire [31:0] opcode_opcode_i;
  (* src = "./core/riscv_csr.v:60.22-60.33" *)
  input [31:0] opcode_pc_i;
  wire [31:0] opcode_pc_i;
  (* src = "./core/riscv_csr.v:63.22-63.37" *)
  input [4:0] opcode_ra_idx_i;
  wire [4:0] opcode_ra_idx_i;
  (* src = "./core/riscv_csr.v:65.22-65.41" *)
  input [31:0] opcode_ra_operand_i;
  wire [31:0] opcode_ra_operand_i;
  (* src = "./core/riscv_csr.v:64.22-64.37" *)
  input [4:0] opcode_rb_idx_i;
  wire [4:0] opcode_rb_idx_i;
  (* src = "./core/riscv_csr.v:66.22-66.41" *)
  input [31:0] opcode_rb_operand_i;
  wire [31:0] opcode_rb_operand_i;
  (* src = "./core/riscv_csr.v:62.22-62.37" *)
  input [4:0] opcode_rd_idx_i;
  wire [4:0] opcode_rd_idx_i;
  (* src = "./core/riscv_csr.v:58.22-58.36" *)
  input opcode_valid_i;
  wire opcode_valid_i;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5634__WIRE_is_exception_w ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5634__WIRE_is_exception_w ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5734__WIRE_timer_intr_i ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5734__WIRE_timer_intr_i ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5740__WIRE_ext_intr_i ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5740__WIRE_ext_intr_i ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5963__WIRE_procmux5964_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5963__WIRE_procmux5964_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6100__WIRE_procmux6101_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6100__WIRE_procmux6101_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6131__WIRE_procmux6132_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6131__WIRE_procmux6132_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6164__WIRE_procmux6165_CMP ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6164__WIRE_procmux6165_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7011__WIRE_interrupt_o ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7011__WIRE_interrupt_o ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w ;
  wire \paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w ;
  (* src = "./core/riscv_csr.v:319.12-319.19" *)
  reg reset_q;
  (* src = "./core/riscv_csr.v:74.22-74.36" *)
  input [31:0] reset_vector_i;
  wire [31:0] reset_vector_i;
  (* src = "./core/riscv_csr.v:56.22-56.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_csr.v:150.6-150.19" *)
  wire satp_update_w;
  (* src = "./core/riscv_csr.v:126.13-126.18" *)
  wire set_r;
  (* src = "./core/riscv_csr.v:116.6-116.14" *)
  wire sfence_w;
  (* src = "./core/riscv_csr.v:165.13-165.25" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 13 14 15 16 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] status_reg_w;
  (* src = "./core/riscv_csr.v:85.22-85.38" *)
  output take_interrupt_o;
  reg take_interrupt_o;
  assign _008_ = 6'h18 + (* src = "./core/riscv_csr.v:240.28-240.58" *) { 4'h0, current_priv_w };
  assign _009_ = 6'h30 + (* src = "./core/riscv_csr.v:245.28-245.55" *) { 4'h0, opcode_opcode_i[29:28] };
  assign _010_ = csr_rdata_w & (* src = "./core/riscv_csr.v:262.27-262.48" *) _027_;
  assign _006_ = _046_ & (* src = "./core/riscv_csr.v:286.28-286.65" *) _028_;
  (* src = "./core/riscv_csr.v:219.1-270.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_result_e1_wdata_o <= 32'd0;
    else if (_011_) csr_result_e1_wdata_o <= _002_;
  assign _011_ = { \__MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y , clr_r, set_r, opcode_valid_i } != 4'h1;
  assign _012_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_csr.v:108.47-108.92" *) 10'h0f3;
  assign _013_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_csr.v:109.47-109.92" *) 10'h173;
  assign _014_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_csr.v:110.47-110.92" *) 10'h1f3;
  assign _015_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_csr.v:111.47-111.91" *) 10'h2f3;
  assign _016_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_csr.v:112.47-112.91" *) 10'h373;
  assign _017_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_csr.v:113.47-113.91" *) 10'h3f3;
  assign _018_ = { opcode_opcode_i[31:25], opcode_opcode_i[14:0] } == (* src = "./core/riscv_csr.v:116.47-116.99" *) 22'h048073;
  assign _019_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_csr.v:117.47-117.91" *) 10'h08f;
  assign _020_ = opcode_opcode_i[31:20] == (* src = "./core/riscv_csr.v:150.77-150.110" *) 12'h180;
  assign \__MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y  = opcode_opcode_i == (* src = "./core/riscv_csr.v:239.9-239.51" *) 32'd115;
  assign \__MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y  = { opcode_opcode_i[31:30], opcode_opcode_i[27:0] } == (* src = "./core/riscv_csr.v:244.14-244.60" *) 30'h00200073;
  assign \__MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y  = opcode_opcode_i == (* src = "./core/riscv_csr.v:246.14-246.60" *) 32'd1048691;
  assign eret_w = opcode_valid_i && (* src = "./core/riscv_csr.v:106.28-106.100" *) \__MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y ;
  assign csrrw_w = opcode_valid_i && (* src = "./core/riscv_csr.v:108.28-108.93" *) _012_;
  assign csrrs_w = opcode_valid_i && (* src = "./core/riscv_csr.v:109.28-109.93" *) _013_;
  assign csrrc_w = opcode_valid_i && (* src = "./core/riscv_csr.v:110.28-110.93" *) _014_;
  assign csrrwi_w = opcode_valid_i && (* src = "./core/riscv_csr.v:111.28-111.92" *) _015_;
  assign csrrsi_w = opcode_valid_i && (* src = "./core/riscv_csr.v:112.28-112.92" *) _016_;
  assign csrrci_w = opcode_valid_i && (* src = "./core/riscv_csr.v:113.28-113.92" *) _017_;
  assign sfence_w = opcode_valid_i && (* src = "./core/riscv_csr.v:116.28-116.100" *) _018_;
  assign ifence_w = opcode_valid_i && (* src = "./core/riscv_csr.v:117.28-117.92" *) _019_;
  assign _021_ = opcode_valid_i && (* src = "./core/riscv_csr.v:150.23-150.57" *) _023_;
  assign _022_ = _021_ && (* src = "./core/riscv_csr.v:150.23-150.72" *) csr_write_r;
  assign satp_update_w = _022_ && (* src = "./core/riscv_csr.v:150.23-150.111" *) _020_;
  assign eret_fault_w = eret_w && (* src = "./core/riscv_csr.v:217.40-217.80" *) _025_;
  assign \__MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y  = set_r && (* src = "./core/riscv_csr.v:257.9-257.23" *) clr_r;
  assign _023_ = set_r || (* src = "./core/riscv_csr.v:229.25-229.39" *) clr_r;
  assign \__MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y  = opcode_invalid_i || (* src = "./core/riscv_csr.v:233.9-233.56" *) eret_fault_w;
  assign _024_ = satp_update_w || (* src = "./core/riscv_csr.v:251.14-251.39" *) ifence_w;
  assign \__MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y  = _024_ || (* src = "./core/riscv_csr.v:251.14-251.51" *) sfence_w;
  assign _007_ = satp_update_w || (* src = "./core/riscv_csr.v:299.20-299.45" *) sfence_w;
  assign _025_ = current_priv_w < (* src = "./core/riscv_csr.v:217.51-217.79" *) opcode_opcode_i[29:28];
  assign _026_ = | (* src = "./core/riscv_csr.v:139.24-139.47" *) opcode_ra_idx_i;
  assign _027_ = ~ (* src = "./core/riscv_csr.v:262.41-262.48" *) data_r;
  assign _028_ = ~ (* src = "./core/riscv_csr.v:286.45-286.65" *) interrupt_inhibit_i;
  assign _029_ = csrrw_w | (* src = "./core/riscv_csr.v:134.23-134.40" *) csrrs_w;
  assign _030_ = _029_ | (* src = "./core/riscv_csr.v:134.23-134.51" *) csrrwi_w;
  assign set_r = _030_ | (* src = "./core/riscv_csr.v:134.23-134.62" *) csrrsi_w;
  assign _031_ = csrrw_w | (* src = "./core/riscv_csr.v:135.23-135.40" *) csrrc_w;
  assign _032_ = _031_ | (* src = "./core/riscv_csr.v:135.23-135.51" *) csrrwi_w;
  assign clr_r = _032_ | (* src = "./core/riscv_csr.v:135.23-135.62" *) csrrci_w;
  assign _033_ = _026_ | (* src = "./core/riscv_csr.v:139.23-139.58" *) csrrw_w;
  assign csr_write_r = _033_ | (* src = "./core/riscv_csr.v:139.23-139.69" *) csrrwi_w;
  assign _034_ = csrrwi_w | (* src = "./core/riscv_csr.v:141.24-142.32" *) csrrsi_w;
  assign \__MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y  = _034_ | (* src = "./core/riscv_csr.v:141.24-143.32" *) csrrci_w;
  assign _035_ = csr_rdata_w | (* src = "./core/riscv_csr.v:260.27-260.47" *) data_r;
  (* src = "./core/riscv_csr.v:321.1-338.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_csr_request_o <= 1'h0;
    else branch_csr_request_o <= _000_;
  (* src = "./core/riscv_csr.v:321.1-338.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_csr_pc_o <= 32'd0;
    else branch_csr_pc_o <= _001_;
  (* src = "./core/riscv_csr.v:321.1-338.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) reset_q <= 1'h1;
    else reset_q <= 1'h0;
  (* src = "./core/riscv_csr.v:306.1-310.29" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) ifence_o <= 1'h0;
    else ifence_o <= ifence_w;
  (* src = "./core/riscv_csr.v:295.1-299.46" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mmu_flush_o <= 1'h0;
    else mmu_flush_o <= _007_;
  (* src = "./core/riscv_csr.v:282.1-286.66" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) take_interrupt_o <= 1'h0;
    else take_interrupt_o <= _006_;
  (* src = "./core/riscv_csr.v:219.1-270.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_result_e1_write_o <= 1'h0;
    else csr_result_e1_write_o <= _005_;
  (* src = "./core/riscv_csr.v:219.1-270.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_result_e1_value_o <= 32'd0;
    else csr_result_e1_value_o <= _004_;
  (* src = "./core/riscv_csr.v:219.1-270.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_result_e1_exception_o <= 6'h00;
    else csr_result_e1_exception_o <= _003_;
  assign _000_ = reset_q ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:328.10-328.17|./core/riscv_csr.v:328.6-338.4" *) 1'h1 : csr_branch_w;
  assign _001_ = reset_q ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:328.10-328.17|./core/riscv_csr.v:328.6-338.4" *) reset_vector_i : csr_target_w;
  assign _036_ = \__MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:251.14-251.51|./core/riscv_csr.v:251.10-254.33" *) 6'h34 : 6'h00;
  assign _037_ = opcode_invalid_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:248.14-248.45|./core/riscv_csr.v:248.10-254.33" *) 6'h12 : _036_;
  assign _038_ = \__MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:246.14-246.60|./core/riscv_csr.v:246.10-254.33" *) 6'h13 : _037_;
  assign _039_ = \__MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:244.14-244.60|./core/riscv_csr.v:244.10-254.33" *) _009_ : _038_;
  assign _040_ = eret_fault_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:242.14-242.26|./core/riscv_csr.v:242.10-254.33" *) 6'h12 : _039_;
  assign _041_ = \__MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:239.9-239.51|./core/riscv_csr.v:239.5-254.33" *) _008_ : _040_;
  assign _003_ = opcode_valid_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:227.10-227.24|./core/riscv_csr.v:227.6-270.4" *) _041_ : 6'h00;
  assign _042_ = \__MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:233.9-233.56|./core/riscv_csr.v:233.5-236.40" *) opcode_opcode_i : csr_rdata_w;
  assign _004_ = opcode_valid_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:227.10-227.24|./core/riscv_csr.v:227.6-270.4" *) _042_ : 32'd0;
  assign _005_ = opcode_valid_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:227.10-227.24|./core/riscv_csr.v:227.6-270.4" *) _023_ : 1'h0;
  assign _043_ = clr_r ? (* src = "./core/riscv_csr.v:261.14-261.19|./core/riscv_csr.v:261.10-262.49" *) _010_ : 32'hxxxxxxxx;
  assign _044_ = set_r ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:259.14-259.19|./core/riscv_csr.v:259.10-262.49" *) _035_ : _043_;
  assign _045_ = \__MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:257.9-257.23|./core/riscv_csr.v:257.5-262.49" *) data_r : _044_;
  assign _002_ = opcode_valid_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr.v:227.10-227.24|./core/riscv_csr.v:227.6-270.4" *) _045_ : 32'd0;
  assign _046_ = | (* src = "./core/riscv_csr.v:286.29-286.41" *) interrupt_w;
  assign data_r = \__MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y  ? (* src = "./core/riscv_csr.v:141.23-144.75" *) { 27'h0000000, opcode_ra_idx_i } : opcode_ra_operand_i;
  assign _047_ = csr_writeback_write_i ? (* src = "./core/riscv_csr.v:192.19-192.72" *) csr_writeback_waddr_i : 12'h000;
  assign branch_csr_priv_o = mmu_satp_o[31] ? (* src = "./core/riscv_csr.v:342.31-342.69" *) current_priv_w : 2'h3;
  assign mmu_priv_d_o = status_reg_w[17] ? (* src = "./core/riscv_csr.v:347.27-347.82" *) status_reg_w[12:11] : current_priv_w;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_csr.v:171.1-206.2" *)
  \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  u_csrfile (
    .__MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 ),
    .\__MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y ),
    .__MUX_procmux5634__WIRE_is_exception_w(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5634__WIRE_is_exception_w ),
    .\__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y ),
    .\__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y ),
    .\__MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y ),
    .\__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y ),
    .__MUX_procmux5734__WIRE_timer_intr_i(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5734__WIRE_timer_intr_i ),
    .__MUX_procmux5740__WIRE_ext_intr_i(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5740__WIRE_ext_intr_i ),
    .__MUX_procmux5963__WIRE_procmux5964_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5963__WIRE_procmux5964_CMP ),
    .__MUX_procmux6100__WIRE_procmux6101_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6100__WIRE_procmux6101_CMP ),
    .__MUX_procmux6131__WIRE_procmux6132_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6131__WIRE_procmux6132_CMP ),
    .__MUX_procmux6164__WIRE_procmux6165_CMP(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6164__WIRE_procmux6165_CMP ),
    .__MUX_procmux7011__WIRE_interrupt_o(\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7011__WIRE_interrupt_o ),
    .\__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y ),
    .\__MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y ),
    .\__MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y ),
    .\__MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o ),
    .\__MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w (\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w ),
    .clk_i(clk_i),
    .cpu_id_i(cpu_id_i),
    .csr_branch_o(csr_branch_w),
    .csr_raddr_i(opcode_opcode_i[31:20]),
    .csr_rdata_o(csr_rdata_w),
    .csr_ren_i(opcode_valid_i),
    .csr_target_o(csr_target_w),
    .csr_waddr_i(_047_),
    .csr_wdata_i(csr_writeback_wdata_i),
    .exception_addr_i(csr_writeback_exception_addr_i),
    .exception_i(csr_writeback_exception_i),
    .exception_pc_i(csr_writeback_exception_pc_i),
    .ext_intr_i(intr_i),
    .interrupt_o(interrupt_w),
    .metaReset_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile(metaReset_paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr),
    .misa_i(32'd1073746176),
    .priv_o(current_priv_w),
    .rst_i(rst_i),
    .satp_o(mmu_satp_o),
    .status_o(status_reg_w),
    .timer_intr_i(1'h0)
  );
  assign \__MUX_ternary/core/riscv_csrv347325__WIRE_status_reg_w  = status_reg_w[17];
  assign \__MUX_ternary/core/riscv_csrv342324__WIRE_mmu_satp_o  = mmu_satp_o[31];
  assign \__MUX_ternary/core/riscv_csrv192292__WIRE_csr_writeback_write_i  = csr_writeback_write_i;
  assign __MUX_procmux5307__WIRE_set_r = set_r;
  assign __MUX_procmux5304__WIRE_clr_r = clr_r;
  assign __MUX_procmux5292__WIRE_opcode_valid_i = opcode_valid_i;
  assign __MUX_procmux5287__WIRE_eret_fault_w = eret_fault_w;
  assign __MUX_procmux5278__WIRE_opcode_invalid_i = opcode_invalid_i;
  assign __MUX_procmux5265__WIRE_reset_q = reset_q;
  assign mmu_mxr_o = status_reg_w[19];
  assign mmu_sum_o = status_reg_w[18];
endmodule

(* hdlname = "\\riscv_csr_regfile" *)
(* src = "./core/riscv_csr_regfile.v:41.1-643.10" *)
module \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile (clk_i, rst_i, ext_intr_i, timer_intr_i, cpu_id_i, misa_i, exception_i, exception_pc_i, exception_addr_i, csr_ren_i, csr_raddr_i, csr_rdata_o, csr_waddr_i, csr_wdata_i, csr_branch_o, csr_target_o, priv_o, status_o, satp_o, interrupt_o, \__MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w 
, \__MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o , \__MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y , \__MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , __MUX_procmux7011__WIRE_interrupt_o, __MUX_procmux6164__WIRE_procmux6165_CMP, __MUX_procmux6131__WIRE_procmux6132_CMP, __MUX_procmux6100__WIRE_procmux6101_CMP, __MUX_procmux5963__WIRE_procmux5964_CMP, __MUX_procmux5740__WIRE_ext_intr_i, __MUX_procmux5734__WIRE_timer_intr_i, \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y , \__MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y , \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y , __MUX_procmux5634__WIRE_is_exception_w, \__MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y , __MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995, __MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991, __MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987, __MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP
, __MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975, __MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971, __MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP, \__MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y , \__MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y , __MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL, __MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL, metaReset_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile);
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  wire [31:0] _000_;
  (* src = "./core/riscv_csr_regfile.v:164.1-170.27" *)
  wire _001_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire _002_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [1:0] _003_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [1:0] _004_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  (* unused_bits = "0 2 4 6 9 10 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _005_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _006_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _007_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire _008_;
  (* src = "./core/riscv_csr_regfile.v:585.1-630.4" *)
  wire _009_;
  (* src = "./core/riscv_csr_regfile.v:585.1-630.4" *)
  wire [31:0] _010_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _011_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _012_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire _013_;
  (* src = "./core/riscv_csr_regfile.v:585.1-630.4" *)
  wire [31:0] _014_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _015_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _016_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire _017_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _018_;
  (* src = "./core/riscv_csr_regfile.v:585.1-630.4" *)
  wire _019_;
  (* src = "./core/riscv_csr_regfile.v:585.1-630.4" *)
  wire [31:0] _020_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _021_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _022_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire _023_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _024_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _025_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _026_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _027_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire _028_;
  (* src = "./core/riscv_csr_regfile.v:585.1-630.4" *)
  wire _029_;
  (* src = "./core/riscv_csr_regfile.v:585.1-630.4" *)
  wire [31:0] _030_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _031_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _032_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _033_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _034_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _035_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  (* unused_bits = "0 2 4 6 9 10 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _036_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire _037_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire [31:0] _038_;
  (* src = "./core/riscv_csr_regfile.v:253.1-485.4" *)
  wire _039_;
  (* src = "./core/riscv_csr_regfile.v:557.27-557.49" *)
  wire [31:0] _040_;
  (* src = "./core/riscv_csr_regfile.v:628.27-628.49" *)
  wire [31:0] _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire [31:0] _072_;
  wire [31:0] _073_;
  wire [31:0] _074_;
  wire [31:0] _075_;
  wire [31:0] _076_;
  wire [31:0] _077_;
  wire [31:0] _078_;
  wire [31:0] _079_;
  wire [31:0] _080_;
  wire [31:0] _081_;
  wire [31:0] _082_;
  wire [31:0] _083_;
  wire [31:0] _084_;
  wire [31:0] _085_;
  wire [31:0] _086_;
  wire [31:0] _087_;
  (* src = "./core/riscv_csr_regfile.v:167.24-167.46" *)
  wire _088_;
  (* src = "./core/riscv_csr_regfile.v:167.65-167.87" *)
  wire _089_;
  (* src = "./core/riscv_csr_regfile.v:475.29-475.59" *)
  wire _090_;
  (* src = "./core/riscv_csr_regfile.v:556.9-556.37" *)
  wire _091_;
  (* src = "./core/riscv_csr_regfile.v:335.14-335.34" *)
  wire _092_;
  (* src = "./core/riscv_csr_regfile.v:335.38-335.58" *)
  wire _093_;
  (* src = "./core/riscv_csr_regfile.v:167.11-167.46" *)
  wire _094_;
  (* src = "./core/riscv_csr_regfile.v:167.52-167.87" *)
  wire _095_;
  (* src = "./core/riscv_csr_regfile.v:169.10-169.58" *)
  wire _096_;
  (* src = "./core/riscv_csr_regfile.v:172.21-172.98" *)
  wire _097_;
  (* src = "./core/riscv_csr_regfile.v:459.36-459.201" *)
  wire [31:0] _098_;
  (* src = "./core/riscv_csr_regfile.v:460.40-460.138" *)
  wire [31:0] _099_;
  (* src = "./core/riscv_csr_regfile.v:461.40-461.138" *)
  wire [31:0] _100_;
  wire _101_;
  wire _102_;
  wire [6:0] _103_;
  wire [2:0] _104_;
  wire _105_;
  wire [1:0] _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  (* src = "./core/riscv_csr_regfile.v:169.63-169.75" *)
  wire _111_;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y ;
  wire \__MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y ;
  wire \__MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y ;
  wire \__MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5634__WIRE_is_exception_w;
  wire __MUX_procmux5634__WIRE_is_exception_w;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y ;
  wire \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y ;
  wire \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y ;
  wire \__MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y ;
  wire \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5734__WIRE_timer_intr_i;
  wire __MUX_procmux5734__WIRE_timer_intr_i;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5740__WIRE_ext_intr_i;
  wire __MUX_procmux5740__WIRE_ext_intr_i;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5963__WIRE_procmux5964_CMP;
  wire __MUX_procmux5963__WIRE_procmux5964_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux6100__WIRE_procmux6101_CMP;
  wire __MUX_procmux6100__WIRE_procmux6101_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux6131__WIRE_procmux6132_CMP;
  wire __MUX_procmux6131__WIRE_procmux6132_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux6164__WIRE_procmux6165_CMP;
  wire __MUX_procmux6164__WIRE_procmux6165_CMP;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7011__WIRE_interrupt_o;
  wire __MUX_procmux7011__WIRE_interrupt_o;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y ;
  wire \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y ;
  wire \__MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y ;
  wire \__MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o ;
  wire \__MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w ;
  wire \__MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w ;
  (* src = "./core/riscv_csr_regfile.v:172.6-172.18" *)
  wire buffer_mip_w;
  (* src = "./core/riscv_csr_regfile.v:53.22-53.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_csr_regfile.v:59.22-59.30" *)
  input [31:0] cpu_id_i;
  wire [31:0] cpu_id_i;
  (* src = "./core/riscv_csr_regfile.v:75.22-75.34" *)
  output csr_branch_o;
  wire csr_branch_o;
  (* src = "./core/riscv_csr_regfile.v:97.13-97.25" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  reg [31:0] csr_mcause_q;
  (* src = "./core/riscv_csr_regfile.v:225.13-225.25" *)
  wire [31:0] csr_mcause_r;
  (* src = "./core/riscv_csr_regfile.v:104.13-104.27" *)
  reg [31:0] csr_mcycle_h_q;
  (* src = "./core/riscv_csr_regfile.v:103.13-103.25" *)
  reg [31:0] csr_mcycle_q;
  (* src = "./core/riscv_csr_regfile.v:232.13-232.25" *)
  wire [31:0] csr_mcycle_r;
  (* src = "./core/riscv_csr_regfile.v:96.13-96.23" *)
  reg [31:0] csr_mepc_q;
  (* src = "./core/riscv_csr_regfile.v:224.13-224.23" *)
  wire [31:0] csr_mepc_r;
  (* src = "./core/riscv_csr_regfile.v:101.13-101.22" *)
  reg [31:0] csr_mie_q;
  (* src = "./core/riscv_csr_regfile.v:239.13-239.27" *)
  wire [31:0] csr_mip_next_q;
  (* src = "./core/riscv_csr_regfile.v:240.13-240.27" *)
  wire [31:0] csr_mip_next_r;
  (* src = "./core/riscv_csr_regfile.v:100.13-100.22" *)
  reg [31:0] csr_mip_q;
  (* src = "./core/riscv_csr_regfile.v:229.13-229.22" *)
  wire [31:0] csr_mip_r;
  (* src = "./core/riscv_csr_regfile.v:162.5-162.18" *)
  reg csr_mip_upd_q;
  (* src = "./core/riscv_csr_regfile.v:105.13-105.27" *)
  reg [31:0] csr_mscratch_q;
  (* src = "./core/riscv_csr_regfile.v:108.13-108.27" *)
  reg csr_mtime_ie_q;
  (* src = "./core/riscv_csr_regfile.v:235.13-235.27" *)
  wire csr_mtime_ie_r;
  (* src = "./core/riscv_csr_regfile.v:107.13-107.27" *)
  reg [31:0] csr_mtimecmp_q;
  (* src = "./core/riscv_csr_regfile.v:106.13-106.24" *)
  reg [31:0] csr_mtval_q;
  (* src = "./core/riscv_csr_regfile.v:226.13-226.24" *)
  wire [31:0] csr_mtval_r;
  (* src = "./core/riscv_csr_regfile.v:99.13-99.24" *)
  reg [31:0] csr_mtvec_q;
  (* src = "./core/riscv_csr_regfile.v:68.22-68.33" *)
  input [11:0] csr_raddr_i;
  wire [11:0] csr_raddr_i;
  (* src = "./core/riscv_csr_regfile.v:69.22-69.33" *)
  output [31:0] csr_rdata_o;
  wire [31:0] csr_rdata_o;
  (* src = "./core/riscv_csr_regfile.v:67.22-67.31" *)
  input csr_ren_i;
  wire csr_ren_i;
  (* src = "./core/riscv_csr_regfile.v:227.13-227.21" *)
  (* unused_bits = "0 2 4 6 9 10 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] csr_sr_r;
  (* src = "./core/riscv_csr_regfile.v:76.22-76.34" *)
  output [31:0] csr_target_o;
  wire [31:0] csr_target_o;
  (* src = "./core/riscv_csr_regfile.v:72.22-72.33" *)
  input [11:0] csr_waddr_i;
  wire [11:0] csr_waddr_i;
  (* src = "./core/riscv_csr_regfile.v:73.22-73.33" *)
  input [31:0] csr_wdata_i;
  wire [31:0] csr_wdata_i;
  (* src = "./core/riscv_csr_regfile.v:64.22-64.38" *)
  input [31:0] exception_addr_i;
  wire [31:0] exception_addr_i;
  (* src = "./core/riscv_csr_regfile.v:62.22-62.33" *)
  input [5:0] exception_i;
  wire [5:0] exception_i;
  (* src = "./core/riscv_csr_regfile.v:63.22-63.36" *)
  input [31:0] exception_pc_i;
  wire [31:0] exception_pc_i;
  (* src = "./core/riscv_csr_regfile.v:56.22-56.32" *)
  input ext_intr_i;
  wire ext_intr_i;
  (* src = "./core/riscv_csr_regfile.v:84.22-84.33" *)
  output [31:0] interrupt_o;
  wire [31:0] interrupt_o;
  (* src = "./core/riscv_csr_regfile.v:123.12-123.25" *)
  wire [31:0] irq_pending_r;
  (* src = "./core/riscv_csr_regfile.v:250.6-250.20" *)
  wire is_exception_w;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile;
  wire metaReset_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile;
  (* src = "./core/riscv_csr_regfile.v:60.22-60.28" *)
  input [31:0] misa_i;
  wire [31:0] misa_i;
  (* src = "./core/riscv_csr_regfile.v:79.22-79.28" *)
  output [1:0] priv_o;
  wire [1:0] priv_o;
  (* src = "./core/riscv_csr_regfile.v:54.22-54.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_csr_regfile.v:81.22-81.28" *)
  output [31:0] satp_o;
  wire [31:0] satp_o;
  (* src = "./core/riscv_csr_regfile.v:80.22-80.30" *)
  output [31:0] status_o;
  wire [31:0] status_o;
  (* src = "./core/riscv_csr_regfile.v:57.22-57.34" *)
  input timer_intr_i;
  wire timer_intr_i;
  assign csr_mcycle_r = csr_mcycle_q + (* src = "./core/riscv_csr_regfile.v:266.23-266.43" *) 32'd1;
  assign _040_ = csr_mcycle_h_q + (* src = "./core/riscv_csr_regfile.v:557.27-557.49" *) 32'd1;
  assign _041_ = exception_pc_i + (* src = "./core/riscv_csr_regfile.v:628.27-628.49" *) 32'd4;
  assign irq_pending_r = csr_mip_q & (* src = "./core/riscv_csr_regfile.v:146.28-146.49" *) csr_mie_q;
  (* src = "./core/riscv_csr_regfile.v:164.1-170.27" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mip_upd_q <= 1'h0;
    else if (_042_) csr_mip_upd_q <= _001_;
  reg [27:0] _117_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) _117_ <= 28'h0000000;
    else if (!buffer_mip_w) _117_ <= { _000_[31:12], _000_[10], _000_[8], _000_[6], _000_[4:0] };
  assign { csr_mip_next_q[31:12], csr_mip_next_q[10], csr_mip_next_q[8], csr_mip_next_q[6], csr_mip_next_q[4:0] } = _117_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mtime_ie_q <= 1'h0;
    else if (_059_) csr_mtime_ie_q <= csr_mtime_ie_r;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mtval_q <= 32'd0;
    else if (_060_) csr_mtval_q <= csr_mtval_r;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mcycle_h_q <= 32'd0;
    else if (_091_) csr_mcycle_h_q <= _040_;
  reg [2:0] _121_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) _121_ <= 3'h0;
    else if (_061_) _121_ <= { csr_sr_r[8], csr_sr_r[5], csr_sr_r[1] };
  assign { status_o[8], status_o[5], status_o[1] } = _121_;
  reg [3:0] _122_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) _122_ <= 4'h0;
    else if (_062_) _122_ <= { csr_sr_r[12:11], csr_sr_r[7], csr_sr_r[3] };
  assign { status_o[12:11], status_o[7], status_o[3] } = _122_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mcause_q <= 32'd0;
    else if (_063_) csr_mcause_q <= csr_mcause_r;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mepc_q <= 32'd0;
    else if (_064_) csr_mepc_q <= csr_mepc_r;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mtvec_q <= 32'd0;
    else if (_065_) csr_mtvec_q <= csr_wdata_i;
  reg \status_o_reg[0] ;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) \status_o_reg[0]  <= 1'h0;
    else if (_066_) \status_o_reg[0]  <= _006_[0];
  assign status_o[0] = \status_o_reg[0] ;
  reg \status_o_reg[2] ;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) \status_o_reg[2]  <= 1'h0;
    else if (_066_) \status_o_reg[2]  <= _006_[2];
  assign status_o[2] = \status_o_reg[2] ;
  reg \status_o_reg[4] ;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) \status_o_reg[4]  <= 1'h0;
    else if (_066_) \status_o_reg[4]  <= _006_[4];
  assign status_o[4] = \status_o_reg[4] ;
  reg \status_o_reg[6] ;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) \status_o_reg[6]  <= 1'h0;
    else if (_066_) \status_o_reg[6]  <= _006_[6];
  assign status_o[6] = \status_o_reg[6] ;
  reg [1:0] _130_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) _130_ <= 2'h0;
    else if (_066_) _130_ <= _006_[10:9];
  assign status_o[10:9] = _130_;
  reg [18:0] _131_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) _131_ <= 19'h00000;
    else if (_066_) _131_ <= _006_[31:13];
  assign status_o[31:13] = _131_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mtimecmp_q <= 32'd0;
    else if (_067_) csr_mtimecmp_q <= csr_wdata_i;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mscratch_q <= 32'd0;
    else if (_068_) csr_mscratch_q <= csr_wdata_i;
  reg [1:0] _134_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) _134_ <= 2'h0;
    else if (!buffer_mip_w) _134_ <= { _000_[9], _000_[5] };
  assign { csr_mip_next_q[9], csr_mip_next_q[5] } = _134_;
  reg [1:0] _135_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) _135_ <= 2'h0;
    else _135_ <= { _000_[11], _000_[7] };
  assign { csr_mip_next_q[11], csr_mip_next_q[7] } = _135_;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mie_q <= 32'd0;
    else if (_069_) csr_mie_q <= _026_;
  assign _042_ = | { \__MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y , \__MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y  };
  assign _043_ = | { __MUX_procmux5963__WIRE_procmux5964_CMP, \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , is_exception_w };
  assign _044_ = { \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , is_exception_w } != 4'h1;
  assign _045_ = { \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  } != 3'h4;
  assign _046_ = { \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  } != 2'h1;
  assign _047_ = | { __MUX_procmux6100__WIRE_procmux6101_CMP, \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , is_exception_w };
  assign _048_ = { \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  } != 2'h2;
  assign _049_ = | { __MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP, \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , is_exception_w };
  assign _050_ = { \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , is_exception_w } != 3'h1;
  assign _051_ = { \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y , \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  } != 3'h6;
  assign _052_ = ~ \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y ;
  assign _053_ = { \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y , \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  } != 3'h2;
  assign _054_ = { \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , interrupt_o[11], interrupt_o[7], interrupt_o[3] } != 4'h8;
  assign _055_ = | { __MUX_procmux6131__WIRE_procmux6132_CMP, \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , is_exception_w };
  assign _056_ = | { __MUX_procmux6164__WIRE_procmux6165_CMP, \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , is_exception_w };
  assign _057_ = | { __MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP };
  assign _058_ = | { __MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP };
  assign _070_ = ~ is_exception_w;
  assign _071_ = ~ \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y ;
  assign _059_ = & { _044_, _046_, _045_, _043_ };
  assign _060_ = & { _047_, _048_ };
  assign _061_ = & { _051_, _052_, _050_, _049_ };
  assign _062_ = & { _053_, _049_ };
  assign _063_ = & { _055_, _054_, _048_ };
  assign _064_ = & { _056_, _048_ };
  assign _065_ = & { _052_, _070_, _071_, _102_ };
  assign _066_ = & { _057_, _052_, _070_, _071_ };
  assign _067_ = & { _052_, _070_, _071_, __MUX_procmux5963__WIRE_procmux5964_CMP };
  assign _068_ = & { _052_, _070_, _071_, _101_ };
  assign _069_ = & { _058_, _052_, _070_, _071_ };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 = _107_ | __MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 = _109_ | __MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 = | { _105_, __MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 = | { _108_, __MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 = | { __MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP, _105_, __MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP, _088_, __MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 };
  assign _072_ = __MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL ? exception_pc_i : 32'd0;
  assign _033_ = __MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL ? exception_addr_i : _072_;
  assign _073_ = __MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP ? csr_wdata_i : 32'hxxxxxxxx;
  assign _006_ = __MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP ? _098_ : _073_;
  assign _074_ = \__MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y  ? { 20'h00000, csr_wdata_i[11], 1'h0, csr_wdata_i[9], 1'h0, csr_wdata_i[7], 1'h0, csr_wdata_i[5], 1'h0, csr_wdata_i[3], 1'h0, csr_wdata_i[1], 1'h0 } : csr_mip_q;
  assign _027_ = \__MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y  ? _099_ : _074_;
  assign _075_ = __MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP ? { 20'h00000, csr_wdata_i[11], 1'h0, csr_wdata_i[9], 1'h0, csr_wdata_i[7], 1'h0, csr_wdata_i[5], 1'h0, csr_wdata_i[3], 1'h0, csr_wdata_i[1], 1'h0 } : 32'hxxxxxxxx;
  assign _026_ = __MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP ? _100_ : _075_;
  assign _076_ = __MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP ? misa_i : cpu_id_i;
  assign _077_ = __MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP ? csr_mtimecmp_q : _076_;
  assign _078_ = __MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP ? csr_mcycle_h_q : csr_mcycle_q;
  assign _079_ = __MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP ? { 20'h00000, csr_mie_q[11], 1'h0, csr_mie_q[9], 1'h0, csr_mie_q[7], 1'h0, csr_mie_q[5], 1'h0, csr_mie_q[3], 1'h0, csr_mie_q[1], 1'h0 } : { 20'h00000, csr_mip_q[11], 1'h0, csr_mip_q[9], 1'h0, csr_mip_q[7], 1'h0, csr_mip_q[5], 1'h0, csr_mip_q[3], 1'h0, csr_mip_q[1], 1'h0 };
  assign _080_ = __MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 ? _078_ : _079_;
  assign _081_ = __MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 ? _077_ : _080_;
  assign _082_ = __MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP ? csr_mtval_q : { csr_mcause_q[31], 27'h0000000, csr_mcause_q[3:0] };
  assign _083_ = __MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP ? status_o : _082_;
  assign _084_ = __MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP ? csr_mtvec_q : csr_mepc_q;
  assign _085_ = __MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP ? csr_mscratch_q : 32'd0;
  assign _086_ = __MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 ? _084_ : _085_;
  assign _087_ = __MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 ? _083_ : _086_;
  assign csr_rdata_o = __MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 ? _081_ : _087_;
  assign _089_ = csr_raddr_i == (* src = "./core/riscv_csr_regfile.v:172.75-172.97" *) 12'h144;
  assign is_exception_w = exception_i[5:4] == (* src = "./core/riscv_csr_regfile.v:250.24-250.54" *) 2'h1;
  assign \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  = exception_i[5:4] == (* src = "./core/riscv_csr_regfile.v:281.9-281.39" *) 2'h2;
  assign _090_ = csr_mcycle_q == (* src = "./core/riscv_csr_regfile.v:475.29-475.59" *) csr_mtimecmp_q;
  assign _091_ = csr_mcycle_q == (* src = "./core/riscv_csr_regfile.v:556.9-556.37" *) 32'd4294967295;
  assign \__MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y  = exception_i == (* src = "./core/riscv_csr_regfile.v:591.9-591.29" *) 6'h20;
  assign \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y  = exception_i[1:0] == (* src = "./core/riscv_csr_regfile.v:600.13-600.37" *) 2'h3;
  assign \__MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y  = exception_i == (* src = "./core/riscv_csr_regfile.v:625.14-625.34" *) 6'h34;
  assign _092_ = exception_i >= (* src = "./core/riscv_csr_regfile.v:597.14-597.34" *) 6'h30;
  assign _093_ = exception_i <= (* src = "./core/riscv_csr_regfile.v:597.38-597.58" *) 6'h33;
  assign _094_ = csr_ren_i && (* src = "./core/riscv_csr_regfile.v:172.22-172.57" *) _088_;
  assign _095_ = csr_ren_i && (* src = "./core/riscv_csr_regfile.v:172.62-172.97" *) _089_;
  assign \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y  = $signed(32'd1) && (* src = "./core/riscv_csr_regfile.v:475.9-475.59" *) _090_;
  assign \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  = _092_ && (* src = "./core/riscv_csr_regfile.v:597.14-597.58" *) _093_;
  assign \__MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y  = _094_ || (* src = "./core/riscv_csr_regfile.v:167.10-167.88" *) _095_;
  assign _096_ = \__MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y  || (* src = "./core/riscv_csr_regfile.v:169.10-169.58" *) \__MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y ;
  assign \__MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y  = _096_ || (* src = "./core/riscv_csr_regfile.v:169.10-169.76" *) _111_;
  assign _097_ = _094_ | (* src = "./core/riscv_csr_regfile.v:172.21-172.98" *) _095_;
  assign buffer_mip_w = _097_ | (* src = "./core/riscv_csr_regfile.v:172.21-172.114" *) csr_mip_upd_q;
  assign _098_ = { status_o[31:19], 1'h0, status_o[17:9], 1'h0, status_o[7:6], 2'h0, status_o[3:2], 2'h0 } | (* src = "./core/riscv_csr_regfile.v:459.36-459.201" *) { 13'h0000, csr_wdata_i[18], 9'h000, csr_wdata_i[8], 2'h0, csr_wdata_i[5:4], 2'h0, csr_wdata_i[1:0] };
  assign _099_ = { csr_mip_q[31:10], 1'h0, csr_mip_q[8:6], 1'h0, csr_mip_q[4:2], 1'h0, csr_mip_q[0] } | (* src = "./core/riscv_csr_regfile.v:460.40-460.138" *) { 22'h000000, csr_wdata_i[9], 3'h0, csr_wdata_i[5], 3'h0, csr_wdata_i[1], 1'h0 };
  assign _100_ = { csr_mie_q[31:10], 1'h0, csr_mie_q[8:6], 1'h0, csr_mie_q[4:2], 1'h0, csr_mie_q[0] } | (* src = "./core/riscv_csr_regfile.v:461.40-461.138" *) { 22'h000000, csr_wdata_i[9], 3'h0, csr_wdata_i[5], 3'h0, csr_wdata_i[1], 1'h0 };
  assign csr_mip_r = _007_ | (* src = "./core/riscv_csr_regfile.v:484.17-484.43" *) { csr_mip_next_q[31:12], csr_mip_next_r[11], csr_mip_next_q[10:8], csr_mip_next_r[7], csr_mip_next_q[6:0] };
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mip_q <= 32'd0;
    else csr_mip_q <= csr_mip_r;
  (* src = "./core/riscv_csr_regfile.v:497.1-577.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_mcycle_q <= 32'd0;
    else csr_mcycle_q <= csr_mcycle_r;
  assign _030_ = \__MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:625.14-625.34|./core/riscv_csr_regfile.v:625.10-629.8" *) _041_ : 32'd0;
  assign _029_ = \__MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:625.14-625.34|./core/riscv_csr_regfile.v:625.10-629.8" *) 1'h1 : 1'h0;
  assign _020_ = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:619.14-619.28|./core/riscv_csr_regfile.v:619.10-629.8" *) csr_mtvec_q : _030_;
  assign _019_ = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:619.14-619.28|./core/riscv_csr_regfile.v:619.10-629.8" *) 1'h1 : _029_;
  assign _014_ = \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:600.13-600.37|./core/riscv_csr_regfile.v:600.9-610.12" *) csr_mepc_q : 32'd0;
  assign _010_ = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:597.14-597.58|./core/riscv_csr_regfile.v:597.10-629.8" *) _014_ : _020_;
  assign _009_ = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:597.14-597.58|./core/riscv_csr_regfile.v:597.10-629.8" *) 1'h1 : _019_;
  assign csr_target_o = \__MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:591.9-591.29|./core/riscv_csr_regfile.v:591.5-629.8" *) csr_mtvec_q : _010_;
  assign csr_branch_o = \__MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:591.9-591.29|./core/riscv_csr_regfile.v:591.5-629.8" *) 1'h1 : _009_;
  assign csr_mtime_ie_r = \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:475.9-475.59|./core/riscv_csr_regfile.v:475.5-482.8" *) 1'h0 : _008_;
  assign csr_mip_next_r[7] = \__MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:475.9-475.59|./core/riscv_csr_regfile.v:475.5-482.8" *) csr_mtime_ie_q : _023_;
  assign _023_ = timer_intr_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:472.9-472.42|./core/riscv_csr_regfile.v:472.5-472.69" *) 1'h1 : csr_mip_next_q[7];
  assign csr_mip_next_r[11] = ext_intr_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:470.9-470.43|./core/riscv_csr_regfile.v:470.5-470.71" *) 1'h1 : csr_mip_next_q[11];
  assign _101_ = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h340;
  assign _028_ = __MUX_procmux5963__WIRE_procmux5964_CMP ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 1'h1 : 1'hx;
  assign __MUX_procmux5963__WIRE_procmux5964_CMP = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h7c0;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h104;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h304;
  assign \__MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y  = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h144;
  assign \__MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y  = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h344;
  assign _102_ = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h305;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h100;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h300;
  assign _035_ = __MUX_procmux6100__WIRE_procmux6101_CMP ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) csr_wdata_i : 32'hxxxxxxxx;
  assign __MUX_procmux6100__WIRE_procmux6101_CMP = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h343;
  assign _038_ = __MUX_procmux6131__WIRE_procmux6132_CMP ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) { csr_wdata_i[31], 27'h0000000, csr_wdata_i[3:0] } : 32'hxxxxxxxx;
  assign __MUX_procmux6131__WIRE_procmux6132_CMP = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h342;
  assign _032_ = __MUX_procmux6164__WIRE_procmux6165_CMP ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) csr_wdata_i : 32'hxxxxxxxx;
  assign __MUX_procmux6164__WIRE_procmux6165_CMP = csr_waddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:434.9-464.16" *) 12'h341;
  assign _005_[10:8] = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) { status_o[10:9], 1'hx } : _006_[10:8];
  assign _005_[6:4] = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) { status_o[6], 1'hx, status_o[4] } : _006_[6:4];
  assign _005_[2:0] = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) { status_o[2], 1'hx, status_o[0] } : _006_[2:0];
  assign _034_ = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) { 28'h0000000, exception_i[3:0] } : _038_;
  assign _024_ = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) _033_ : _035_;
  assign _022_ = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) exception_pc_i : _032_;
  assign _005_[3] = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) 1'h0 : _006_[3];
  assign _005_[12:11] = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) 2'h3 : _006_[12:11];
  assign _005_[7] = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) status_o[3] : _006_[7];
  assign _017_ = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) 1'hx : _028_;
  assign _016_ = is_exception_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:399.14-399.28|./core/riscv_csr_regfile.v:399.10-465.8" *) csr_mip_q : _027_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL = | (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) _103_;
  assign _103_[0] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h12;
  assign _103_[1] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h14;
  assign _103_[2] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h15;
  assign _103_[3] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h16;
  assign _103_[4] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h17;
  assign _103_[5] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h1d;
  assign _103_[6] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h1f;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL = | (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) _104_;
  assign _104_[0] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h10;
  assign _104_[1] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h11;
  assign _104_[2] = exception_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:381.9-393.16" *) 6'h1c;
  assign _003_[0] = \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:338.13-338.37|./core/riscv_csr_regfile.v:338.9-362.12" *) 1'h1 : 1'hx;
  assign _039_ = \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:338.13-338.37|./core/riscv_csr_regfile.v:338.9-362.12" *) status_o[7] : 1'hx;
  assign _003_[1] = \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:338.13-338.37|./core/riscv_csr_regfile.v:338.9-362.12" *) 1'hx : 1'h0;
  assign _002_ = \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:338.13-338.37|./core/riscv_csr_regfile.v:338.9-362.12" *) 1'hx : 1'h1;
  assign _037_ = \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:338.13-338.37|./core/riscv_csr_regfile.v:338.9-362.12" *) 1'hx : status_o[5];
  assign _036_[12:11] = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) _004_ : _005_[12:11];
  assign _036_[8:7] = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) _003_ : _005_[8:7];
  assign _036_[5] = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) _002_ : _005_[5];
  assign _036_[3] = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) _039_ : _005_[3];
  assign _036_[1] = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) _037_ : _005_[1];
  assign _013_ = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) 1'hx : _017_;
  assign _012_ = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) csr_mip_q : _016_;
  assign _004_ = \__MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:338.13-338.37|./core/riscv_csr_regfile.v:338.9-362.12" *) 2'h0 : 2'hx;
  assign _018_ = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) 32'hxxxxxxxx : _024_;
  assign _031_ = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) 32'hxxxxxxxx : _034_;
  assign _015_ = \__MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:335.14-335.58|./core/riscv_csr_regfile.v:335.10-465.8" *) 32'hxxxxxxxx : _022_;
  assign _025_ = interrupt_o[11] ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:305.22-305.37|./core/riscv_csr_regfile.v:305.18-306.51" *) 32'd2147483659 : 32'hxxxxxxxx;
  assign _021_ = interrupt_o[7] ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:303.22-303.36|./core/riscv_csr_regfile.v:303.18-306.51" *) 32'd2147483655 : _025_;
  assign _011_ = interrupt_o[3] ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:301.17-301.31|./core/riscv_csr_regfile.v:301.13-306.51" *) 32'd2147483651 : _021_;
  assign csr_sr_r[12:11] = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) 2'h3 : _036_[12:11];
  assign csr_sr_r[8:7] = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) { 1'hx, status_o[3] } : _036_[8:7];
  assign csr_sr_r[5] = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) 1'hx : _036_[5];
  assign csr_sr_r[3] = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) 1'h0 : _036_[3];
  assign csr_sr_r[1] = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) 1'hx : _036_[1];
  assign csr_mtval_r = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) 32'd0 : _018_;
  assign csr_mcause_r = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) _011_ : _031_;
  assign csr_mepc_r = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) exception_pc_i : _015_;
  assign _008_ = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) 1'hx : _013_;
  assign _007_ = \__MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:281.9-281.39|./core/riscv_csr_regfile.v:281.5-465.8" *) csr_mip_q : _012_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h7c0;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h301;
  assign _105_ = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'hf14;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'hc81;
  assign _107_ = | (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) _106_;
  assign _106_[0] = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'hc00;
  assign _106_[1] = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'hc01;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h304;
  assign _088_ = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h344;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h300;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h343;
  assign _108_ = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h342;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h305;
  assign _109_ = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h341;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP = csr_raddr_i == (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:0.0-0.0|./core/riscv_csr_regfile.v:182.5-212.12" *) 12'h340;
  assign _110_ = \__MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y  ? (* src = "./core/riscv_csr_regfile.v:169.10-169.76|./core/riscv_csr_regfile.v:169.6-170.27" *) 1'h0 : 1'hx;
  assign _001_ = \__MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_csr_regfile.v:167.10-167.88|./core/riscv_csr_regfile.v:167.6-170.27" *) 1'h1 : _110_;
  assign _111_ = | (* src = "./core/riscv_csr_regfile.v:169.63-169.75" *) exception_i;
  assign interrupt_o = status_o[3] ? (* src = "./core/riscv_csr_regfile.v:147.27-147.62" *) irq_pending_r : 32'd0;
  assign _000_ = buffer_mip_w ? (* src = "./core/riscv_csr_regfile.v:553.27-553.64" *) { 20'hxxxxx, csr_mip_next_r[11], 3'hx, csr_mip_next_r[7], 7'hxx } : 32'd0;
  assign __MUX_procmux5634__WIRE_is_exception_w = is_exception_w;
  assign __MUX_procmux5734__WIRE_timer_intr_i = timer_intr_i;
  assign __MUX_procmux5740__WIRE_ext_intr_i = ext_intr_i;
  assign __MUX_procmux7011__WIRE_interrupt_o = interrupt_o[11];
  assign \__MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o  = status_o[3];
  assign \__MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w  = buffer_mip_w;
  assign csr_mip_next_r[6:0] = csr_mip_next_q[6:0];
  assign csr_mip_next_r[10:8] = csr_mip_next_q[10:8];
  assign csr_mip_next_r[31:12] = csr_mip_next_q[31:12];
  assign priv_o = 2'h3;
  assign satp_o = 32'd0;
endmodule

(* hdlname = "\\riscv_issue" *)
(* src = "./core/riscv_issue.v:42.1-607.10" *)
module \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue (clk_i, rst_i, fetch_valid_i, fetch_instr_i, fetch_pc_i, fetch_fault_fetch_i, fetch_fault_page_i, fetch_instr_exec_i, fetch_instr_lsu_i, fetch_instr_branch_i, fetch_instr_mul_i, fetch_instr_div_i, fetch_instr_csr_i, fetch_instr_rd_valid_i, fetch_instr_invalid_i, branch_exec_request_i, branch_exec_is_taken_i, branch_exec_is_not_taken_i, branch_exec_source_i, branch_exec_is_call_i, branch_exec_is_ret_i
, branch_exec_is_jmp_i, branch_exec_pc_i, branch_d_exec_request_i, branch_d_exec_pc_i, branch_d_exec_priv_i, branch_csr_request_i, branch_csr_pc_i, branch_csr_priv_i, writeback_exec_value_i, writeback_mem_valid_i, writeback_mem_value_i, writeback_mem_exception_i, writeback_mul_value_i, writeback_div_valid_i, writeback_div_value_i, csr_result_e1_value_i, csr_result_e1_write_i, csr_result_e1_wdata_i, csr_result_e1_exception_i, lsu_stall_i, take_interrupt_i
, fetch_accept_o, branch_request_o, branch_pc_o, branch_priv_o, exec_opcode_valid_o, lsu_opcode_valid_o, csr_opcode_valid_o, mul_opcode_valid_o, div_opcode_valid_o, opcode_opcode_o, opcode_pc_o, opcode_invalid_o, opcode_rd_idx_o, opcode_ra_idx_o, opcode_rb_idx_o, opcode_ra_operand_o, opcode_rb_operand_o, lsu_opcode_opcode_o, lsu_opcode_pc_o, lsu_opcode_invalid_o, lsu_opcode_rd_idx_o
, lsu_opcode_ra_idx_o, lsu_opcode_rb_idx_o, lsu_opcode_ra_operand_o, lsu_opcode_rb_operand_o, mul_opcode_opcode_o, mul_opcode_pc_o, mul_opcode_invalid_o, mul_opcode_rd_idx_o, mul_opcode_ra_idx_o, mul_opcode_rb_idx_o, mul_opcode_ra_operand_o, mul_opcode_rb_operand_o, csr_opcode_opcode_o, csr_opcode_pc_o, csr_opcode_invalid_o, csr_opcode_rd_idx_o, csr_opcode_ra_idx_o, csr_opcode_rb_idx_o, csr_opcode_ra_operand_o, csr_opcode_rb_operand_o, csr_writeback_write_o
, csr_writeback_waddr_o, csr_writeback_wdata_o, csr_writeback_exception_o, csr_writeback_exception_pc_o, csr_writeback_exception_addr_o, exec_hold_o, mul_hold_o, interrupt_inhibit_o, \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 
, \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 
, \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP 
, \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 , \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7238__WIRE_squash_wb_i , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7298__WIRE_squash_e1_e2_w , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7307__WIRE_procmux7308_CTRL , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7330__WIRE_procmux7331_CMP , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7333__WIRE_ctrl_e1_q , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7402__WIRE_csr_e1_w , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7405__WIRE_div_e1_w , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y 
, \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y , \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w , \__MUX_ternary/core/riscv_issuev418130__WIRE_opcode_valid_w , \__MUX_ternary/core/riscv_issuev23662__WIRE_fetch_fault_page_i , \__MUX_ternary/core/riscv_issuev23563__WIRE_fetch_fault_fetch_i , __MUX_procmux5558__WIRE_branch_csr_request_i, \__MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y , __MUX_procmux5550__WIRE_writeback_div_valid_i, __MUX_procmux5548__WIRE_pipe_squash_e1_e2_w, \__MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y , __MUX_procmux5542__WIRE_pipe_csr_wb_w, \__MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y , \__MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y , \__MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y , \__MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y , \__MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y , \__MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y , \__MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y , \__MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y , \__MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y , \__MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y 
, \__MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y , \__MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y , metaReset_paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue);
  (* src = "./core/riscv_issue.v:352.1-360.27" *)
  wire _00_;
  (* src = "./core/riscv_issue.v:340.1-348.27" *)
  wire _01_;
  (* src = "./core/riscv_issue.v:464.1-493.4" *)
  wire [31:0] _02_;
  (* src = "./core/riscv_issue.v:464.1-493.4" *)
  wire [31:0] _03_;
  (* src = "./core/riscv_issue.v:369.1-410.4" *)
  wire [31:0] _04_;
  (* src = "./core/riscv_issue.v:464.1-493.4" *)
  wire [31:0] _05_;
  (* src = "./core/riscv_issue.v:464.1-493.4" *)
  wire [31:0] _06_;
  (* src = "./core/riscv_issue.v:369.1-410.4" *)
  wire _07_;
  (* src = "./core/riscv_issue.v:369.1-410.4" *)
  wire [31:0] _08_;
  (* src = "./core/riscv_issue.v:464.1-493.4" *)
  wire [31:0] _09_;
  (* src = "./core/riscv_issue.v:464.1-493.4" *)
  wire [31:0] _10_;
  (* src = "./core/riscv_issue.v:178.23-178.48" *)
  wire _11_;
  wire _12_;
  wire _13_;
  (* src = "./core/riscv_issue.v:400.9-402.40" *)
  wire _14_;
  (* src = "./core/riscv_issue.v:392.10-392.43" *)
  wire _15_;
  (* src = "./core/riscv_issue.v:392.49-392.75" *)
  wire _16_;
  (* src = "./core/riscv_issue.v:392.49-392.90" *)
  wire _17_;
  (* src = "./core/riscv_issue.v:396.9-396.31" *)
  wire _18_;
  (* src = "./core/riscv_issue.v:396.9-396.48" *)
  wire _19_;
  (* src = "./core/riscv_issue.v:400.11-401.39" *)
  wire _20_;
  (* src = "./core/riscv_issue.v:400.11-402.39" *)
  wire _21_;
  (* src = "./core/riscv_issue.v:0.0-0.0" *)
  wire [31:0] _22_;
  (* src = "./core/riscv_issue.v:178.39-178.48" *)
  wire _23_;
  (* src = "./core/riscv_issue.v:178.51-178.72" *)
  wire _24_;
  (* src = "./core/riscv_issue.v:412.48-412.65" *)
  wire _25_;
  (* src = "./core/riscv_issue.v:0.0-0.0" *)
  wire [31:0] _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  (* src = "./core/riscv_issue.v:0.0-0.0" *)
  wire _31_;
  (* src = "./core/riscv_issue.v:0.0-0.0" *)
  wire _32_;
  (* src = "./core/riscv_issue.v:0.0-0.0" *)
  wire _33_;
  (* src = "./core/riscv_issue.v:236.41-236.74" *)
  wire [5:0] _34_;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y ;
  wire \__MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y ;
  wire \__MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y ;
  wire \__MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y ;
  wire \__MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y ;
  wire \__MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y ;
  wire \__MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y ;
  wire \__MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y ;
  wire \__MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y ;
  wire \__MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y ;
  wire \__MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y ;
  wire \__MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y ;
  wire \__MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5542__WIRE_pipe_csr_wb_w;
  wire __MUX_procmux5542__WIRE_pipe_csr_wb_w;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y ;
  wire \__MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5548__WIRE_pipe_squash_e1_e2_w;
  wire __MUX_procmux5548__WIRE_pipe_squash_e1_e2_w;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5550__WIRE_writeback_div_valid_i;
  wire __MUX_procmux5550__WIRE_writeback_div_valid_i;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y ;
  wire \__MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5558__WIRE_branch_csr_request_i;
  wire __MUX_procmux5558__WIRE_branch_csr_request_i;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_issuev23563__WIRE_fetch_fault_fetch_i ;
  wire \__MUX_ternary/core/riscv_issuev23563__WIRE_fetch_fault_fetch_i ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_issuev23662__WIRE_fetch_fault_page_i ;
  wire \__MUX_ternary/core/riscv_issuev23662__WIRE_fetch_fault_page_i ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_issuev418130__WIRE_opcode_valid_w ;
  wire \__MUX_ternary/core/riscv_issuev418130__WIRE_opcode_valid_w ;
  (* src = "./core/riscv_issue.v:85.22-85.37" *)
  input [31:0] branch_csr_pc_i;
  wire [31:0] branch_csr_pc_i;
  (* src = "./core/riscv_issue.v:86.22-86.39" *)
  input [1:0] branch_csr_priv_i;
  wire [1:0] branch_csr_priv_i;
  (* src = "./core/riscv_issue.v:84.22-84.42" *)
  input branch_csr_request_i;
  wire branch_csr_request_i;
  (* src = "./core/riscv_issue.v:82.22-82.40" *)
  input [31:0] branch_d_exec_pc_i;
  wire [31:0] branch_d_exec_pc_i;
  (* src = "./core/riscv_issue.v:83.22-83.42" *)
  input [1:0] branch_d_exec_priv_i;
  wire [1:0] branch_d_exec_priv_i;
  (* src = "./core/riscv_issue.v:81.22-81.45" *)
  input branch_d_exec_request_i;
  wire branch_d_exec_request_i;
  (* src = "./core/riscv_issue.v:77.22-77.43" *)
  input branch_exec_is_call_i;
  wire branch_exec_is_call_i;
  (* src = "./core/riscv_issue.v:79.22-79.42" *)
  input branch_exec_is_jmp_i;
  wire branch_exec_is_jmp_i;
  (* src = "./core/riscv_issue.v:75.22-75.48" *)
  input branch_exec_is_not_taken_i;
  wire branch_exec_is_not_taken_i;
  (* src = "./core/riscv_issue.v:78.22-78.42" *)
  input branch_exec_is_ret_i;
  wire branch_exec_is_ret_i;
  (* src = "./core/riscv_issue.v:74.22-74.44" *)
  input branch_exec_is_taken_i;
  wire branch_exec_is_taken_i;
  (* src = "./core/riscv_issue.v:80.22-80.38" *)
  input [31:0] branch_exec_pc_i;
  wire [31:0] branch_exec_pc_i;
  (* src = "./core/riscv_issue.v:73.22-73.43" *)
  input branch_exec_request_i;
  wire branch_exec_request_i;
  (* src = "./core/riscv_issue.v:76.22-76.42" *)
  input [31:0] branch_exec_source_i;
  wire [31:0] branch_exec_source_i;
  (* src = "./core/riscv_issue.v:104.22-104.33" *)
  output [31:0] branch_pc_o;
  wire [31:0] branch_pc_o;
  (* src = "./core/riscv_issue.v:105.22-105.35" *)
  output [1:0] branch_priv_o;
  wire [1:0] branch_priv_o;
  (* src = "./core/riscv_issue.v:103.22-103.38" *)
  output branch_request_o;
  wire branch_request_o;
  (* src = "./core/riscv_issue.v:58.22-58.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_issue.v:137.22-137.42" *)
  output csr_opcode_invalid_o;
  wire csr_opcode_invalid_o;
  (* src = "./core/riscv_issue.v:135.22-135.41" *)
  output [31:0] csr_opcode_opcode_o;
  wire [31:0] csr_opcode_opcode_o;
  (* src = "./core/riscv_issue.v:136.22-136.37" *)
  output [31:0] csr_opcode_pc_o;
  wire [31:0] csr_opcode_pc_o;
  (* src = "./core/riscv_issue.v:139.22-139.41" *)
  output [4:0] csr_opcode_ra_idx_o;
  wire [4:0] csr_opcode_ra_idx_o;
  (* src = "./core/riscv_issue.v:141.22-141.45" *)
  output [31:0] csr_opcode_ra_operand_o;
  wire [31:0] csr_opcode_ra_operand_o;
  (* src = "./core/riscv_issue.v:140.22-140.41" *)
  output [4:0] csr_opcode_rb_idx_o;
  wire [4:0] csr_opcode_rb_idx_o;
  (* src = "./core/riscv_issue.v:142.22-142.45" *)
  output [31:0] csr_opcode_rb_operand_o;
  wire [31:0] csr_opcode_rb_operand_o;
  (* src = "./core/riscv_issue.v:138.22-138.41" *)
  output [4:0] csr_opcode_rd_idx_o;
  wire [4:0] csr_opcode_rd_idx_o;
  (* src = "./core/riscv_issue.v:108.22-108.40" *)
  output csr_opcode_valid_o;
  wire csr_opcode_valid_o;
  (* src = "./core/riscv_issue.v:336.5-336.18" *)
  reg csr_pending_q;
  (* src = "./core/riscv_issue.v:97.22-97.47" *)
  input [5:0] csr_result_e1_exception_i;
  wire [5:0] csr_result_e1_exception_i;
  (* src = "./core/riscv_issue.v:94.22-94.43" *)
  input [31:0] csr_result_e1_value_i;
  wire [31:0] csr_result_e1_value_i;
  (* src = "./core/riscv_issue.v:96.22-96.43" *)
  input [31:0] csr_result_e1_wdata_i;
  wire [31:0] csr_result_e1_wdata_i;
  (* src = "./core/riscv_issue.v:95.22-95.43" *)
  input csr_result_e1_write_i;
  wire csr_result_e1_write_i;
  (* src = "./core/riscv_issue.v:148.22-148.52" *)
  output [31:0] csr_writeback_exception_addr_o;
  wire [31:0] csr_writeback_exception_addr_o;
  (* src = "./core/riscv_issue.v:146.22-146.47" *)
  output [5:0] csr_writeback_exception_o;
  wire [5:0] csr_writeback_exception_o;
  (* src = "./core/riscv_issue.v:147.22-147.50" *)
  output [31:0] csr_writeback_exception_pc_o;
  wire [31:0] csr_writeback_exception_pc_o;
  (* src = "./core/riscv_issue.v:144.22-144.43" *)
  output [11:0] csr_writeback_waddr_o;
  wire [11:0] csr_writeback_waddr_o;
  (* src = "./core/riscv_issue.v:145.22-145.43" *)
  output [31:0] csr_writeback_wdata_o;
  wire [31:0] csr_writeback_wdata_o;
  (* src = "./core/riscv_issue.v:143.22-143.43" *)
  output csr_writeback_write_o;
  wire csr_writeback_write_o;
  (* src = "./core/riscv_issue.v:110.22-110.40" *)
  output div_opcode_valid_o;
  wire div_opcode_valid_o;
  (* src = "./core/riscv_issue.v:335.5-335.18" *)
  reg div_pending_q;
  (* src = "./core/riscv_issue.v:149.22-149.33" *)
  output exec_hold_o;
  wire exec_hold_o;
  (* src = "./core/riscv_issue.v:106.22-106.41" *)
  output exec_opcode_valid_o;
  wire exec_opcode_valid_o;
  (* src = "./core/riscv_issue.v:102.22-102.36" *)
  output fetch_accept_o;
  wire fetch_accept_o;
  (* src = "./core/riscv_issue.v:63.22-63.41" *)
  input fetch_fault_fetch_i;
  wire fetch_fault_fetch_i;
  (* src = "./core/riscv_issue.v:64.22-64.40" *)
  input fetch_fault_page_i;
  wire fetch_fault_page_i;
  (* src = "./core/riscv_issue.v:67.22-67.42" *)
  input fetch_instr_branch_i;
  wire fetch_instr_branch_i;
  (* src = "./core/riscv_issue.v:70.22-70.39" *)
  input fetch_instr_csr_i;
  wire fetch_instr_csr_i;
  (* src = "./core/riscv_issue.v:69.22-69.39" *)
  input fetch_instr_div_i;
  wire fetch_instr_div_i;
  (* src = "./core/riscv_issue.v:65.22-65.40" *)
  input fetch_instr_exec_i;
  wire fetch_instr_exec_i;
  (* src = "./core/riscv_issue.v:61.22-61.35" *)
  input [31:0] fetch_instr_i;
  wire [31:0] fetch_instr_i;
  (* src = "./core/riscv_issue.v:72.22-72.43" *)
  input fetch_instr_invalid_i;
  wire fetch_instr_invalid_i;
  (* src = "./core/riscv_issue.v:66.22-66.39" *)
  input fetch_instr_lsu_i;
  wire fetch_instr_lsu_i;
  (* src = "./core/riscv_issue.v:68.22-68.39" *)
  input fetch_instr_mul_i;
  wire fetch_instr_mul_i;
  (* src = "./core/riscv_issue.v:71.22-71.44" *)
  input fetch_instr_rd_valid_i;
  wire fetch_instr_rd_valid_i;
  (* src = "./core/riscv_issue.v:62.22-62.32" *)
  input [31:0] fetch_pc_i;
  wire [31:0] fetch_pc_i;
  (* src = "./core/riscv_issue.v:60.22-60.35" *)
  input fetch_valid_i;
  wire fetch_valid_i;
  (* src = "./core/riscv_issue.v:151.22-151.41" *)
  output interrupt_inhibit_o;
  wire interrupt_inhibit_o;
  (* src = "./core/riscv_issue.v:235.14-235.27" *)
  wire [5:0] issue_fault_w;
  (* src = "./core/riscv_issue.v:425.13-425.29" *)
  wire [31:0] issue_ra_value_w;
  (* src = "./core/riscv_issue.v:426.13-426.29" *)
  wire [31:0] issue_rb_value_w;
  (* src = "./core/riscv_issue.v:121.22-121.42" *)
  output lsu_opcode_invalid_o;
  wire lsu_opcode_invalid_o;
  (* src = "./core/riscv_issue.v:119.22-119.41" *)
  output [31:0] lsu_opcode_opcode_o;
  wire [31:0] lsu_opcode_opcode_o;
  (* src = "./core/riscv_issue.v:120.22-120.37" *)
  output [31:0] lsu_opcode_pc_o;
  wire [31:0] lsu_opcode_pc_o;
  (* src = "./core/riscv_issue.v:123.22-123.41" *)
  output [4:0] lsu_opcode_ra_idx_o;
  wire [4:0] lsu_opcode_ra_idx_o;
  (* src = "./core/riscv_issue.v:125.22-125.45" *)
  output [31:0] lsu_opcode_ra_operand_o;
  wire [31:0] lsu_opcode_ra_operand_o;
  (* src = "./core/riscv_issue.v:124.22-124.41" *)
  output [4:0] lsu_opcode_rb_idx_o;
  wire [4:0] lsu_opcode_rb_idx_o;
  (* src = "./core/riscv_issue.v:126.22-126.45" *)
  output [31:0] lsu_opcode_rb_operand_o;
  wire [31:0] lsu_opcode_rb_operand_o;
  (* src = "./core/riscv_issue.v:122.22-122.41" *)
  output [4:0] lsu_opcode_rd_idx_o;
  wire [4:0] lsu_opcode_rd_idx_o;
  (* src = "./core/riscv_issue.v:107.22-107.40" *)
  output lsu_opcode_valid_o;
  wire lsu_opcode_valid_o;
  (* src = "./core/riscv_issue.v:98.22-98.33" *)
  input lsu_stall_i;
  wire lsu_stall_i;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue;
  wire metaReset_paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue;
  (* src = "./core/riscv_issue.v:150.22-150.32" *)
  output mul_hold_o;
  wire mul_hold_o;
  (* src = "./core/riscv_issue.v:129.22-129.42" *)
  output mul_opcode_invalid_o;
  wire mul_opcode_invalid_o;
  (* src = "./core/riscv_issue.v:127.22-127.41" *)
  output [31:0] mul_opcode_opcode_o;
  wire [31:0] mul_opcode_opcode_o;
  (* src = "./core/riscv_issue.v:128.22-128.37" *)
  output [31:0] mul_opcode_pc_o;
  wire [31:0] mul_opcode_pc_o;
  (* src = "./core/riscv_issue.v:131.22-131.41" *)
  output [4:0] mul_opcode_ra_idx_o;
  wire [4:0] mul_opcode_ra_idx_o;
  (* src = "./core/riscv_issue.v:133.22-133.45" *)
  output [31:0] mul_opcode_ra_operand_o;
  wire [31:0] mul_opcode_ra_operand_o;
  (* src = "./core/riscv_issue.v:132.22-132.41" *)
  output [4:0] mul_opcode_rb_idx_o;
  wire [4:0] mul_opcode_rb_idx_o;
  (* src = "./core/riscv_issue.v:134.22-134.45" *)
  output [31:0] mul_opcode_rb_operand_o;
  wire [31:0] mul_opcode_rb_operand_o;
  (* src = "./core/riscv_issue.v:130.22-130.41" *)
  output [4:0] mul_opcode_rd_idx_o;
  wire [4:0] mul_opcode_rd_idx_o;
  (* src = "./core/riscv_issue.v:109.22-109.40" *)
  output mul_opcode_valid_o;
  wire mul_opcode_valid_o;
  (* src = "./core/riscv_issue.v:113.22-113.38" *)
  output opcode_invalid_o;
  wire opcode_invalid_o;
  (* src = "./core/riscv_issue.v:111.22-111.37" *)
  output [31:0] opcode_opcode_o;
  wire [31:0] opcode_opcode_o;
  (* src = "./core/riscv_issue.v:112.22-112.33" *)
  output [31:0] opcode_pc_o;
  wire [31:0] opcode_pc_o;
  (* src = "./core/riscv_issue.v:115.22-115.37" *)
  output [4:0] opcode_ra_idx_o;
  wire [4:0] opcode_ra_idx_o;
  (* src = "./core/riscv_issue.v:117.22-117.41" *)
  output [31:0] opcode_ra_operand_o;
  wire [31:0] opcode_ra_operand_o;
  (* src = "./core/riscv_issue.v:116.22-116.37" *)
  output [4:0] opcode_rb_idx_o;
  wire [4:0] opcode_rb_idx_o;
  (* src = "./core/riscv_issue.v:118.22-118.41" *)
  output [31:0] opcode_rb_operand_o;
  wire [31:0] opcode_rb_operand_o;
  (* src = "./core/riscv_issue.v:114.22-114.37" *)
  output [4:0] opcode_rd_idx_o;
  wire [4:0] opcode_rd_idx_o;
  (* src = "./core/riscv_issue.v:178.6-178.20" *)
  wire opcode_valid_w;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7238__WIRE_squash_wb_i ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7238__WIRE_squash_wb_i ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7298__WIRE_squash_e1_e2_w ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7298__WIRE_squash_e1_e2_w ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7307__WIRE_procmux7308_CTRL ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7307__WIRE_procmux7308_CTRL ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7330__WIRE_procmux7331_CMP ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7330__WIRE_procmux7331_CMP ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7333__WIRE_ctrl_e1_q ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7333__WIRE_ctrl_e1_q ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7402__WIRE_csr_e1_w ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7402__WIRE_csr_e1_w ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7405__WIRE_div_e1_w ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7405__WIRE_div_e1_w ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w ;
  wire \paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 ;
  wire \paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 ;
  (* src = "./core/riscv_issue.v:212.13-212.29" *)
  (* unused_bits = "0" *)
  wire pipe_branch_e1_w;
  (* src = "./core/riscv_issue.v:226.13-226.26" *)
  wire pipe_csr_wb_w;
  (* src = "./core/riscv_issue.v:209.13-209.27" *)
  wire pipe_load_e1_w;
  (* src = "./core/riscv_issue.v:220.13-220.27" *)
  (* unused_bits = "0" *)
  wire pipe_load_e2_w;
  (* src = "./core/riscv_issue.v:211.13-211.26" *)
  wire pipe_mul_e1_w;
  (* src = "./core/riscv_issue.v:221.13-221.26" *)
  (* unused_bits = "0" *)
  wire pipe_mul_e2_w;
  (* src = "./core/riscv_issue.v:230.13-230.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] pipe_opc_wb_w;
  (* src = "./core/riscv_issue.v:216.13-216.29" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] pipe_opcode_e1_w;
  (* src = "./core/riscv_issue.v:217.13-217.33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] pipe_operand_ra_e1_w;
  (* src = "./core/riscv_issue.v:218.13-218.33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] pipe_operand_rb_e1_w;
  (* src = "./core/riscv_issue.v:215.13-215.25" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] pipe_pc_e1_w;
  (* src = "./core/riscv_issue.v:231.13-231.29" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] pipe_ra_val_wb_w;
  (* src = "./core/riscv_issue.v:232.13-232.29" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] pipe_rb_val_wb_w;
  (* src = "./core/riscv_issue.v:213.13-213.25" *)
  wire [4:0] pipe_rd_e1_w;
  (* src = "./core/riscv_issue.v:222.13-222.25" *)
  wire [4:0] pipe_rd_e2_w;
  (* src = "./core/riscv_issue.v:227.13-227.25" *)
  wire [4:0] pipe_rd_wb_w;
  (* src = "./core/riscv_issue.v:223.13-223.29" *)
  wire [31:0] pipe_result_e2_w;
  (* src = "./core/riscv_issue.v:203.13-203.32" *)
  wire pipe_squash_e1_e2_w;
  (* src = "./core/riscv_issue.v:210.13-210.28" *)
  wire pipe_store_e1_w;
  (* src = "./core/riscv_issue.v:225.13-225.28" *)
  (* unused_bits = "0" *)
  wire pipe_valid_wb_w;
  (* src = "./core/riscv_issue.v:167.11-167.19" *)
  reg [1:0] priv_x_q;
  (* src = "./core/riscv_issue.v:59.22-59.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_issue.v:99.22-99.38" *)
  input take_interrupt_i;
  wire take_interrupt_i;
  (* src = "./core/riscv_issue.v:92.22-92.43" *)
  input writeback_div_valid_i;
  wire writeback_div_valid_i;
  (* src = "./core/riscv_issue.v:93.22-93.43" *)
  input [31:0] writeback_div_value_i;
  wire [31:0] writeback_div_value_i;
  (* src = "./core/riscv_issue.v:87.22-87.44" *)
  input [31:0] writeback_exec_value_i;
  wire [31:0] writeback_exec_value_i;
  (* src = "./core/riscv_issue.v:90.22-90.47" *)
  input [5:0] writeback_mem_exception_i;
  wire [5:0] writeback_mem_exception_i;
  (* src = "./core/riscv_issue.v:88.22-88.43" *)
  input writeback_mem_valid_i;
  wire writeback_mem_valid_i;
  (* src = "./core/riscv_issue.v:89.22-89.43" *)
  input [31:0] writeback_mem_value_i;
  wire [31:0] writeback_mem_value_i;
  (* src = "./core/riscv_issue.v:91.22-91.43" *)
  input [31:0] writeback_mul_value_i;
  wire [31:0] writeback_mul_value_i;
  assign _11_ = fetch_valid_i & (* src = "./core/riscv_issue.v:178.23-178.48" *) _23_;
  assign opcode_valid_w = _11_ & (* src = "./core/riscv_issue.v:178.23-178.72" *) _24_;
  assign csr_opcode_valid_o = div_opcode_valid_o & (* src = "./core/riscv_issue.v:525.35-525.69" *) _25_;
  (* src = "./core/riscv_issue.v:340.1-348.27" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) div_pending_q <= 1'h0;
    else if (_12_) div_pending_q <= _01_;
  (* src = "./core/riscv_issue.v:352.1-360.27" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_pending_q <= 1'h0;
    else if (_13_) csr_pending_q <= _00_;
  assign _12_ = | { \__MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y , pipe_squash_e1_e2_w, writeback_div_valid_i };
  assign _13_ = | { \__MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y , pipe_csr_wb_w, pipe_squash_e1_e2_w };
  assign \__MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y  = pipe_rd_wb_w == (* src = "./core/riscv_issue.v:471.9-471.39" *) fetch_instr_i[19:15];
  assign \__MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y  = pipe_rd_wb_w == (* src = "./core/riscv_issue.v:473.9-473.39" *) fetch_instr_i[24:20];
  assign \__MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y  = pipe_rd_e2_w == (* src = "./core/riscv_issue.v:477.9-477.39" *) fetch_instr_i[19:15];
  assign \__MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y  = pipe_rd_e2_w == (* src = "./core/riscv_issue.v:479.9-479.39" *) fetch_instr_i[24:20];
  assign \__MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y  = pipe_rd_e1_w == (* src = "./core/riscv_issue.v:483.9-483.39" *) fetch_instr_i[19:15];
  assign \__MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y  = pipe_rd_e1_w == (* src = "./core/riscv_issue.v:485.9-485.39" *) fetch_instr_i[24:20];
  assign \__MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y  = ! (* src = "./core/riscv_issue.v:489.9-489.31" *) fetch_instr_i[19:15];
  assign \__MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y  = ! (* src = "./core/riscv_issue.v:491.9-491.31" *) fetch_instr_i[24:20];
  assign \__MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y  = div_opcode_valid_o && (* src = "./core/riscv_issue.v:345.10-345.43" *) fetch_instr_div_i;
  assign \__MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y  = csr_opcode_valid_o && (* src = "./core/riscv_issue.v:357.10-357.43" *) fetch_instr_csr_i;
  assign \__MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y  = _15_ && (* src = "./core/riscv_issue.v:392.9-392.91" *) _17_;
  assign \__MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y  = opcode_valid_w && (* src = "./core/riscv_issue.v:399.14-402.40" *) _14_;
  assign csr_opcode_invalid_o = div_opcode_valid_o && (* src = "./core/riscv_issue.v:533.35-533.68" *) fetch_instr_invalid_i;
  assign _14_ = ! (* src = "./core/riscv_issue.v:400.9-402.40" *) _21_;
  assign \__MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y  = pipe_load_e1_w || (* src = "./core/riscv_issue.v:388.9-388.40" *) pipe_mul_e1_w;
  assign _15_ = pipe_load_e1_w || (* src = "./core/riscv_issue.v:392.10-392.43" *) pipe_store_e1_w;
  assign _16_ = fetch_instr_mul_i || (* src = "./core/riscv_issue.v:392.49-392.75" *) fetch_instr_div_i;
  assign _17_ = _16_ || (* src = "./core/riscv_issue.v:392.49-392.90" *) fetch_instr_csr_i;
  assign _18_ = lsu_stall_i || (* src = "./core/riscv_issue.v:396.9-396.31" *) exec_hold_o;
  assign _19_ = _18_ || (* src = "./core/riscv_issue.v:396.9-396.48" *) div_pending_q;
  assign \__MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y  = _19_ || (* src = "./core/riscv_issue.v:396.9-396.65" *) csr_pending_q;
  assign _20_ = _32_ || (* src = "./core/riscv_issue.v:400.11-401.39" *) _33_;
  assign _21_ = _20_ || (* src = "./core/riscv_issue.v:400.11-402.39" *) _31_;
  assign interrupt_inhibit_o = csr_pending_q || (* src = "./core/riscv_issue.v:416.31-416.59" *) fetch_instr_csr_i;
  assign _22_ = - (* src = "./core/riscv_issue.v:0.0-0.0" *) $signed({ 27'h0000000, pipe_rd_e1_w });
  assign _23_ = ~ (* src = "./core/riscv_issue.v:178.39-178.48" *) pipe_squash_e1_e2_w;
  assign _24_ = ~ (* src = "./core/riscv_issue.v:178.51-178.72" *) branch_csr_request_i;
  assign _25_ = ~ (* src = "./core/riscv_issue.v:525.52-525.69" *) take_interrupt_i;
  assign branch_request_o = branch_csr_request_i | (* src = "./core/riscv_issue.v:181.31-181.77" *) branch_d_exec_request_i;
  (* src = "./core/riscv_issue.v:169.1-173.35" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) priv_x_q <= 2'h3;
    else priv_x_q <= branch_priv_o;
  assign csr_opcode_rb_operand_o = \__MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:491.9-491.31|./core/riscv_issue.v:491.5-492.34" *) 32'd0 : _10_;
  assign csr_opcode_ra_operand_o = \__MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:489.9-489.31|./core/riscv_issue.v:489.5-490.34" *) 32'd0 : _09_;
  assign _10_ = \__MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:485.9-485.39|./core/riscv_issue.v:485.5-486.51" *) writeback_exec_value_i : _06_;
  assign _09_ = \__MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:483.9-483.39|./core/riscv_issue.v:483.5-484.51" *) writeback_exec_value_i : _05_;
  assign _06_ = \__MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:479.9-479.39|./core/riscv_issue.v:479.5-480.45" *) pipe_result_e2_w : _03_;
  assign _05_ = \__MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:477.9-477.39|./core/riscv_issue.v:477.5-478.45" *) pipe_result_e2_w : _02_;
  assign _03_ = \__MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:473.9-473.39|./core/riscv_issue.v:473.5-474.45" *) csr_writeback_exception_addr_o : issue_rb_value_w;
  assign _02_ = \__MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:471.9-471.39|./core/riscv_issue.v:471.5-472.45" *) csr_writeback_exception_addr_o : issue_ra_value_w;
  assign _07_ = \__MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:399.14-402.40|./core/riscv_issue.v:399.10-409.8" *) 1'h1 : 1'h0;
  assign div_opcode_valid_o = \__MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:396.9-396.65|./core/riscv_issue.v:396.5-409.8" *) 1'h0 : _07_;
  assign _08_ = \__MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:392.9-392.91|./core/riscv_issue.v:392.5-393.37" *) 32'd4294967295 : _04_;
  assign _04_ = \__MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:388.9-388.40|./core/riscv_issue.v:388.5-389.43" *) _26_ : 32'd0;
  assign _27_ = pipe_csr_wb_w ? (* src = "./core/riscv_issue.v:359.10-359.23|./core/riscv_issue.v:359.6-360.27" *) 1'h0 : 1'hx;
  assign _28_ = \__MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:357.10-357.43|./core/riscv_issue.v:357.6-360.27" *) 1'h1 : _27_;
  assign _00_ = pipe_squash_e1_e2_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:355.10-355.29|./core/riscv_issue.v:355.6-360.27" *) 1'h0 : _28_;
  assign _29_ = writeback_div_valid_i ? (* src = "./core/riscv_issue.v:347.10-347.31|./core/riscv_issue.v:347.6-348.27" *) 1'h0 : 1'hx;
  assign _30_ = \__MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:345.10-345.43|./core/riscv_issue.v:345.6-348.27" *) 1'h1 : _29_;
  assign _01_ = pipe_squash_e1_e2_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_issue.v:343.10-343.29|./core/riscv_issue.v:343.6-348.27" *) 1'h0 : _30_;
  assign branch_priv_o = branch_csr_request_i ? (* src = "./core/riscv_issue.v:172.10-172.30|./core/riscv_issue.v:172.6-173.35" *) branch_csr_priv_i : priv_x_q;
  assign _26_ = $signed(_22_) < 0 ? 1'h1 << - _22_ : 1'h1 >> _22_;
  wire [31:0] _99_ = _08_;
  assign _31_ = _99_[fetch_instr_i[11:7] +: 1];
  wire [31:0] _100_ = _08_;
  assign _32_ = _100_[fetch_instr_i[19:15] +: 1];
  wire [31:0] _101_ = _08_;
  assign _33_ = _101_[fetch_instr_i[24:20] +: 1];
  assign branch_pc_o = branch_csr_request_i ? (* src = "./core/riscv_issue.v:182.31-182.92" *) branch_csr_pc_i : branch_d_exec_pc_i;
  assign issue_fault_w = fetch_fault_fetch_i ? (* src = "./core/riscv_issue.v:235.30-236.74" *) 6'h11 : _34_;
  assign _34_ = fetch_fault_page_i ? (* src = "./core/riscv_issue.v:236.41-236.74" *) 6'h1c : 6'h00;
  assign fetch_accept_o = opcode_valid_w ? (* src = "./core/riscv_issue.v:418.31-418.92" *) csr_opcode_valid_o : 1'h1;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_issue.v:243.1-320.2" *)
  \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  u_pipe_ctrl (
    .__MUX_procmux7238__WIRE_squash_wb_i(\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7238__WIRE_squash_wb_i ),
    .\__MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y ),
    .\__MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y ),
    .__MUX_procmux7298__WIRE_squash_e1_e2_w(\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7298__WIRE_squash_e1_e2_w ),
    .__MUX_procmux7307__WIRE_procmux7308_CTRL(\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7307__WIRE_procmux7308_CTRL ),
    .\__MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y ),
    .\__MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y ),
    .\__MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y ),
    .__MUX_procmux7330__WIRE_procmux7331_CMP(\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7330__WIRE_procmux7331_CMP ),
    .__MUX_procmux7333__WIRE_ctrl_e1_q(\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7333__WIRE_ctrl_e1_q ),
    .\__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y ),
    .__MUX_procmux7402__WIRE_csr_e1_w(\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7402__WIRE_csr_e1_w ),
    .__MUX_procmux7405__WIRE_div_e1_w(\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7405__WIRE_div_e1_w ),
    .\__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y ),
    .\__MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y ),
    .\__MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w (\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w ),
    .alu_result_e1_i(writeback_exec_value_i),
    .branch_e1_o(pipe_branch_e1_w),
    .clk_i(clk_i),
    .csr_result_exception_e1_i(csr_result_e1_exception_i),
    .csr_result_value_e1_i(csr_result_e1_value_i),
    .csr_result_wdata_e1_i(csr_result_e1_wdata_i),
    .csr_result_write_e1_i(csr_result_e1_write_i),
    .csr_waddr_wb_o(csr_writeback_waddr_o),
    .csr_wb_o(pipe_csr_wb_w),
    .csr_wdata_wb_o(csr_writeback_wdata_o),
    .csr_write_wb_o(csr_writeback_write_o),
    .div_complete_i(writeback_div_valid_i),
    .div_result_i(writeback_div_value_i),
    .exception_wb_o(csr_writeback_exception_o),
    .issue_accept_i(div_opcode_valid_o),
    .issue_branch_i(fetch_instr_branch_i),
    .issue_branch_taken_i(branch_d_exec_request_i),
    .issue_branch_target_i(branch_d_exec_pc_i),
    .issue_csr_i(fetch_instr_csr_i),
    .issue_div_i(fetch_instr_div_i),
    .issue_exception_i(issue_fault_w),
    .issue_lsu_i(fetch_instr_lsu_i),
    .issue_mul_i(fetch_instr_mul_i),
    .issue_opcode_i(fetch_instr_i),
    .issue_operand_ra_i(csr_opcode_ra_operand_o),
    .issue_operand_rb_i(csr_opcode_rb_operand_o),
    .issue_pc_i(fetch_pc_i),
    .issue_rd_i(fetch_instr_i[11:7]),
    .issue_rd_valid_i(fetch_instr_rd_valid_i),
    .issue_stall_i(exec_hold_o),
    .issue_valid_i(div_opcode_valid_o),
    .load_e1_o(pipe_load_e1_w),
    .load_e2_o(pipe_load_e2_w),
    .mem_complete_i(writeback_mem_valid_i),
    .mem_exception_e2_i(writeback_mem_exception_i),
    .mem_result_e2_i(writeback_mem_value_i),
    .metaReset_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl(metaReset_paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue),
    .mul_e1_o(pipe_mul_e1_w),
    .mul_e2_o(pipe_mul_e2_w),
    .mul_result_e2_i(writeback_mul_value_i),
    .opcode_e1_o(pipe_opcode_e1_w),
    .opcode_wb_o(pipe_opc_wb_w),
    .operand_ra_e1_o(pipe_operand_ra_e1_w),
    .operand_ra_wb_o(pipe_ra_val_wb_w),
    .operand_rb_e1_o(pipe_operand_rb_e1_w),
    .operand_rb_wb_o(pipe_rb_val_wb_w),
    .pc_e1_o(pipe_pc_e1_w),
    .pc_wb_o(csr_writeback_exception_pc_o),
    .rd_e1_o(pipe_rd_e1_w),
    .rd_e2_o(pipe_rd_e2_w),
    .rd_wb_o(pipe_rd_wb_w),
    .result_e2_o(pipe_result_e2_w),
    .result_wb_o(csr_writeback_exception_addr_o),
    .rst_i(rst_i),
    .squash_e1_e2_i(1'h0),
    .squash_e1_e2_o(pipe_squash_e1_e2_w),
    .squash_wb_i(1'h0),
    .stall_o(exec_hold_o),
    .store_e1_o(pipe_store_e1_w),
    .take_interrupt_i(take_interrupt_i),
    .valid_wb_o(pipe_valid_wb_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_issue.v:435.1-449.2" *)
  \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  u_regfile (
    .__MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861(\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 ),
    .clk_i(clk_i),
    .\metaReset_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000 (metaReset_paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue),
    .ra0_i(fetch_instr_i[19:15]),
    .ra0_value_o(issue_ra_value_w),
    .rb0_i(fetch_instr_i[24:20]),
    .rb0_value_o(issue_rb_value_w),
    .rd0_i(pipe_rd_wb_w),
    .rd0_value_i(csr_writeback_exception_addr_o),
    .rst_i(rst_i)
  );
  assign \__MUX_ternary/core/riscv_issuev418130__WIRE_opcode_valid_w  = opcode_valid_w;
  assign \__MUX_ternary/core/riscv_issuev23662__WIRE_fetch_fault_page_i  = fetch_fault_page_i;
  assign \__MUX_ternary/core/riscv_issuev23563__WIRE_fetch_fault_fetch_i  = fetch_fault_fetch_i;
  assign __MUX_procmux5558__WIRE_branch_csr_request_i = branch_csr_request_i;
  assign __MUX_procmux5550__WIRE_writeback_div_valid_i = writeback_div_valid_i;
  assign __MUX_procmux5548__WIRE_pipe_squash_e1_e2_w = pipe_squash_e1_e2_w;
  assign __MUX_procmux5542__WIRE_pipe_csr_wb_w = pipe_csr_wb_w;
  assign csr_opcode_opcode_o = fetch_instr_i;
  assign csr_opcode_pc_o = fetch_pc_i;
  assign csr_opcode_ra_idx_o = fetch_instr_i[19:15];
  assign csr_opcode_rb_idx_o = fetch_instr_i[24:20];
  assign csr_opcode_rd_idx_o = fetch_instr_i[11:7];
  assign exec_opcode_valid_o = div_opcode_valid_o;
  assign lsu_opcode_invalid_o = 1'h0;
  assign lsu_opcode_opcode_o = fetch_instr_i;
  assign lsu_opcode_pc_o = fetch_pc_i;
  assign lsu_opcode_ra_idx_o = fetch_instr_i[19:15];
  assign lsu_opcode_ra_operand_o = csr_opcode_ra_operand_o;
  assign lsu_opcode_rb_idx_o = fetch_instr_i[24:20];
  assign lsu_opcode_rb_operand_o = csr_opcode_rb_operand_o;
  assign lsu_opcode_rd_idx_o = fetch_instr_i[11:7];
  assign lsu_opcode_valid_o = csr_opcode_valid_o;
  assign mul_hold_o = exec_hold_o;
  assign mul_opcode_invalid_o = 1'h0;
  assign mul_opcode_opcode_o = fetch_instr_i;
  assign mul_opcode_pc_o = fetch_pc_i;
  assign mul_opcode_ra_idx_o = fetch_instr_i[19:15];
  assign mul_opcode_ra_operand_o = csr_opcode_ra_operand_o;
  assign mul_opcode_rb_idx_o = fetch_instr_i[24:20];
  assign mul_opcode_rb_operand_o = csr_opcode_rb_operand_o;
  assign mul_opcode_rd_idx_o = fetch_instr_i[11:7];
  assign mul_opcode_valid_o = div_opcode_valid_o;
  assign opcode_invalid_o = 1'h0;
  assign opcode_opcode_o = fetch_instr_i;
  assign opcode_pc_o = fetch_pc_i;
  assign opcode_ra_idx_o = fetch_instr_i[19:15];
  assign opcode_ra_operand_o = csr_opcode_ra_operand_o;
  assign opcode_rb_idx_o = fetch_instr_i[24:20];
  assign opcode_rb_operand_o = csr_opcode_rb_operand_o;
  assign opcode_rd_idx_o = fetch_instr_i[11:7];
endmodule

(* hdlname = "\\riscv_pipe_ctrl" *)
(* src = "./core/riscv_pipe_ctrl.v:41.1-477.10" *)
module \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl (clk_i, rst_i, issue_valid_i, issue_accept_i, issue_stall_i, issue_lsu_i, issue_csr_i, issue_div_i, issue_mul_i, issue_branch_i, issue_rd_valid_i, issue_rd_i, issue_exception_i, take_interrupt_i, issue_branch_taken_i, issue_branch_target_i, issue_pc_i, issue_opcode_i, issue_operand_ra_i, issue_operand_rb_i, alu_result_e1_i
, csr_result_value_e1_i, csr_result_write_e1_i, csr_result_wdata_e1_i, csr_result_exception_e1_i, load_e1_o, store_e1_o, mul_e1_o, branch_e1_o, rd_e1_o, pc_e1_o, opcode_e1_o, operand_ra_e1_o, operand_rb_e1_o, mem_complete_i, mem_result_e2_i, mem_exception_e2_i, mul_result_e2_i, load_e2_o, mul_e2_o, rd_e2_o, result_e2_o
, div_complete_i, div_result_i, valid_wb_o, csr_wb_o, rd_wb_o, result_wb_o, pc_wb_o, opcode_wb_o, operand_ra_wb_o, operand_rb_wb_o, exception_wb_o, csr_write_wb_o, csr_waddr_wb_o, csr_wdata_wb_o, stall_o, squash_e1_e2_o, squash_e1_e2_i, squash_wb_i, __MUX_procmux7307__WIRE_procmux7308_CTRL, \__MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y , \__MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y 
, \__MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y , __MUX_procmux7330__WIRE_procmux7331_CMP, __MUX_procmux7333__WIRE_ctrl_e1_q, \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y , __MUX_procmux7402__WIRE_csr_e1_w, __MUX_procmux7405__WIRE_div_e1_w, __MUX_procmux7238__WIRE_squash_wb_i, \__MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y , __MUX_procmux7298__WIRE_squash_e1_e2_w, \__MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w , \__MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y , \__MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y , \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y , metaReset_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl);
  (* src = "./core/riscv_pipe_ctrl.v:314.1-323.4" *)
  wire [31:0] _000_;
  (* src = "./core/riscv_pipe_ctrl.v:185.25-185.56" *)
  wire _001_;
  (* src = "./core/riscv_pipe_ctrl.v:185.25-185.76" *)
  wire _002_;
  (* src = "./core/riscv_pipe_ctrl.v:186.24-186.55" *)
  wire _003_;
  (* src = "./core/riscv_pipe_ctrl.v:186.24-186.75" *)
  wire _004_;
  (* src = "./core/riscv_pipe_ctrl.v:187.26-187.57" *)
  wire _005_;
  (* src = "./core/riscv_pipe_ctrl.v:188.26-188.57" *)
  wire _006_;
  (* src = "./core/riscv_pipe_ctrl.v:189.26-189.57" *)
  wire _007_;
  (* src = "./core/riscv_pipe_ctrl.v:190.23-190.57" *)
  wire _008_;
  (* src = "./core/riscv_pipe_ctrl.v:191.21-191.57" *)
  wire _009_;
  (* src = "./core/riscv_pipe_ctrl.v:332.64-332.111" *)
  wire _010_;
  (* src = "./core/riscv_pipe_ctrl.v:181.11-181.42" *)
  wire _011_;
  (* src = "./core/riscv_pipe_ctrl.v:319.9-319.42" *)
  wire _012_;
  (* src = "./core/riscv_pipe_ctrl.v:328.30-328.56" *)
  wire _013_;
  (* src = "./core/riscv_pipe_ctrl.v:328.30-328.68" *)
  wire _014_;
  (* src = "./core/riscv_pipe_ctrl.v:332.27-332.58" *)
  wire _015_;
  (* src = "./core/riscv_pipe_ctrl.v:337.9-337.53" *)
  wire _016_;
  (* src = "./core/riscv_pipe_ctrl.v:446.30-446.56" *)
  wire _017_;
  (* src = "./core/riscv_pipe_ctrl.v:446.30-446.68" *)
  wire _018_;
  (* src = "./core/riscv_pipe_ctrl.v:319.47-319.75" *)
  wire _019_;
  (* src = "./core/riscv_pipe_ctrl.v:138.53-138.87" *)
  wire _020_;
  (* src = "./core/riscv_pipe_ctrl.v:181.47-181.82" *)
  wire _021_;
  (* src = "./core/riscv_pipe_ctrl.v:184.26-184.82" *)
  wire _022_;
  (* src = "./core/riscv_pipe_ctrl.v:185.59-185.76" *)
  wire _023_;
  (* src = "./core/riscv_pipe_ctrl.v:186.38-186.55" *)
  wire _024_;
  (* src = "./core/riscv_pipe_ctrl.v:312.37-312.51" *)
  wire _025_;
  (* src = "./core/riscv_pipe_ctrl.v:328.60-328.68" *)
  wire _026_;
  (* src = "./core/riscv_pipe_ctrl.v:332.43-332.58" *)
  wire _027_;
  (* src = "./core/riscv_pipe_ctrl.v:332.96-332.111" *)
  wire _028_;
  (* src = "./core/riscv_pipe_ctrl.v:184.28-184.53" *)
  wire _029_;
  (* src = "./core/riscv_pipe_ctrl.v:184.28-184.67" *)
  wire _030_;
  (* src = "./core/riscv_pipe_ctrl.v:184.28-184.81" *)
  wire _031_;
  wire [5:0] _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  wire [31:0] _036_;
  wire [31:0] _037_;
  wire [31:0] _038_;
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire _041_;
  wire [9:0] _042_;
  wire [9:0] _043_;
  wire _044_;
  wire [5:0] _045_;
  wire _046_;
  wire [5:0] _047_;
  wire [5:0] _048_;
  wire [5:0] _049_;
  wire [31:0] _050_;
  wire [31:0] _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire _055_;
  wire [9:0] _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire [31:0] _060_;
  wire [31:0] _061_;
  wire [31:0] _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire [31:0] _073_;
  wire [31:0] _074_;
  wire [31:0] _075_;
  wire [31:0] _076_;
  wire [5:0] _077_;
  (* src = "./core/riscv_pipe_ctrl.v:200.24-201.59" *)
  wire [5:0] _078_;
  (* src = "./core/riscv_pipe_ctrl.v:201.24-201.59" *)
  wire [5:0] _079_;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7238__WIRE_squash_wb_i;
  wire __MUX_procmux7238__WIRE_squash_wb_i;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y ;
  wire \__MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y ;
  wire \__MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7298__WIRE_squash_e1_e2_w;
  wire __MUX_procmux7298__WIRE_squash_e1_e2_w;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7307__WIRE_procmux7308_CTRL;
  wire __MUX_procmux7307__WIRE_procmux7308_CTRL;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y ;
  wire \__MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y ;
  wire \__MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y ;
  wire \__MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7330__WIRE_procmux7331_CMP;
  wire __MUX_procmux7330__WIRE_procmux7331_CMP;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7333__WIRE_ctrl_e1_q;
  wire __MUX_procmux7333__WIRE_ctrl_e1_q;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y ;
  wire \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7402__WIRE_csr_e1_w;
  wire __MUX_procmux7402__WIRE_csr_e1_w;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7405__WIRE_div_e1_w;
  wire __MUX_procmux7405__WIRE_div_e1_w;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y ;
  wire \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y ;
  wire \__MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w ;
  wire \__MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w ;
  (* src = "./core/riscv_pipe_ctrl.v:216.8-216.16" *)
  reg alu_e1_w;
  (* src = "./core/riscv_pipe_ctrl.v:77.22-77.37" *)
  input [31:0] alu_result_e1_i;
  wire [31:0] alu_result_e1_i;
  (* src = "./core/riscv_pipe_ctrl.v:89.22-89.33" *)
  output branch_e1_o;
  reg branch_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:138.6-138.25" *)
  wire branch_misaligned_w;
  (* src = "./core/riscv_pipe_ctrl.v:53.22-53.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_pipe_ctrl.v:219.8-219.16" *)
  reg csr_e1_w;
  (* src = "./core/riscv_pipe_ctrl.v:83.22-83.47" *)
  input [5:0] csr_result_exception_e1_i;
  wire [5:0] csr_result_exception_e1_i;
  (* src = "./core/riscv_pipe_ctrl.v:80.22-80.43" *)
  input [31:0] csr_result_value_e1_i;
  wire [31:0] csr_result_value_e1_i;
  (* src = "./core/riscv_pipe_ctrl.v:82.22-82.43" *)
  input [31:0] csr_result_wdata_e1_i;
  wire [31:0] csr_result_wdata_e1_i;
  (* src = "./core/riscv_pipe_ctrl.v:81.22-81.43" *)
  input csr_result_write_e1_i;
  wire csr_result_write_e1_i;
  (* src = "./core/riscv_pipe_ctrl.v:123.22-123.36" *)
  output [11:0] csr_waddr_wb_o;
  wire [11:0] csr_waddr_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:114.22-114.30" *)
  output csr_wb_o;
  wire csr_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:235.25-235.39" *)
  reg [31:0] csr_wdata_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:124.22-124.36" *)
  output [31:0] csr_wdata_wb_o;
  reg [31:0] csr_wdata_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:234.25-234.36" *)
  reg csr_wr_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:122.22-122.36" *)
  output csr_write_wb_o;
  reg csr_write_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:158.18-158.27" *)
  wire [9:0] ctrl_e1_q;
  (* src = "./core/riscv_pipe_ctrl.v:233.18-233.27" *)
  reg [9:0] ctrl_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:359.18-359.27" *)
  (* unused_bits = "0 1 2 4 5 6 8 9" *)
  reg [9:0] ctrl_wb_q;
  (* src = "./core/riscv_pipe_ctrl.v:109.22-109.36" *)
  input div_complete_i;
  wire div_complete_i;
  (* src = "./core/riscv_pipe_ctrl.v:220.8-220.16" *)
  reg div_e1_w;
  (* src = "./core/riscv_pipe_ctrl.v:110.22-110.34" *)
  input [31:0] div_result_i;
  wire [31:0] div_result_i;
  (* src = "./core/riscv_pipe_ctrl.v:164.14-164.28" *)
  reg [5:0] exception_e1_q;
  (* src = "./core/riscv_pipe_ctrl.v:242.14-242.28" *)
  reg [5:0] exception_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:334.13-334.27" *)
  wire [5:0] exception_e2_r;
  (* src = "./core/riscv_pipe_ctrl.v:121.22-121.36" *)
  output [5:0] exception_wb_o;
  reg [5:0] exception_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:58.22-58.36" *)
  input issue_accept_i;
  wire issue_accept_i;
  (* src = "./core/riscv_pipe_ctrl.v:64.22-64.36" *)
  input issue_branch_i;
  wire issue_branch_i;
  (* src = "./core/riscv_pipe_ctrl.v:69.22-69.42" *)
  input issue_branch_taken_i;
  wire issue_branch_taken_i;
  (* src = "./core/riscv_pipe_ctrl.v:70.22-70.43" *)
  input [31:0] issue_branch_target_i;
  wire [31:0] issue_branch_target_i;
  (* src = "./core/riscv_pipe_ctrl.v:61.22-61.33" *)
  input issue_csr_i;
  wire issue_csr_i;
  (* src = "./core/riscv_pipe_ctrl.v:62.22-62.33" *)
  input issue_div_i;
  wire issue_div_i;
  (* src = "./core/riscv_pipe_ctrl.v:67.22-67.39" *)
  input [5:0] issue_exception_i;
  wire [5:0] issue_exception_i;
  (* src = "./core/riscv_pipe_ctrl.v:60.22-60.33" *)
  input issue_lsu_i;
  wire issue_lsu_i;
  (* src = "./core/riscv_pipe_ctrl.v:63.22-63.33" *)
  input issue_mul_i;
  wire issue_mul_i;
  (* src = "./core/riscv_pipe_ctrl.v:72.22-72.36" *)
  input [31:0] issue_opcode_i;
  wire [31:0] issue_opcode_i;
  (* src = "./core/riscv_pipe_ctrl.v:73.22-73.40" *)
  input [31:0] issue_operand_ra_i;
  wire [31:0] issue_operand_ra_i;
  (* src = "./core/riscv_pipe_ctrl.v:74.22-74.40" *)
  input [31:0] issue_operand_rb_i;
  wire [31:0] issue_operand_rb_i;
  (* src = "./core/riscv_pipe_ctrl.v:71.22-71.32" *)
  input [31:0] issue_pc_i;
  wire [31:0] issue_pc_i;
  (* src = "./core/riscv_pipe_ctrl.v:66.22-66.32" *)
  input [4:0] issue_rd_i;
  wire [4:0] issue_rd_i;
  (* src = "./core/riscv_pipe_ctrl.v:65.22-65.38" *)
  input issue_rd_valid_i;
  wire issue_rd_valid_i;
  (* src = "./core/riscv_pipe_ctrl.v:59.22-59.35" *)
  input issue_stall_i;
  wire issue_stall_i;
  (* src = "./core/riscv_pipe_ctrl.v:57.22-57.35" *)
  input issue_valid_i;
  wire issue_valid_i;
  (* src = "./core/riscv_pipe_ctrl.v:86.22-86.31" *)
  output load_e1_o;
  reg load_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:103.22-103.31" *)
  output load_e2_o;
  wire load_e2_o;
  (* src = "./core/riscv_pipe_ctrl.v:325.8-325.23" *)
  wire load_store_e2_w;
  (* src = "./core/riscv_pipe_ctrl.v:97.22-97.36" *)
  input mem_complete_i;
  wire mem_complete_i;
  (* src = "./core/riscv_pipe_ctrl.v:99.22-99.40" *)
  input [5:0] mem_exception_e2_i;
  wire [5:0] mem_exception_e2_i;
  (* src = "./core/riscv_pipe_ctrl.v:98.22-98.37" *)
  input [31:0] mem_result_e2_i;
  wire [31:0] mem_result_e2_i;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl;
  wire metaReset_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl;
  (* src = "./core/riscv_pipe_ctrl.v:88.22-88.30" *)
  output mul_e1_o;
  reg mul_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:104.22-104.30" *)
  output mul_e2_o;
  wire mul_e2_o;
  (* src = "./core/riscv_pipe_ctrl.v:100.22-100.37" *)
  input [31:0] mul_result_e2_i;
  wire [31:0] mul_result_e2_i;
  (* src = "./core/riscv_pipe_ctrl.v:92.22-92.33" *)
  output [31:0] opcode_e1_o;
  reg [31:0] opcode_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:239.25-239.36" *)
  reg [31:0] opcode_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:118.22-118.33" *)
  output [31:0] opcode_wb_o;
  reg [31:0] opcode_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:93.22-93.37" *)
  output [31:0] operand_ra_e1_o;
  reg [31:0] operand_ra_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:240.25-240.40" *)
  reg [31:0] operand_ra_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:119.22-119.37" *)
  output [31:0] operand_ra_wb_o;
  reg [31:0] operand_ra_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:94.22-94.37" *)
  output [31:0] operand_rb_e1_o;
  reg [31:0] operand_rb_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:241.25-241.40" *)
  reg [31:0] operand_rb_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:120.22-120.37" *)
  output [31:0] operand_rb_wb_o;
  reg [31:0] operand_rb_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:91.22-91.29" *)
  output [31:0] pc_e1_o;
  reg [31:0] pc_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:237.25-237.32" *)
  reg [31:0] pc_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:117.22-117.29" *)
  output [31:0] pc_wb_o;
  reg [31:0] pc_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:90.22-90.29" *)
  output [4:0] rd_e1_o;
  wire [4:0] rd_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:105.22-105.29" *)
  output [4:0] rd_e2_o;
  wire [4:0] rd_e2_o;
  (* src = "./core/riscv_pipe_ctrl.v:115.22-115.29" *)
  output [4:0] rd_wb_o;
  wire [4:0] rd_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:106.22-106.33" *)
  output [31:0] result_e2_o;
  wire [31:0] result_e2_o;
  (* src = "./core/riscv_pipe_ctrl.v:236.25-236.36" *)
  reg [31:0] result_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:116.22-116.33" *)
  output [31:0] result_wb_o;
  reg [31:0] result_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:54.22-54.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_pipe_ctrl.v:128.22-128.36" *)
  input squash_e1_e2_i;
  wire squash_e1_e2_i;
  (* src = "./core/riscv_pipe_ctrl.v:127.22-127.36" *)
  output squash_e1_e2_o;
  wire squash_e1_e2_o;
  (* src = "./core/riscv_pipe_ctrl.v:345.5-345.19" *)
  reg squash_e1_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:137.6-137.20" *)
  wire squash_e1_e2_w;
  (* src = "./core/riscv_pipe_ctrl.v:129.22-129.33" *)
  input squash_wb_i;
  wire squash_wb_i;
  (* src = "./core/riscv_pipe_ctrl.v:126.22-126.29" *)
  output stall_o;
  wire stall_o;
  (* src = "./core/riscv_pipe_ctrl.v:87.22-87.32" *)
  output store_e1_o;
  reg store_e1_o;
  (* src = "./core/riscv_pipe_ctrl.v:68.22-68.38" *)
  input take_interrupt_i;
  wire take_interrupt_i;
  (* src = "./core/riscv_pipe_ctrl.v:157.25-157.35" *)
  reg valid_e1_q;
  (* src = "./core/riscv_pipe_ctrl.v:232.25-232.35" *)
  reg valid_e2_q;
  (* src = "./core/riscv_pipe_ctrl.v:312.6-312.16" *)
  wire valid_e2_w;
  (* src = "./core/riscv_pipe_ctrl.v:113.22-113.32" *)
  output valid_wb_o;
  wire valid_wb_o;
  (* src = "./core/riscv_pipe_ctrl.v:358.25-358.35" *)
  reg valid_wb_q;
  assign _001_ = issue_lsu_i & (* src = "./core/riscv_pipe_ctrl.v:185.25-185.56" *) issue_rd_valid_i;
  assign _002_ = _001_ & (* src = "./core/riscv_pipe_ctrl.v:185.25-185.76" *) _023_;
  assign _003_ = issue_lsu_i & (* src = "./core/riscv_pipe_ctrl.v:186.24-186.55" *) _024_;
  assign _004_ = _003_ & (* src = "./core/riscv_pipe_ctrl.v:186.24-186.75" *) _023_;
  assign _005_ = issue_csr_i & (* src = "./core/riscv_pipe_ctrl.v:187.26-187.57" *) _023_;
  assign _006_ = issue_div_i & (* src = "./core/riscv_pipe_ctrl.v:188.26-188.57" *) _023_;
  assign _007_ = issue_mul_i & (* src = "./core/riscv_pipe_ctrl.v:189.26-189.57" *) _023_;
  assign _008_ = issue_branch_i & (* src = "./core/riscv_pipe_ctrl.v:190.23-190.57" *) _023_;
  assign _009_ = issue_rd_valid_i & (* src = "./core/riscv_pipe_ctrl.v:191.21-191.57" *) _023_;
  assign rd_e1_o = { ctrl_e1_q[7], ctrl_e1_q[7], ctrl_e1_q[7], ctrl_e1_q[7], ctrl_e1_q[7] } & (* src = "./core/riscv_pipe_ctrl.v:223.26-223.63" *) opcode_e1_o[11:7];
  assign valid_e2_w = valid_e2_q & (* src = "./core/riscv_pipe_ctrl.v:312.24-312.51" *) _025_;
  assign rd_e2_o = { _014_, _014_, _014_, _014_, _014_ } & (* src = "./core/riscv_pipe_ctrl.v:328.26-328.91" *) opcode_e2_q[11:7];
  assign _010_ = load_store_e2_w & (* src = "./core/riscv_pipe_ctrl.v:332.64-332.111" *) _028_;
  assign valid_wb_o = valid_wb_q & (* src = "./core/riscv_pipe_ctrl.v:444.26-444.53" *) _025_;
  assign csr_wb_o = ctrl_wb_q[3] & (* src = "./core/riscv_pipe_ctrl.v:445.26-445.55" *) _025_;
  assign rd_wb_o = { _018_, _018_, _018_, _018_, _018_ } & (* src = "./core/riscv_pipe_ctrl.v:446.26-446.91" *) opcode_wb_o[11:7];
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) valid_e2_q <= 1'h0;
    else if (!issue_stall_i) valid_e2_q <= _059_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) ctrl_e2_q <= 10'h000;
    else if (!issue_stall_i) ctrl_e2_q <= _056_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_wr_e2_q <= 1'h0;
    else if (!issue_stall_i) csr_wr_e2_q <= _055_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_wdata_e2_q <= 32'd0;
    else if (!issue_stall_i) csr_wdata_e2_q <= _054_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) pc_e2_q <= 32'd0;
    else if (!issue_stall_i) pc_e2_q <= _053_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) opcode_e2_q <= 32'd0;
    else if (!issue_stall_i) opcode_e2_q <= _052_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) operand_ra_e2_q <= 32'd0;
    else if (!issue_stall_i) operand_ra_e2_q <= _051_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) operand_rb_e2_q <= 32'd0;
    else if (!issue_stall_i) operand_rb_e2_q <= _050_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) exception_e2_q <= 6'h00;
    else if (!issue_stall_i) exception_e2_q <= _049_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) exception_e1_q <= 6'h00;
    else if (!issue_stall_i) exception_e1_q <= _077_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) valid_e1_q <= 1'h0;
    else if (!issue_stall_i) valid_e1_q <= _063_;
  reg \ctrl_e1_q_reg[7] ;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) \ctrl_e1_q_reg[7]  <= 1'h0;
    else if (!issue_stall_i) \ctrl_e1_q_reg[7]  <= _064_;
  assign ctrl_e1_q[7] = \ctrl_e1_q_reg[7] ;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_e1_o <= 1'h0;
    else if (!issue_stall_i) branch_e1_o <= _065_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mul_e1_o <= 1'h0;
    else if (!issue_stall_i) mul_e1_o <= _066_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) div_e1_w <= 1'h0;
    else if (!issue_stall_i) div_e1_w <= _067_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_e1_w <= 1'h0;
    else if (!issue_stall_i) csr_e1_w <= _068_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) store_e1_o <= 1'h0;
    else if (!issue_stall_i) store_e1_o <= _069_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) load_e1_o <= 1'h0;
    else if (!issue_stall_i) load_e1_o <= _070_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) alu_e1_w <= 1'h0;
    else if (!issue_stall_i) alu_e1_w <= _071_;
  reg \ctrl_e1_q_reg[8] ;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) \ctrl_e1_q_reg[8]  <= 1'h0;
    else if (!issue_stall_i) \ctrl_e1_q_reg[8]  <= _072_;
  assign ctrl_e1_q[8] = \ctrl_e1_q_reg[8] ;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) pc_e1_o <= 32'd0;
    else if (!issue_stall_i) pc_e1_o <= _075_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) operand_rb_e1_o <= 32'd0;
    else if (!issue_stall_i) operand_rb_e1_o <= _076_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) opcode_e1_o <= 32'd0;
    else if (!issue_stall_i) opcode_e1_o <= _074_;
  (* src = "./core/riscv_pipe_ctrl.v:166.1-214.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) operand_ra_e1_o <= 32'd0;
    else if (!issue_stall_i) operand_ra_e1_o <= _073_;
  (* src = "./core/riscv_pipe_ctrl.v:244.1-308.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) result_e2_q <= 32'd0;
    else if (!issue_stall_i) result_e2_q <= _062_;
  (* src = "./core/riscv_pipe_ctrl.v:347.1-351.38" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) squash_e1_e2_q <= 1'h0;
    else if (!issue_stall_i) squash_e1_e2_q <= squash_e1_e2_w;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) valid_wb_q <= 1'h0;
    else if (!issue_stall_i) valid_wb_q <= _046_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) ctrl_wb_q <= 10'h000;
    else if (!issue_stall_i) ctrl_wb_q <= _043_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_write_wb_o <= 1'h0;
    else if (!issue_stall_i) csr_write_wb_o <= _041_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) csr_wdata_wb_o <= 32'd0;
    else if (!issue_stall_i) csr_wdata_wb_o <= _040_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) result_wb_o <= 32'd0;
    else if (!issue_stall_i) result_wb_o <= _039_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) pc_wb_o <= 32'd0;
    else if (!issue_stall_i) pc_wb_o <= _036_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) opcode_wb_o <= 32'd0;
    else if (!issue_stall_i) opcode_wb_o <= _035_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) operand_ra_wb_o <= 32'd0;
    else if (!issue_stall_i) operand_ra_wb_o <= _034_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) operand_rb_wb_o <= 32'd0;
    else if (!issue_stall_i) operand_rb_wb_o <= _033_;
  (* src = "./core/riscv_pipe_ctrl.v:370.1-439.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) exception_wb_o <= 6'h00;
    else if (!issue_stall_i) exception_wb_o <= _032_;
  assign branch_misaligned_w = issue_branch_taken_i && (* src = "./core/riscv_pipe_ctrl.v:138.29-138.87" *) _020_;
  assign _011_ = issue_valid_i && (* src = "./core/riscv_pipe_ctrl.v:181.11-181.42" *) issue_accept_i;
  assign \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  = _011_ && (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82" *) _021_;
  assign \__MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y  = _012_ && (* src = "./core/riscv_pipe_ctrl.v:319.9-319.76" *) _019_;
  assign _012_ = $signed(32'd1) && (* src = "./core/riscv_pipe_ctrl.v:321.14-321.46" *) valid_e2_w;
  assign \__MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y  = _012_ && (* src = "./core/riscv_pipe_ctrl.v:321.14-321.62" *) ctrl_e2_q[5];
  assign _013_ = valid_e2_w && (* src = "./core/riscv_pipe_ctrl.v:328.30-328.56" *) ctrl_e2_q[7];
  assign _014_ = _013_ && (* src = "./core/riscv_pipe_ctrl.v:328.30-328.68" *) _026_;
  assign _015_ = div_e1_w && (* src = "./core/riscv_pipe_ctrl.v:332.27-332.58" *) _027_;
  assign _016_ = valid_e2_q && (* src = "./core/riscv_pipe_ctrl.v:337.9-337.53" *) _019_;
  assign \__MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y  = _016_ && (* src = "./core/riscv_pipe_ctrl.v:337.9-337.71" *) mem_complete_i;
  assign \__MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y  = valid_e2_w && (* src = "./core/riscv_pipe_ctrl.v:433.9-433.53" *) _019_;
  assign \__MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y  = valid_e2_w && (* src = "./core/riscv_pipe_ctrl.v:435.14-435.40" *) ctrl_e2_q[5];
  assign _017_ = valid_wb_o && (* src = "./core/riscv_pipe_ctrl.v:446.30-446.56" *) ctrl_wb_q[7];
  assign _018_ = _017_ && (* src = "./core/riscv_pipe_ctrl.v:446.30-446.68" *) _026_;
  assign \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  = squash_e1_e2_o || (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42" *) squash_e1_e2_i;
  assign stall_o = _015_ || (* src = "./core/riscv_pipe_ctrl.v:332.26-332.112" *) _010_;
  assign _019_ = ctrl_e2_q[1] || (* src = "./core/riscv_pipe_ctrl.v:433.24-433.52" *) ctrl_e2_q[2];
  assign _020_ = | (* src = "./core/riscv_pipe_ctrl.v:138.53-138.87" *) issue_branch_target_i[1:0];
  assign _021_ = ~ (* src = "./core/riscv_pipe_ctrl.v:181.47-181.82" *) \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y ;
  assign _022_ = ~ (* src = "./core/riscv_pipe_ctrl.v:184.26-184.82" *) _031_;
  assign _024_ = ~ (* src = "./core/riscv_pipe_ctrl.v:186.38-186.55" *) issue_rd_valid_i;
  assign _023_ = ~ (* src = "./core/riscv_pipe_ctrl.v:191.40-191.57" *) take_interrupt_i;
  assign _027_ = ~ (* src = "./core/riscv_pipe_ctrl.v:332.43-332.58" *) div_complete_i;
  assign _028_ = ~ (* src = "./core/riscv_pipe_ctrl.v:332.96-332.111" *) mem_complete_i;
  assign _025_ = ~ (* src = "./core/riscv_pipe_ctrl.v:445.41-445.55" *) issue_stall_i;
  assign _026_ = ~ (* src = "./core/riscv_pipe_ctrl.v:446.60-446.68" *) stall_o;
  assign _029_ = issue_lsu_i | (* src = "./core/riscv_pipe_ctrl.v:184.28-184.53" *) issue_csr_i;
  assign _030_ = _029_ | (* src = "./core/riscv_pipe_ctrl.v:184.28-184.67" *) issue_div_i;
  assign _031_ = _030_ | (* src = "./core/riscv_pipe_ctrl.v:184.28-184.81" *) issue_mul_i;
  assign load_store_e2_w = ctrl_e2_q[1] | (* src = "./core/riscv_pipe_ctrl.v:332.65-332.92" *) ctrl_e2_q[2];
  assign squash_e1_e2_o = squash_e1_e2_w | (* src = "./core/riscv_pipe_ctrl.v:353.25-353.56" *) squash_e1_e2_q;
  assign _032_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 6'h00 : exception_e2_r;
  assign _033_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 32'd0 : operand_rb_e2_q;
  assign _034_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 32'd0 : operand_ra_e2_q;
  assign _035_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 32'd0 : opcode_e2_q;
  assign _036_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 32'd0 : pc_e2_q;
  assign _037_ = \__MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:435.14-435.40|./core/riscv_pipe_ctrl.v:435.10-438.36" *) mul_result_e2_i : result_e2_q;
  assign _038_ = \__MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:433.9-433.53|./core/riscv_pipe_ctrl.v:433.5-438.36" *) mem_result_e2_i : _037_;
  assign _039_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 32'd0 : _038_;
  assign _040_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 32'd0 : csr_wdata_e2_q;
  assign _041_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 1'h0 : csr_wr_e2_q;
  assign _042_ = squash_e1_e2_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:421.9-421.24|./core/riscv_pipe_ctrl.v:421.5-424.38" *) { ctrl_e2_q[9:8], 1'h0, ctrl_e2_q[6:0] } : ctrl_e2_q;
  assign _043_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 10'h000 : _042_;
  assign _044_ = __MUX_procmux7307__WIRE_procmux7308_CTRL ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:0.0-0.0|./core/riscv_pipe_ctrl.v:405.5-415.12" *) 1'h0 : valid_e2_q;
  assign __MUX_procmux7307__WIRE_procmux7308_CTRL = | (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:0.0-0.0|./core/riscv_pipe_ctrl.v:405.5-415.12" *) _045_;
  assign _045_[0] = exception_e2_r == (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:0.0-0.0|./core/riscv_pipe_ctrl.v:405.5-415.12" *) 6'h14;
  assign _045_[1] = exception_e2_r == (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:0.0-0.0|./core/riscv_pipe_ctrl.v:405.5-415.12" *) 6'h15;
  assign _045_[2] = exception_e2_r == (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:0.0-0.0|./core/riscv_pipe_ctrl.v:405.5-415.12" *) 6'h16;
  assign _045_[3] = exception_e2_r == (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:0.0-0.0|./core/riscv_pipe_ctrl.v:405.5-415.12" *) 6'h17;
  assign _045_[4] = exception_e2_r == (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:0.0-0.0|./core/riscv_pipe_ctrl.v:405.5-415.12" *) 6'h1d;
  assign _045_[5] = exception_e2_r == (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:0.0-0.0|./core/riscv_pipe_ctrl.v:405.5-415.12" *) 6'h1f;
  assign _046_ = squash_wb_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:388.10-388.21|./core/riscv_pipe_ctrl.v:388.6-439.4" *) 1'h0 : _044_;
  assign exception_e2_r = \__MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:337.9-337.71|./core/riscv_pipe_ctrl.v:337.5-340.41" *) mem_exception_e2_i : exception_e2_q;
  assign _000_ = \__MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:321.14-321.62|./core/riscv_pipe_ctrl.v:321.10-322.39" *) mul_result_e2_i : result_e2_q;
  assign result_e2_o = \__MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:319.9-319.76|./core/riscv_pipe_ctrl.v:319.5-322.39" *) mem_result_e2_i : _000_;
  assign _047_ = __MUX_procmux7330__WIRE_procmux7331_CMP ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:294.14-294.29|./core/riscv_pipe_ctrl.v:294.10-300.54" *) exception_e1_q : csr_result_exception_e1_i;
  assign _048_ = ctrl_e1_q[8] ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:291.9-291.21|./core/riscv_pipe_ctrl.v:291.5-300.54" *) 6'h20 : _047_;
  assign _049_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 6'h00 : _048_;
  assign _050_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 32'd0 : operand_rb_e1_o;
  assign _051_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 32'd0 : operand_ra_e1_o;
  assign _052_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 32'd0 : opcode_e1_o;
  assign _053_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 32'd0 : pc_e1_o;
  assign _054_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 32'd0 : csr_result_wdata_e1_i;
  assign _055_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 1'h0 : csr_result_write_e1_i;
  assign _056_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 10'h000 : { valid_e1_q, ctrl_e1_q[8:7], branch_e1_o, mul_e1_o, div_e1_w, csr_e1_w, store_e1_o, load_e1_o, alu_e1_w };
  assign _057_ = __MUX_procmux7330__WIRE_procmux7331_CMP ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:294.14-294.29|./core/riscv_pipe_ctrl.v:294.10-300.54" *) 1'h0 : valid_e1_q;
  assign _058_ = ctrl_e1_q[8] ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:291.9-291.21|./core/riscv_pipe_ctrl.v:291.5-300.54" *) valid_e1_q : _057_;
  assign _059_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 1'h0 : _058_;
  assign _060_ = csr_e1_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:304.14-304.26|./core/riscv_pipe_ctrl.v:304.10-307.40" *) csr_result_value_e1_i : alu_result_e1_i;
  assign _061_ = div_e1_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:302.9-302.21|./core/riscv_pipe_ctrl.v:302.5-307.40" *) div_result_i : _060_;
  assign _062_ = \__MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:263.10-263.42|./core/riscv_pipe_ctrl.v:263.6-308.4" *) 32'd0 : _061_;
  assign _064_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _009_ : 1'h0;
  assign _065_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _008_ : 1'h0;
  assign _066_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _007_ : 1'h0;
  assign _067_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _006_ : 1'h0;
  assign _068_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _005_ : 1'h0;
  assign _069_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _004_ : 1'h0;
  assign _070_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _002_ : 1'h0;
  assign _071_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _022_ : 1'h0;
  assign _072_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) take_interrupt_i : 1'h0;
  assign _073_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) issue_operand_ra_i : 32'd0;
  assign _074_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) issue_opcode_i : 32'd0;
  assign _075_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) issue_pc_i : 32'd0;
  assign _076_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) issue_operand_rb_i : 32'd0;
  assign _063_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) 1'h1 : 1'h0;
  assign _077_ = \__MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_pipe_ctrl.v:181.10-181.82|./core/riscv_pipe_ctrl.v:181.6-214.4" *) _078_ : 6'h00;
  assign \__MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y  = | (* src = "./core/riscv_pipe_ctrl.v:200.25-200.43" *) issue_exception_i;
  assign __MUX_procmux7330__WIRE_procmux7331_CMP = | (* src = "./core/riscv_pipe_ctrl.v:294.14-294.29" *) exception_e1_q;
  assign squash_e1_e2_w = | (* src = "./core/riscv_pipe_ctrl.v:421.9-421.24" *) exception_e2_r;
  assign _078_ = \__MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y  ? (* src = "./core/riscv_pipe_ctrl.v:200.24-201.59" *) issue_exception_i : _079_;
  assign _079_ = branch_misaligned_w ? (* src = "./core/riscv_pipe_ctrl.v:201.24-201.59" *) 6'h10 : 6'h00;
  assign __MUX_procmux7298__WIRE_squash_e1_e2_w = squash_e1_e2_w;
  assign __MUX_procmux7238__WIRE_squash_wb_i = squash_wb_i;
  assign __MUX_procmux7333__WIRE_ctrl_e1_q = ctrl_e1_q[8];
  assign __MUX_procmux7402__WIRE_csr_e1_w = csr_e1_w;
  assign __MUX_procmux7405__WIRE_div_e1_w = div_e1_w;
  assign \__MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w  = branch_misaligned_w;
  assign csr_waddr_wb_o = opcode_wb_o[31:20];
  assign ctrl_e1_q[6:0] = { branch_e1_o, mul_e1_o, div_e1_w, csr_e1_w, store_e1_o, load_e1_o, alu_e1_w };
  assign ctrl_e1_q[9] = valid_e1_q;
  assign load_e2_o = ctrl_e2_q[1];
  assign mul_e2_o = ctrl_e2_q[5];
endmodule

(* hdlname = "\\riscv_mmu" *)
(* src = "./core/riscv_mmu.v:42.1-570.10" *)
module \$paramod$5e4052cc4990329a5c30a3b4865d340cb6b26aa9\riscv_mmu (clk_i, rst_i, priv_d_i, sum_i, mxr_i, flush_i, satp_i, fetch_in_rd_i, fetch_in_flush_i, fetch_in_invalidate_i, fetch_in_pc_i, fetch_in_priv_i, fetch_out_accept_i, fetch_out_valid_i, fetch_out_error_i, fetch_out_inst_i, lsu_in_addr_i, lsu_in_data_wr_i, lsu_in_rd_i, lsu_in_wr_i, lsu_in_cacheable_i
, lsu_in_req_tag_i, lsu_in_invalidate_i, lsu_in_writeback_i, lsu_in_flush_i, lsu_out_data_rd_i, lsu_out_accept_i, lsu_out_ack_i, lsu_out_error_i, lsu_out_resp_tag_i, fetch_in_accept_o, fetch_in_valid_o, fetch_in_error_o, fetch_in_inst_o, fetch_out_rd_o, fetch_out_flush_o, fetch_out_invalidate_o, fetch_out_pc_o, fetch_in_fault_o, lsu_in_data_rd_o, lsu_in_accept_o, lsu_in_ack_o
, lsu_in_error_o, lsu_in_resp_tag_o, lsu_out_addr_o, lsu_out_data_wr_o, lsu_out_rd_o, lsu_out_wr_o, lsu_out_cacheable_o, lsu_out_req_tag_o, lsu_out_invalidate_o, lsu_out_writeback_o, lsu_out_flush_o, lsu_in_load_fault_o, lsu_in_store_fault_o, metaReset_paramod5e4052cc4990329a5c30a3b4865d340cb6b26aa9riscv_mmu);
  (* src = "./core/riscv_mmu.v:56.22-56.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_mmu.v:88.22-88.39" *)
  output fetch_in_accept_o;
  wire fetch_in_accept_o;
  (* src = "./core/riscv_mmu.v:90.22-90.38" *)
  output fetch_in_error_o;
  wire fetch_in_error_o;
  (* src = "./core/riscv_mmu.v:96.22-96.38" *)
  output fetch_in_fault_o;
  wire fetch_in_fault_o;
  (* src = "./core/riscv_mmu.v:64.22-64.38" *)
  input fetch_in_flush_i;
  wire fetch_in_flush_i;
  (* src = "./core/riscv_mmu.v:91.22-91.37" *)
  output [31:0] fetch_in_inst_o;
  wire [31:0] fetch_in_inst_o;
  (* src = "./core/riscv_mmu.v:65.22-65.43" *)
  input fetch_in_invalidate_i;
  wire fetch_in_invalidate_i;
  (* src = "./core/riscv_mmu.v:66.22-66.35" *)
  input [31:0] fetch_in_pc_i;
  wire [31:0] fetch_in_pc_i;
  (* src = "./core/riscv_mmu.v:67.22-67.37" *)
  input [1:0] fetch_in_priv_i;
  wire [1:0] fetch_in_priv_i;
  (* src = "./core/riscv_mmu.v:63.22-63.35" *)
  input fetch_in_rd_i;
  wire fetch_in_rd_i;
  (* src = "./core/riscv_mmu.v:89.22-89.38" *)
  output fetch_in_valid_o;
  wire fetch_in_valid_o;
  (* src = "./core/riscv_mmu.v:68.22-68.40" *)
  input fetch_out_accept_i;
  wire fetch_out_accept_i;
  (* src = "./core/riscv_mmu.v:70.22-70.39" *)
  input fetch_out_error_i;
  wire fetch_out_error_i;
  (* src = "./core/riscv_mmu.v:93.22-93.39" *)
  output fetch_out_flush_o;
  wire fetch_out_flush_o;
  (* src = "./core/riscv_mmu.v:71.22-71.38" *)
  input [31:0] fetch_out_inst_i;
  wire [31:0] fetch_out_inst_i;
  (* src = "./core/riscv_mmu.v:94.22-94.44" *)
  output fetch_out_invalidate_o;
  wire fetch_out_invalidate_o;
  (* src = "./core/riscv_mmu.v:95.22-95.36" *)
  output [31:0] fetch_out_pc_o;
  wire [31:0] fetch_out_pc_o;
  (* src = "./core/riscv_mmu.v:92.22-92.36" *)
  output fetch_out_rd_o;
  wire fetch_out_rd_o;
  (* src = "./core/riscv_mmu.v:69.22-69.39" *)
  input fetch_out_valid_i;
  wire fetch_out_valid_i;
  (* src = "./core/riscv_mmu.v:61.22-61.29" *)
  input flush_i;
  wire flush_i;
  (* src = "./core/riscv_mmu.v:98.22-98.37" *)
  output lsu_in_accept_o;
  wire lsu_in_accept_o;
  (* src = "./core/riscv_mmu.v:99.22-99.34" *)
  output lsu_in_ack_o;
  wire lsu_in_ack_o;
  (* src = "./core/riscv_mmu.v:72.22-72.35" *)
  input [31:0] lsu_in_addr_i;
  wire [31:0] lsu_in_addr_i;
  (* src = "./core/riscv_mmu.v:76.22-76.40" *)
  input lsu_in_cacheable_i;
  wire lsu_in_cacheable_i;
  (* src = "./core/riscv_mmu.v:97.22-97.38" *)
  output [31:0] lsu_in_data_rd_o;
  wire [31:0] lsu_in_data_rd_o;
  (* src = "./core/riscv_mmu.v:73.22-73.38" *)
  input [31:0] lsu_in_data_wr_i;
  wire [31:0] lsu_in_data_wr_i;
  (* src = "./core/riscv_mmu.v:100.22-100.36" *)
  output lsu_in_error_o;
  wire lsu_in_error_o;
  (* src = "./core/riscv_mmu.v:80.22-80.36" *)
  input lsu_in_flush_i;
  wire lsu_in_flush_i;
  (* src = "./core/riscv_mmu.v:78.22-78.41" *)
  input lsu_in_invalidate_i;
  wire lsu_in_invalidate_i;
  (* src = "./core/riscv_mmu.v:111.22-111.41" *)
  output lsu_in_load_fault_o;
  wire lsu_in_load_fault_o;
  (* src = "./core/riscv_mmu.v:74.22-74.33" *)
  input lsu_in_rd_i;
  wire lsu_in_rd_i;
  (* src = "./core/riscv_mmu.v:77.22-77.38" *)
  input [10:0] lsu_in_req_tag_i;
  wire [10:0] lsu_in_req_tag_i;
  (* src = "./core/riscv_mmu.v:101.22-101.39" *)
  output [10:0] lsu_in_resp_tag_o;
  wire [10:0] lsu_in_resp_tag_o;
  (* src = "./core/riscv_mmu.v:112.22-112.42" *)
  output lsu_in_store_fault_o;
  wire lsu_in_store_fault_o;
  (* src = "./core/riscv_mmu.v:75.22-75.33" *)
  input [3:0] lsu_in_wr_i;
  wire [3:0] lsu_in_wr_i;
  (* src = "./core/riscv_mmu.v:79.22-79.40" *)
  input lsu_in_writeback_i;
  wire lsu_in_writeback_i;
  (* src = "./core/riscv_mmu.v:82.22-82.38" *)
  input lsu_out_accept_i;
  wire lsu_out_accept_i;
  (* src = "./core/riscv_mmu.v:83.22-83.35" *)
  input lsu_out_ack_i;
  wire lsu_out_ack_i;
  (* src = "./core/riscv_mmu.v:102.22-102.36" *)
  output [31:0] lsu_out_addr_o;
  wire [31:0] lsu_out_addr_o;
  (* src = "./core/riscv_mmu.v:106.22-106.41" *)
  output lsu_out_cacheable_o;
  wire lsu_out_cacheable_o;
  (* src = "./core/riscv_mmu.v:81.22-81.39" *)
  input [31:0] lsu_out_data_rd_i;
  wire [31:0] lsu_out_data_rd_i;
  (* src = "./core/riscv_mmu.v:103.22-103.39" *)
  output [31:0] lsu_out_data_wr_o;
  wire [31:0] lsu_out_data_wr_o;
  (* src = "./core/riscv_mmu.v:84.22-84.37" *)
  input lsu_out_error_i;
  wire lsu_out_error_i;
  (* src = "./core/riscv_mmu.v:110.22-110.37" *)
  output lsu_out_flush_o;
  wire lsu_out_flush_o;
  (* src = "./core/riscv_mmu.v:108.22-108.42" *)
  output lsu_out_invalidate_o;
  wire lsu_out_invalidate_o;
  (* src = "./core/riscv_mmu.v:104.22-104.34" *)
  output lsu_out_rd_o;
  wire lsu_out_rd_o;
  (* src = "./core/riscv_mmu.v:107.22-107.39" *)
  output [10:0] lsu_out_req_tag_o;
  wire [10:0] lsu_out_req_tag_o;
  (* src = "./core/riscv_mmu.v:85.22-85.40" *)
  input [10:0] lsu_out_resp_tag_i;
  wire [10:0] lsu_out_resp_tag_i;
  (* src = "./core/riscv_mmu.v:105.22-105.34" *)
  output [3:0] lsu_out_wr_o;
  wire [3:0] lsu_out_wr_o;
  (* src = "./core/riscv_mmu.v:109.22-109.41" *)
  output lsu_out_writeback_o;
  wire lsu_out_writeback_o;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod5e4052cc4990329a5c30a3b4865d340cb6b26aa9riscv_mmu;
  wire metaReset_paramod5e4052cc4990329a5c30a3b4865d340cb6b26aa9riscv_mmu;
  (* src = "./core/riscv_mmu.v:60.22-60.27" *)
  input mxr_i;
  wire mxr_i;
  (* src = "./core/riscv_mmu.v:58.22-58.30" *)
  input [1:0] priv_d_i;
  wire [1:0] priv_d_i;
  (* src = "./core/riscv_mmu.v:57.22-57.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_mmu.v:62.22-62.28" *)
  input [31:0] satp_i;
  wire [31:0] satp_i;
  (* src = "./core/riscv_mmu.v:59.22-59.27" *)
  input sum_i;
  wire sum_i;
  assign fetch_in_accept_o = fetch_out_accept_i;
  assign fetch_in_error_o = fetch_out_error_i;
  assign fetch_in_fault_o = 1'h0;
  assign fetch_in_inst_o = fetch_out_inst_i;
  assign fetch_in_valid_o = fetch_out_valid_i;
  assign fetch_out_flush_o = fetch_in_flush_i;
  assign fetch_out_invalidate_o = fetch_in_invalidate_i;
  assign fetch_out_pc_o = fetch_in_pc_i;
  assign fetch_out_rd_o = fetch_in_rd_i;
  assign lsu_in_accept_o = lsu_out_accept_i;
  assign lsu_in_ack_o = lsu_out_ack_i;
  assign lsu_in_data_rd_o = lsu_out_data_rd_i;
  assign lsu_in_error_o = lsu_out_error_i;
  assign lsu_in_load_fault_o = 1'h0;
  assign lsu_in_resp_tag_o = lsu_out_resp_tag_i;
  assign lsu_in_store_fault_o = 1'h0;
  assign lsu_out_addr_o = lsu_in_addr_i;
  assign lsu_out_cacheable_o = lsu_in_cacheable_i;
  assign lsu_out_data_wr_o = lsu_in_data_wr_i;
  assign lsu_out_flush_o = lsu_in_flush_i;
  assign lsu_out_invalidate_o = lsu_in_invalidate_i;
  assign lsu_out_rd_o = lsu_in_rd_i;
  assign lsu_out_req_tag_o = lsu_in_req_tag_i;
  assign lsu_out_wr_o = lsu_in_wr_i;
  assign lsu_out_writeback_o = lsu_in_writeback_i;
endmodule

(* dynports =  1  *)
(* hdlname = "\\riscv_lsu_fifo" *)
(* src = "./core/riscv_lsu.v:438.1-527.10" *)
module \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo (clk_i, rst_i, data_in_i, push_i, pop_i, data_out_o, accept_o, valid_o, __MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q, \__MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y , \__MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y , metaReset_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo);
  (* src = "./core/riscv_lsu.v:482.1-513.4" *)
  wire [1:0] _00_;
  (* src = "./core/riscv_lsu.v:500.28-500.40" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _01_;
  (* src = "./core/riscv_lsu.v:505.26-505.38" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _02_;
  (* src = "./core/riscv_lsu.v:509.20-509.31" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _03_;
  (* src = "./core/riscv_lsu.v:497.9-497.26" *)
  wire _04_;
  (* src = "./core/riscv_lsu.v:504.9-504.24" *)
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "./core/riscv_lsu.v:508.31-508.49" *)
  wire _10_;
  (* src = "./core/riscv_lsu.v:511.14-511.34" *)
  wire _11_;
  wire [1:0] _12_;
  (* src = "./core/riscv_lsu.v:512.20-512.31" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _13_;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y ;
  wire \__MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y ;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y ;
  wire \__MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y ;
  (* src = "./core/riscv_lsu.v:460.26-460.34" *)
  output accept_o;
  wire accept_o;
  (* src = "./core/riscv_lsu.v:452.26-452.31" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_lsu.v:475.19-475.26" *)
  reg [1:0] count_q;
  (* src = "./core/riscv_lsu.v:454.26-454.35" *)
  input [35:0] data_in_i;
  wire [35:0] data_in_i;
  (* src = "./core/riscv_lsu.v:459.26-459.36" *)
  output [35:0] data_out_o;
  wire [35:0] data_out_o;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo;
  wire metaReset_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo;
  (* src = "./core/riscv_lsu.v:456.26-456.31" *)
  input pop_i;
  wire pop_i;
  (* src = "./core/riscv_lsu.v:455.26-455.32" *)
  input push_i;
  wire push_i;
  (* src = "./core/riscv_lsu.v:472.19-472.24" *)
  reg [35:0] \ram_q[0] ;
  (* src = "./core/riscv_lsu.v:472.19-472.24" *)
  reg [35:0] \ram_q[1] ;
  (* src = "./core/riscv_lsu.v:473.19-473.27" *)
  reg rd_ptr_q;
  (* src = "./core/riscv_lsu.v:453.26-453.31" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_lsu.v:461.26-461.33" *)
  output valid_o;
  wire valid_o;
  (* src = "./core/riscv_lsu.v:474.19-474.27" *)
  reg wr_ptr_q;
  assign _01_ = wr_ptr_q + (* src = "./core/riscv_lsu.v:500.28-500.40" *) 32'd1;
  assign _02_ = rd_ptr_q + (* src = "./core/riscv_lsu.v:505.26-505.38" *) 32'd1;
  assign _03_ = count_q + (* src = "./core/riscv_lsu.v:509.20-509.31" *) 32'd1;
  assign \__MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y  = _04_ & (* src = "./core/riscv_lsu.v:508.9-508.49" *) _10_;
  assign _04_ = push_i & (* src = "./core/riscv_lsu.v:511.16-511.33" *) accept_o;
  assign _05_ = pop_i & (* src = "./core/riscv_lsu.v:511.38-511.53" *) valid_o;
  assign \__MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y  = _11_ & (* src = "./core/riscv_lsu.v:511.14-511.54" *) _05_;
  (* src = "./core/riscv_lsu.v:482.1-513.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) \ram_q[0]  <= 36'h000000000;
    else if (_07_) \ram_q[0]  <= data_in_i;
  (* src = "./core/riscv_lsu.v:482.1-513.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) \ram_q[1]  <= 36'h000000000;
    else if (_08_) \ram_q[1]  <= data_in_i;
  (* src = "./core/riscv_lsu.v:482.1-513.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) count_q <= 2'h0;
    else if (_06_) count_q <= _00_;
  (* src = "./core/riscv_lsu.v:482.1-513.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) rd_ptr_q <= 1'h0;
    else if (_05_) rd_ptr_q <= _02_[0];
  (* src = "./core/riscv_lsu.v:482.1-513.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) wr_ptr_q <= 1'h0;
    else if (_04_) wr_ptr_q <= _01_[0];
  assign _06_ = | { \__MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y , \__MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y  };
  assign _09_ = ~ wr_ptr_q;
  assign _07_ = & { _09_, _04_ };
  assign _08_ = & { _04_, wr_ptr_q };
  assign data_out_o = rd_ptr_q ? \ram_q[1]  : \ram_q[0] ;
  assign valid_o = | (* src = "./core/riscv_lsu.v:519.25-519.37" *) count_q;
  assign accept_o = count_q != (* src = "./core/riscv_lsu.v:520.25-520.41" *) 2'h2;
  assign _10_ = ~ (* src = "./core/riscv_lsu.v:508.31-508.49" *) _05_;
  assign _11_ = ~ (* src = "./core/riscv_lsu.v:511.14-511.34" *) _04_;
  assign _12_ = \__MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y  ? (* src = "./core/riscv_lsu.v:511.14-511.54|./core/riscv_lsu.v:511.10-512.32" *) _13_[1:0] : 2'hx;
  assign _00_ = \__MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:508.9-508.49|./core/riscv_lsu.v:508.5-512.32" *) _03_[1:0] : _12_;
  assign _13_ = count_q - (* src = "./core/riscv_lsu.v:512.20-512.31" *) 32'd1;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q = rd_ptr_q;
endmodule

(* hdlname = "\\riscv_lsu" *)
(* src = "./core/riscv_lsu.v:42.1-436.10" *)
module \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu (clk_i, rst_i, opcode_valid_i, opcode_opcode_i, opcode_pc_i, opcode_invalid_i, opcode_rd_idx_i, opcode_ra_idx_i, opcode_rb_idx_i, opcode_ra_operand_i, opcode_rb_operand_i, mem_data_rd_i, mem_accept_i, mem_ack_i, mem_error_i, mem_resp_tag_i, mem_load_fault_i, mem_store_fault_i, mem_addr_o, mem_data_wr_o, mem_rd_o
, mem_wr_o, mem_cacheable_o, mem_req_tag_o, mem_invalidate_o, mem_writeback_o, mem_flush_o, writeback_valid_o, writeback_value_o, writeback_exception_o, stall_o, \__MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y , \__MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y , \__MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y , \__MUX_ternary/core/riscv_lsuv429519__WIRE_fault_store_align_w , \__MUX_ternary/core/riscv_lsuv430518__WIRE_fault_load_page_w , \__MUX_ternary/core/riscv_lsuv431517__WIRE_fault_store_page_w , __MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP, \__MUX_ternary/core/riscv_lsuv433515__WIRE_fault_store_bus_w , \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y , \__MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y , \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y 
, __MUX_procmux4989__WIRE_load_half_r, __MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899, __MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP, \__MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y , \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y , \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y , \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y , \__MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y , \__MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y , \__MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y , __MUX_procmux5262__WIRE_issue_lsu_e1_w, \__MUX_ternary/core/riscv_lsuv428520__WIRE_fault_load_align_w , \__MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y , __MUX_procmux4987__WIRE_addr_lsb_r, \__MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y , \__MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y , __MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915, \__MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y , __MUX_procmux4992__WIRE_load_byte_r
, \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q , \__MUX_ternary/core/riscv_lsuv432516__WIRE_fault_load_bus_w , metaReset_paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu);
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire [31:0] _000_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _001_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire [31:0] _002_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _003_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _004_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _005_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _006_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _007_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _008_;
  (* src = "./core/riscv_lsu.v:139.1-143.64" *)
  wire _009_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire [3:0] _010_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _011_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _012_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  wire _013_;
  (* src = "./core/riscv_lsu.v:125.1-131.30" *)
  wire _014_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [31:0] _015_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [31:0] _016_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire _017_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [3:0] _018_;
  (* src = "./core/riscv_lsu.v:374.1-415.4" *)
  wire [31:0] _019_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [31:0] _020_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [3:0] _021_;
  (* src = "./core/riscv_lsu.v:374.1-415.4" *)
  wire [31:0] _022_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [31:0] _023_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [3:0] _024_;
  (* src = "./core/riscv_lsu.v:374.1-415.4" *)
  wire [31:0] _025_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [31:0] _026_;
  (* src = "./core/riscv_lsu.v:180.1-251.4" *)
  wire [3:0] _027_;
  (* src = "./core/riscv_lsu.v:374.1-415.4" *)
  wire [31:0] _028_;
  (* src = "./core/riscv_lsu.v:374.1-415.4" *)
  wire [31:0] _029_;
  (* src = "./core/riscv_lsu.v:374.1-415.4" *)
  wire [31:0] _030_;
  (* src = "./core/riscv_lsu.v:374.1-415.4" *)
  wire [31:0] _031_;
  (* src = "./core/riscv_lsu.v:191.22-191.95" *)
  wire [31:0] _032_;
  (* src = "./core/riscv_lsu.v:193.22-193.118" *)
  wire [31:0] _033_;
  (* src = "./core/riscv_lsu.v:320.25-320.61" *)
  wire _034_;
  (* src = "./core/riscv_lsu.v:321.25-321.60" *)
  wire _035_;
  (* src = "./core/riscv_lsu.v:322.25-322.56" *)
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire [31:0] _041_;
  wire [31:0] _042_;
  wire [3:0] _043_;
  wire [3:0] _044_;
  wire [31:0] _045_;
  wire [31:0] _046_;
  wire [31:0] _047_;
  (* src = "./core/riscv_lsu.v:149.22-149.59" *)
  wire _048_;
  (* src = "./core/riscv_lsu.v:150.22-150.62" *)
  wire _049_;
  (* src = "./core/riscv_lsu.v:151.22-151.62" *)
  wire _050_;
  (* src = "./core/riscv_lsu.v:152.22-152.62" *)
  wire _051_;
  (* src = "./core/riscv_lsu.v:153.22-153.62" *)
  wire _052_;
  (* src = "./core/riscv_lsu.v:154.22-154.62" *)
  wire _053_;
  (* src = "./core/riscv_lsu.v:188.28-188.68" *)
  wire _054_;
  (* src = "./core/riscv_lsu.v:253.75-253.108" *)
  wire _055_;
  (* src = "./core/riscv_lsu.v:254.75-254.108" *)
  wire _056_;
  (* src = "./core/riscv_lsu.v:255.75-255.108" *)
  wire _057_;
  (* src = "./core/riscv_lsu.v:315.26-315.58" *)
  wire _058_;
  (* src = "./core/riscv_lsu.v:315.62-315.94" *)
  wire _059_;
  (* src = "./core/riscv_lsu.v:202.9-202.69" *)
  wire _060_;
  (* src = "./core/riscv_lsu.v:207.14-207.74" *)
  wire _061_;
  (* src = "./core/riscv_lsu.v:315.26-315.94" *)
  wire _062_;
  (* src = "./core/riscv_lsu.v:316.26-316.105" *)
  wire _063_;
  (* src = "./core/riscv_lsu.v:356.116-356.153" *)
  wire _064_;
  (* src = "./core/riscv_lsu.v:385.10-385.34" *)
  wire _065_;
  (* src = "./core/riscv_lsu.v:134.43-134.60" *)
  wire _066_;
  (* src = "./core/riscv_lsu.v:200.50-200.66" *)
  wire _067_;
  (* src = "./core/riscv_lsu.v:297.100-297.113" *)
  wire _068_;
  (* src = "./core/riscv_lsu.v:121.27-121.50" *)
  wire _069_;
  (* src = "./core/riscv_lsu.v:121.27-121.69" *)
  wire _070_;
  (* src = "./core/riscv_lsu.v:121.27-121.89" *)
  wire _071_;
  (* src = "./core/riscv_lsu.v:121.27-121.104" *)
  wire _072_;
  (* src = "./core/riscv_lsu.v:149.21-150.63" *)
  wire _073_;
  (* src = "./core/riscv_lsu.v:149.21-152.63" *)
  wire _074_;
  (* src = "./core/riscv_lsu.v:149.21-153.63" *)
  wire _075_;
  (* src = "./core/riscv_lsu.v:171.20-171.108" *)
  wire _076_;
  (* src = "./core/riscv_lsu.v:172.20-172.108" *)
  wire _077_;
  (* src = "./core/riscv_lsu.v:295.11-295.34" *)
  wire _078_;
  (* src = "./core/riscv_lsu.v:295.11-295.56" *)
  wire _079_;
  (* src = "./core/riscv_lsu.v:297.13-297.48" *)
  wire _080_;
  (* src = "./core/riscv_lsu.v:297.13-297.63" *)
  wire _081_;
  (* src = "./core/riscv_lsu.v:297.13-297.75" *)
  wire _082_;
  (* src = "./core/riscv_lsu.v:297.13-297.95" *)
  wire _083_;
  (* src = "./core/riscv_lsu.v:315.25-316.106" *)
  wire _084_;
  (* src = "./core/riscv_lsu.v:316.45-316.86" *)
  wire _085_;
  (* src = "./core/riscv_lsu.v:316.45-316.104" *)
  wire _086_;
  (* src = "./core/riscv_lsu.v:337.27-337.148" *)
  wire _087_;
  (* src = "./core/riscv_lsu.v:356.14-356.154" *)
  wire _088_;
  (* src = "./core/riscv_lsu.v:362.13-362.44" *)
  wire _089_;
  (* src = "./core/riscv_lsu.v:196.28-196.51" *)
  wire _090_;
  (* src = "./core/riscv_lsu.v:297.79-297.95" *)
  wire _091_;
  (* src = "./core/riscv_lsu.v:122.38-122.50" *)
  wire _092_;
  (* src = "./core/riscv_lsu.v:143.48-143.63" *)
  wire _093_;
  (* src = "./core/riscv_lsu.v:329.38-329.58" *)
  wire [3:0] _094_;
  (* src = "./core/riscv_lsu.v:421.52-421.64" *)
  wire _095_;
  (* src = "./core/riscv_lsu.v:309.27-309.46" *)
  wire _096_;
  (* src = "./core/riscv_lsu.v:310.27-310.46" *)
  wire _097_;
  wire [31:0] _098_;
  wire [31:0] _099_;
  wire [31:0] _100_;
  wire [31:0] _101_;
  wire _102_;
  wire [31:0] _103_;
  wire [31:0] _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire [3:0] _123_;
  wire [3:0] _124_;
  wire _125_;
  wire _126_;
  wire [31:0] _127_;
  wire [31:0] _128_;
  wire [31:0] _129_;
  wire [31:0] _130_;
  wire _131_;
  wire _132_;
  (* src = "./core/riscv_lsu.v:121.40-121.49" *)
  wire _133_;
  (* src = "./core/riscv_lsu.v:295.24-295.33" *)
  wire _134_;
  (* src = "./core/riscv_lsu.v:429.40-434.44" *)
  wire [5:0] _135_;
  (* src = "./core/riscv_lsu.v:430.40-434.44" *)
  wire [5:0] _136_;
  (* src = "./core/riscv_lsu.v:431.40-434.44" *)
  wire [5:0] _137_;
  (* src = "./core/riscv_lsu.v:432.40-434.44" *)
  wire [5:0] _138_;
  (* src = "./core/riscv_lsu.v:433.40-434.44" *)
  wire [5:0] _139_;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y ;
  wire \__MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux4987__WIRE_addr_lsb_r;
  wire __MUX_procmux4987__WIRE_addr_lsb_r;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux4989__WIRE_load_half_r;
  wire __MUX_procmux4989__WIRE_load_half_r;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux4992__WIRE_load_byte_r;
  wire __MUX_procmux4992__WIRE_load_byte_r;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y ;
  wire \__MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y ;
  wire \__MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y ;
  wire \__MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y ;
  wire \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y ;
  wire \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y ;
  wire \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y ;
  wire \__MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y ;
  wire \__MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y ;
  wire \__MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y ;
  wire \__MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y ;
  wire \__MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y ;
  wire \__MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y ;
  wire \__MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y ;
  wire \__MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5262__WIRE_issue_lsu_e1_w;
  wire __MUX_procmux5262__WIRE_issue_lsu_e1_w;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_lsuv428520__WIRE_fault_load_align_w ;
  wire \__MUX_ternary/core/riscv_lsuv428520__WIRE_fault_load_align_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_lsuv429519__WIRE_fault_store_align_w ;
  wire \__MUX_ternary/core/riscv_lsuv429519__WIRE_fault_store_align_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_lsuv430518__WIRE_fault_load_page_w ;
  wire \__MUX_ternary/core/riscv_lsuv430518__WIRE_fault_load_page_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_lsuv431517__WIRE_fault_store_page_w ;
  wire \__MUX_ternary/core/riscv_lsuv431517__WIRE_fault_store_page_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_lsuv432516__WIRE_fault_load_bus_w ;
  wire \__MUX_ternary/core/riscv_lsuv432516__WIRE_fault_load_bus_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_lsuv433515__WIRE_fault_store_bus_w ;
  wire \__MUX_ternary/core/riscv_lsuv433515__WIRE_fault_store_bus_w ;
  (* src = "./core/riscv_lsu.v:368.12-368.22" *)
  wire [1:0] addr_lsb_r;
  (* src = "./core/riscv_lsu.v:55.22-55.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_lsu.v:123.6-123.23" *)
  wire complete_err_e2_w;
  (* src = "./core/riscv_lsu.v:122.6-122.22" *)
  wire complete_ok_e2_w;
  (* src = "./core/riscv_lsu.v:253.6-253.20" *)
  wire dcache_flush_w;
  (* src = "./core/riscv_lsu.v:255.6-255.25" *)
  wire dcache_invalidate_w;
  (* src = "./core/riscv_lsu.v:254.6-254.24" *)
  wire dcache_writeback_w;
  (* src = "./core/riscv_lsu.v:134.6-134.20" *)
  wire delay_lsu_e2_w;
  (* src = "./core/riscv_lsu.v:420.6-420.24" *)
  wire fault_load_align_w;
  (* src = "./core/riscv_lsu.v:422.6-422.22" *)
  wire fault_load_bus_w;
  (* src = "./core/riscv_lsu.v:424.6-424.23" *)
  wire fault_load_page_w;
  (* src = "./core/riscv_lsu.v:421.6-421.25" *)
  wire fault_store_align_w;
  (* src = "./core/riscv_lsu.v:423.6-423.23" *)
  wire fault_store_bus_w;
  (* src = "./core/riscv_lsu.v:425.6-425.24" *)
  wire fault_store_page_w;
  (* src = "./core/riscv_lsu.v:121.6-121.20" *)
  wire issue_lsu_e1_w;
  (* src = "./core/riscv_lsu.v:369.12-369.23" *)
  wire load_byte_r;
  (* src = "./core/riscv_lsu.v:370.12-370.23" *)
  wire load_half_r;
  (* src = "./core/riscv_lsu.v:149.6-149.17" *)
  wire load_inst_w;
  (* src = "./core/riscv_lsu.v:156.6-156.24" *)
  wire load_signed_inst_w;
  (* src = "./core/riscv_lsu.v:371.12-371.25" *)
  wire load_signed_r;
  (* src = "./core/riscv_lsu.v:67.22-67.34" *)
  input mem_accept_i;
  wire mem_accept_i;
  (* src = "./core/riscv_lsu.v:68.22-68.31" *)
  input mem_ack_i;
  wire mem_ack_i;
  (* src = "./core/riscv_lsu.v:75.22-75.32" *)
  output [31:0] mem_addr_o;
  wire [31:0] mem_addr_o;
  (* src = "./core/riscv_lsu.v:100.14-100.24" *)
  reg [31:0] mem_addr_q;
  (* src = "./core/riscv_lsu.v:174.13-174.23" *)
  wire [31:0] mem_addr_r;
  (* src = "./core/riscv_lsu.v:79.22-79.37" *)
  output mem_cacheable_o;
  reg mem_cacheable_o;
  (* src = "./core/riscv_lsu.v:176.13-176.23" *)
  wire [31:0] mem_data_r;
  (* src = "./core/riscv_lsu.v:66.22-66.35" *)
  input [31:0] mem_data_rd_i;
  wire [31:0] mem_data_rd_i;
  (* src = "./core/riscv_lsu.v:76.22-76.35" *)
  output [31:0] mem_data_wr_o;
  reg [31:0] mem_data_wr_o;
  (* src = "./core/riscv_lsu.v:69.22-69.33" *)
  input mem_error_i;
  wire mem_error_i;
  (* src = "./core/riscv_lsu.v:83.22-83.33" *)
  output mem_flush_o;
  reg mem_flush_o;
  (* src = "./core/riscv_lsu.v:81.22-81.38" *)
  output mem_invalidate_o;
  reg mem_invalidate_o;
  (* src = "./core/riscv_lsu.v:71.22-71.38" *)
  input mem_load_fault_i;
  wire mem_load_fault_i;
  (* src = "./core/riscv_lsu.v:111.14-111.24" *)
  reg mem_load_q;
  (* src = "./core/riscv_lsu.v:114.14-114.22" *)
  reg mem_ls_q;
  (* src = "./core/riscv_lsu.v:77.22-77.30" *)
  output mem_rd_o;
  wire mem_rd_o;
  (* src = "./core/riscv_lsu.v:102.14-102.22" *)
  reg mem_rd_q;
  (* src = "./core/riscv_lsu.v:177.13-177.21" *)
  wire mem_rd_r;
  (* src = "./core/riscv_lsu.v:80.22-80.35" *)
  output [10:0] mem_req_tag_o;
  wire [10:0] mem_req_tag_o;
  (* src = "./core/riscv_lsu.v:70.22-70.36" *)
  input [10:0] mem_resp_tag_i;
  wire [10:0] mem_resp_tag_i;
  (* src = "./core/riscv_lsu.v:72.22-72.39" *)
  input mem_store_fault_i;
  wire mem_store_fault_i;
  (* src = "./core/riscv_lsu.v:108.14-108.32" *)
  reg mem_unaligned_e1_q;
  (* src = "./core/riscv_lsu.v:109.14-109.32" *)
  reg mem_unaligned_e2_q;
  (* src = "./core/riscv_lsu.v:175.13-175.28" *)
  wire mem_unaligned_r;
  (* src = "./core/riscv_lsu.v:78.22-78.30" *)
  output [3:0] mem_wr_o;
  wire [3:0] mem_wr_o;
  (* src = "./core/riscv_lsu.v:103.14-103.22" *)
  reg [3:0] mem_wr_q;
  (* src = "./core/riscv_lsu.v:178.13-178.21" *)
  wire [3:0] mem_wr_r;
  (* src = "./core/riscv_lsu.v:82.22-82.37" *)
  output mem_writeback_o;
  reg mem_writeback_o;
  (* src = "./core/riscv_lsu.v:112.14-112.22" *)
  reg mem_xb_q;
  (* src = "./core/riscv_lsu.v:113.14-113.22" *)
  reg mem_xh_q;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu;
  wire metaReset_paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu;
  (* src = "./core/riscv_lsu.v:60.22-60.38" *)
  input opcode_invalid_i;
  wire opcode_invalid_i;
  (* src = "./core/riscv_lsu.v:58.22-58.37" *)
  input [31:0] opcode_opcode_i;
  wire [31:0] opcode_opcode_i;
  (* src = "./core/riscv_lsu.v:59.22-59.33" *)
  input [31:0] opcode_pc_i;
  wire [31:0] opcode_pc_i;
  (* src = "./core/riscv_lsu.v:62.22-62.37" *)
  input [4:0] opcode_ra_idx_i;
  wire [4:0] opcode_ra_idx_i;
  (* src = "./core/riscv_lsu.v:64.22-64.41" *)
  input [31:0] opcode_ra_operand_i;
  wire [31:0] opcode_ra_operand_i;
  (* src = "./core/riscv_lsu.v:63.22-63.37" *)
  input [4:0] opcode_rb_idx_i;
  wire [4:0] opcode_rb_idx_i;
  (* src = "./core/riscv_lsu.v:65.22-65.41" *)
  input [31:0] opcode_rb_operand_i;
  wire [31:0] opcode_rb_operand_i;
  (* src = "./core/riscv_lsu.v:61.22-61.37" *)
  input [4:0] opcode_rd_idx_i;
  wire [4:0] opcode_rd_idx_i;
  (* src = "./core/riscv_lsu.v:57.22-57.36" *)
  input opcode_valid_i;
  wire opcode_valid_i;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q ;
  wire \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q ;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y ;
  wire \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y ;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y ;
  wire \paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y ;
  (* src = "./core/riscv_lsu.v:119.5-119.21" *)
  reg pending_lsu_e2_q;
  (* src = "./core/riscv_lsu.v:164.6-164.14" *)
  wire req_lb_w;
  (* src = "./core/riscv_lsu.v:165.6-165.14" *)
  wire req_lh_w;
  (* src = "./core/riscv_lsu.v:167.6-167.14" *)
  wire req_sb_w;
  (* src = "./core/riscv_lsu.v:172.6-172.17" *)
  wire req_sh_lh_w;
  (* src = "./core/riscv_lsu.v:168.6-168.14" *)
  wire req_sh_w;
  (* src = "./core/riscv_lsu.v:171.6-171.17" *)
  wire req_sw_lw_w;
  (* src = "./core/riscv_lsu.v:169.6-169.14" *)
  wire req_sw_w;
  (* src = "./core/riscv_lsu.v:340.13-340.24" *)
  wire [31:0] resp_addr_w;
  (* src = "./core/riscv_lsu.v:339.13-339.24" *)
  wire resp_load_w;
  (* src = "./core/riscv_lsu.v:56.22-56.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_lsu.v:87.22-87.29" *)
  output stall_o;
  wire stall_o;
  (* src = "./core/riscv_lsu.v:86.22-86.43" *)
  output [5:0] writeback_exception_o;
  wire [5:0] writeback_exception_o;
  (* src = "./core/riscv_lsu.v:84.22-84.39" *)
  output writeback_valid_o;
  wire writeback_valid_o;
  (* src = "./core/riscv_lsu.v:85.22-85.39" *)
  output [31:0] writeback_value_o;
  wire [31:0] writeback_value_o;
  assign _032_ = opcode_ra_operand_i + (* src = "./core/riscv_lsu.v:191.22-191.95" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:20] };
  assign _033_ = opcode_ra_operand_i + (* src = "./core/riscv_lsu.v:193.22-193.118" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:25], opcode_opcode_i[11:7] };
  assign complete_ok_e2_w = mem_ack_i & (* src = "./core/riscv_lsu.v:122.26-122.50" *) _092_;
  assign complete_err_e2_w = mem_ack_i & (* src = "./core/riscv_lsu.v:123.26-123.49" *) mem_error_i;
  assign _009_ = mem_unaligned_e1_q & (* src = "./core/riscv_lsu.v:143.27-143.63" *) _093_;
  assign _034_ = opcode_valid_i & (* src = "./core/riscv_lsu.v:320.25-320.61" *) dcache_invalidate_w;
  assign _035_ = opcode_valid_i & (* src = "./core/riscv_lsu.v:321.25-321.60" *) dcache_writeback_w;
  assign _036_ = opcode_valid_i & (* src = "./core/riscv_lsu.v:322.25-322.56" *) dcache_flush_w;
  assign mem_rd_o = mem_rd_q & (* src = "./core/riscv_lsu.v:328.27-328.53" *) _093_;
  assign mem_wr_o = mem_wr_q & (* src = "./core/riscv_lsu.v:329.27-329.58" *) _094_;
  assign fault_load_align_w = mem_unaligned_e2_q & (* src = "./core/riscv_lsu.v:420.31-420.63" *) resp_load_w;
  assign fault_store_align_w = mem_unaligned_e2_q & (* src = "./core/riscv_lsu.v:421.31-421.64" *) _095_;
  (* src = "./core/riscv_lsu.v:125.1-131.30" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) pending_lsu_e2_q <= 1'h0;
    else if (_037_) pending_lsu_e2_q <= _014_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_ls_q <= 1'h0;
    else if (_040_) mem_ls_q <= _006_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_xh_q <= 1'h0;
    else if (_040_) mem_xh_q <= _013_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_xb_q <= 1'h0;
    else if (_040_) mem_xb_q <= _012_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_load_q <= 1'h0;
    else if (_040_) mem_load_q <= _005_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_unaligned_e1_q <= 1'h0;
    else if (_040_) mem_unaligned_e1_q <= _008_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_flush_o <= 1'h0;
    else if (_040_) mem_flush_o <= _003_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_writeback_o <= 1'h0;
    else if (_040_) mem_writeback_o <= _011_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_invalidate_o <= 1'h0;
    else if (_040_) mem_invalidate_o <= _004_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_cacheable_o <= 1'h0;
    else if (_040_) mem_cacheable_o <= _001_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_wr_q <= 4'h0;
    else if (_040_) mem_wr_q <= _010_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_rd_q <= 1'h0;
    else if (_040_) mem_rd_q <= _007_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_data_wr_o <= 32'd0;
    else if (_040_) mem_data_wr_o <= _002_;
  (* src = "./core/riscv_lsu.v:261.1-324.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_addr_q <= 32'd0;
    else if (_040_) mem_addr_q <= _000_;
  assign _037_ = | { issue_lsu_e1_w, \__MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y  };
  assign _038_ = { \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y , \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y , \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  } != 3'h4;
  assign _039_ = { \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y , \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  } != 2'h2;
  assign _040_ = & { _038_, _039_ };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899 = _131_ | __MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915 = _102_ | __MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP;
  assign _041_ = __MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP ? { 24'h000000, opcode_rb_operand_i[7:0] } : { 16'h0000, opcode_rb_operand_i[7:0], 8'h00 };
  assign _042_ = __MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP ? { 8'h00, opcode_rb_operand_i[7:0], 16'h0000 } : { opcode_rb_operand_i[7:0], 24'h000000 };
  assign _026_ = __MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899 ? _041_ : _042_;
  assign _043_ = __MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP ? 4'h1 : 4'h2;
  assign _044_ = __MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP ? 4'h4 : 4'h8;
  assign _027_ = __MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899 ? _043_ : _044_;
  assign _045_ = __MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP ? { 24'h000000, mem_data_rd_i[7:0] } : { 24'h000000, mem_data_rd_i[15:8] };
  assign _046_ = __MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP ? { 24'h000000, mem_data_rd_i[23:16] } : { 24'h000000, mem_data_rd_i[31:24] };
  assign _047_ = __MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915 ? _045_ : _046_;
  assign _048_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:164.18-164.55" *) 10'h003;
  assign _051_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:164.61-164.101" *) 10'h203;
  assign _050_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:171.67-171.107" *) 10'h103;
  assign _053_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:171.113-171.153" *) 10'h303;
  assign _049_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:172.67-172.107" *) 10'h083;
  assign _052_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:172.113-172.153" *) 10'h283;
  assign req_sw_w = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:202.28-202.68" *) 10'h123;
  assign req_sh_w = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:207.33-207.73" *) 10'h0a3;
  assign req_sb_w = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:222.33-222.71" *) 10'h023;
  assign _055_ = opcode_opcode_i[31:20] == (* src = "./core/riscv_lsu.v:253.75-253.108" *) 12'h3a0;
  assign _056_ = opcode_opcode_i[31:20] == (* src = "./core/riscv_lsu.v:254.75-254.108" *) 12'h3a1;
  assign _054_ = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_lsu.v:255.29-255.69" *) 10'h0f3;
  assign _057_ = opcode_opcode_i[31:20] == (* src = "./core/riscv_lsu.v:255.75-255.108" *) 12'h3a2;
  assign _058_ = mem_addr_r >= (* src = "./core/riscv_lsu.v:315.26-315.58" *) 32'd2147483648;
  assign _059_ = mem_addr_r <= (* src = "./core/riscv_lsu.v:315.62-315.94" *) 32'd2415919103;
  assign delay_lsu_e2_w = pending_lsu_e2_q && (* src = "./core/riscv_lsu.v:134.23-134.60" *) _066_;
  assign \__MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y  = opcode_valid_i && (* src = "./core/riscv_lsu.v:188.9-188.69" *) _054_;
  assign \__MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y  = opcode_valid_i && (* src = "./core/riscv_lsu.v:195.9-195.38" *) req_sw_lw_w;
  assign \__MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y  = opcode_valid_i && (* src = "./core/riscv_lsu.v:197.14-197.43" *) req_sh_lh_w;
  assign mem_rd_r = \__MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y  && (* src = "./core/riscv_lsu.v:200.17-200.66" *) _067_;
  assign _060_ = opcode_valid_i && (* src = "./core/riscv_lsu.v:202.9-202.69" *) req_sw_w;
  assign \__MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y  = _060_ && (* src = "./core/riscv_lsu.v:202.9-202.89" *) _067_;
  assign _061_ = opcode_valid_i && (* src = "./core/riscv_lsu.v:207.14-207.74" *) req_sh_w;
  assign \__MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y  = _061_ && (* src = "./core/riscv_lsu.v:207.14-207.94" *) _067_;
  assign \__MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y  = opcode_valid_i && (* src = "./core/riscv_lsu.v:222.14-222.72" *) req_sb_w;
  assign dcache_flush_w = _054_ && (* src = "./core/riscv_lsu.v:253.28-253.123" *) _055_;
  assign dcache_writeback_w = _054_ && (* src = "./core/riscv_lsu.v:254.28-254.123" *) _056_;
  assign dcache_invalidate_w = _054_ && (* src = "./core/riscv_lsu.v:255.28-255.123" *) _057_;
  assign \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  = _079_ && (* src = "./core/riscv_lsu.v:295.10-295.75" *) delay_lsu_e2_w;
  assign \__MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y  = opcode_valid_i && (* src = "./core/riscv_lsu.v:308.27-308.56" *) load_inst_w;
  assign _062_ = _058_ && (* src = "./core/riscv_lsu.v:315.26-315.94" *) _059_;
  assign _063_ = opcode_valid_i && (* src = "./core/riscv_lsu.v:316.26-316.105" *) _086_;
  assign \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  = _083_ && (* src = "./core/riscv_lsu.v:337.28-337.129" *) _068_;
  assign issue_lsu_e1_w = _072_ && (* src = "./core/riscv_lsu.v:356.15-356.110" *) mem_accept_i;
  assign _064_ = mem_unaligned_e1_q && (* src = "./core/riscv_lsu.v:356.116-356.153" *) _093_;
  assign _065_ = mem_ack_i && (* src = "./core/riscv_lsu.v:385.10-385.34" *) mem_error_i;
  assign \__MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y  = mem_ack_i && (* src = "./core/riscv_lsu.v:388.14-388.38" *) resp_load_w;
  assign \__MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y  = load_signed_r && (* src = "./core/riscv_lsu.v:399.17-399.48" *) _025_[7];
  assign \__MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y  = load_signed_r && (* src = "./core/riscv_lsu.v:409.17-409.49" *) _030_[15];
  assign fault_load_bus_w = mem_error_i && (* src = "./core/riscv_lsu.v:422.31-422.58" *) resp_load_w;
  assign fault_store_bus_w = mem_error_i && (* src = "./core/riscv_lsu.v:423.31-423.58" *) _095_;
  assign fault_load_page_w = mem_error_i && (* src = "./core/riscv_lsu.v:424.31-424.62" *) mem_load_fault_i;
  assign fault_store_page_w = mem_error_i && (* src = "./core/riscv_lsu.v:425.31-425.63" *) mem_store_fault_i;
  assign _066_ = ! (* src = "./core/riscv_lsu.v:134.43-134.60" *) complete_ok_e2_w;
  assign _067_ = ! (* src = "./core/riscv_lsu.v:207.78-207.94" *) mem_unaligned_r;
  assign _068_ = ! (* src = "./core/riscv_lsu.v:337.116-337.129" *) mem_accept_i;
  assign \__MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y  = complete_ok_e2_w || (* src = "./core/riscv_lsu.v:130.10-130.47" *) complete_err_e2_w;
  assign _074_ = load_signed_inst_w || (* src = "./core/riscv_lsu.v:149.21-152.63" *) _051_;
  assign _075_ = _074_ || (* src = "./core/riscv_lsu.v:149.21-153.63" *) _052_;
  assign load_inst_w = _075_ || (* src = "./core/riscv_lsu.v:149.21-154.63" *) _053_;
  assign _073_ = _048_ || (* src = "./core/riscv_lsu.v:156.28-157.70" *) _049_;
  assign load_signed_inst_w = _073_ || (* src = "./core/riscv_lsu.v:156.28-158.70" *) _050_;
  assign req_lb_w = _048_ || (* src = "./core/riscv_lsu.v:164.17-164.102" *) _051_;
  assign req_lh_w = _049_ || (* src = "./core/riscv_lsu.v:165.17-165.105" *) _052_;
  assign _076_ = req_sw_w || (* src = "./core/riscv_lsu.v:171.20-171.108" *) _050_;
  assign req_sw_lw_w = _076_ || (* src = "./core/riscv_lsu.v:171.20-171.154" *) _053_;
  assign _077_ = req_sh_w || (* src = "./core/riscv_lsu.v:172.20-172.108" *) _049_;
  assign req_sh_lh_w = _077_ || (* src = "./core/riscv_lsu.v:172.20-172.154" *) _052_;
  assign \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  = complete_err_e2_w || (* src = "./core/riscv_lsu.v:279.10-279.49" *) mem_unaligned_e2_q;
  assign _078_ = mem_rd_q || (* src = "./core/riscv_lsu.v:295.11-295.34" *) _134_;
  assign _079_ = _078_ || (* src = "./core/riscv_lsu.v:295.11-295.56" *) mem_unaligned_e1_q;
  assign _084_ = _062_ || (* src = "./core/riscv_lsu.v:315.25-316.106" *) _063_;
  assign _085_ = dcache_invalidate_w || (* src = "./core/riscv_lsu.v:316.45-316.86" *) dcache_writeback_w;
  assign _086_ = _085_ || (* src = "./core/riscv_lsu.v:316.45-316.104" *) dcache_flush_w;
  assign _080_ = mem_writeback_o || (* src = "./core/riscv_lsu.v:337.29-337.64" *) mem_invalidate_o;
  assign _081_ = _080_ || (* src = "./core/riscv_lsu.v:337.29-337.79" *) mem_flush_o;
  assign _082_ = _081_ || (* src = "./core/riscv_lsu.v:337.29-337.91" *) mem_rd_o;
  assign _083_ = _082_ || (* src = "./core/riscv_lsu.v:337.29-337.111" *) _091_;
  assign _087_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  || (* src = "./core/riscv_lsu.v:337.27-337.148" *) delay_lsu_e2_w;
  assign stall_o = _087_ || (* src = "./core/riscv_lsu.v:337.27-337.170" *) mem_unaligned_e1_q;
  assign _069_ = mem_rd_o || (* src = "./core/riscv_lsu.v:356.16-356.39" *) _133_;
  assign _070_ = _069_ || (* src = "./core/riscv_lsu.v:356.16-356.58" *) mem_writeback_o;
  assign _071_ = _070_ || (* src = "./core/riscv_lsu.v:356.16-356.78" *) mem_invalidate_o;
  assign _072_ = _071_ || (* src = "./core/riscv_lsu.v:356.16-356.93" *) mem_flush_o;
  assign _088_ = issue_lsu_e1_w || (* src = "./core/riscv_lsu.v:356.14-356.154" *) _064_;
  assign _089_ = mem_ack_i || (* src = "./core/riscv_lsu.v:362.13-362.44" *) mem_unaligned_e2_q;
  assign \__MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y  = _065_ || (* src = "./core/riscv_lsu.v:385.9-385.57" *) mem_unaligned_e2_q;
  assign _090_ = | (* src = "./core/riscv_lsu.v:196.28-196.51" *) mem_addr_r[1:0];
  assign _091_ = | (* src = "./core/riscv_lsu.v:337.95-337.111" *) mem_wr_o;
  assign _092_ = ~ (* src = "./core/riscv_lsu.v:122.38-122.50" *) mem_error_i;
  assign _094_ = ~ (* src = "./core/riscv_lsu.v:329.38-329.58" *) { delay_lsu_e2_w, delay_lsu_e2_w, delay_lsu_e2_w, delay_lsu_e2_w };
  assign _093_ = ~ (* src = "./core/riscv_lsu.v:356.138-356.153" *) delay_lsu_e2_w;
  assign _095_ = ~ (* src = "./core/riscv_lsu.v:423.46-423.58" *) resp_load_w;
  assign _096_ = req_lb_w | (* src = "./core/riscv_lsu.v:309.27-309.46" *) req_sb_w;
  assign _097_ = req_lh_w | (* src = "./core/riscv_lsu.v:310.27-310.46" *) req_sh_w;
  assign writeback_valid_o = mem_ack_i | (* src = "./core/riscv_lsu.v:417.31-417.61" *) mem_unaligned_e2_q;
  (* src = "./core/riscv_lsu.v:139.1-143.64" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mem_unaligned_e2_q <= 1'h0;
    else mem_unaligned_e2_q <= _009_;
  assign _031_ = \__MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:409.17-409.49|./core/riscv_lsu.v:409.13-410.61" *) { 16'hffff, _030_[15:0] } : _030_;
  assign _098_ = addr_lsb_r[1] ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:404.17-404.30|./core/riscv_lsu.v:404.13-407.60" *) { 16'h0000, mem_data_rd_i[31:16] } : { 16'h0000, mem_data_rd_i[15:0] };
  assign _099_ = load_half_r ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:402.18-402.29|./core/riscv_lsu.v:402.14-413.41" *) _098_ : 32'hxxxxxxxx;
  assign _100_ = load_byte_r ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:390.13-390.24|./core/riscv_lsu.v:390.9-413.41" *) 32'hxxxxxxxx : _099_;
  assign _101_ = \__MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:388.14-388.38|./core/riscv_lsu.v:388.10-414.8" *) _100_ : 32'hxxxxxxxx;
  assign _030_ = \__MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:385.9-385.57|./core/riscv_lsu.v:385.5-414.8" *) 32'hxxxxxxxx : _101_;
  assign _029_ = load_half_r ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:402.18-402.29|./core/riscv_lsu.v:402.14-413.41" *) _031_ : mem_data_rd_i;
  assign _028_ = \__MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:399.17-399.48|./core/riscv_lsu.v:399.13-400.62" *) { 24'hffffff, _025_[7:0] } : _025_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP = ! (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:0.0-0.0|./core/riscv_lsu.v:392.13-397.20" *) addr_lsb_r;
  assign _102_ = addr_lsb_r == (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:0.0-0.0|./core/riscv_lsu.v:392.13-397.20" *) 2'h1;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP = addr_lsb_r == (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:0.0-0.0|./core/riscv_lsu.v:392.13-397.20" *) 2'h2;
  assign _103_ = load_byte_r ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:390.13-390.24|./core/riscv_lsu.v:390.9-413.41" *) _047_ : 32'hxxxxxxxx;
  assign _104_ = \__MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:388.14-388.38|./core/riscv_lsu.v:388.10-414.8" *) _103_ : 32'hxxxxxxxx;
  assign _025_ = \__MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:385.9-385.57|./core/riscv_lsu.v:385.5-414.8" *) 32'hxxxxxxxx : _104_;
  assign _022_ = load_byte_r ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:390.13-390.24|./core/riscv_lsu.v:390.9-413.41" *) _028_ : _029_;
  assign _019_ = \__MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:388.14-388.38|./core/riscv_lsu.v:388.10-414.8" *) _022_ : 32'd0;
  assign writeback_value_o = \__MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:385.9-385.57|./core/riscv_lsu.v:385.5-414.8" *) { resp_addr_w[31:2], addr_lsb_r } : _019_;
  assign _105_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : load_signed_inst_w;
  assign _106_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _105_;
  assign _006_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _106_;
  assign _107_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : _097_;
  assign _108_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _107_;
  assign _013_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _108_;
  assign _109_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : _096_;
  assign _110_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _109_;
  assign _012_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _110_;
  assign _111_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : \__MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y ;
  assign _112_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _111_;
  assign _005_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _112_;
  assign _113_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : mem_unaligned_r;
  assign _114_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _113_;
  assign _008_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _114_;
  assign _115_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : _036_;
  assign _116_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _115_;
  assign _003_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _116_;
  assign _117_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : _035_;
  assign _118_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _117_;
  assign _011_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _118_;
  assign _119_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : _034_;
  assign _120_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _119_;
  assign _004_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _120_;
  assign _121_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : _084_;
  assign _122_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _121_;
  assign _001_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _122_;
  assign _123_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 4'hx : mem_wr_r;
  assign _124_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 4'hx : _123_;
  assign _010_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 4'h0 : _124_;
  assign _125_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 1'hx : mem_rd_r;
  assign _126_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 1'hx : _125_;
  assign _007_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 1'h0 : _126_;
  assign _127_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 32'hxxxxxxxx : mem_data_r;
  assign _128_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 32'hxxxxxxxx : _127_;
  assign _002_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 32'd0 : _128_;
  assign _129_ = \__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y  ? (* src = "./core/riscv_lsu.v:297.10-297.114|./core/riscv_lsu.v:297.6-324.4" *) 32'hxxxxxxxx : mem_addr_r;
  assign _130_ = \__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:295.10-295.75|./core/riscv_lsu.v:295.6-324.4" *) 32'hxxxxxxxx : _129_;
  assign _000_ = \__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:279.10-279.49|./core/riscv_lsu.v:279.6-324.4" *) 32'd0 : _130_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP = ! (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:0.0-0.0|./core/riscv_lsu.v:224.9-247.16" *) mem_addr_r[1:0];
  assign _131_ = mem_addr_r[1:0] == (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:0.0-0.0|./core/riscv_lsu.v:224.9-247.16" *) 2'h1;
  assign _024_ = \__MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:222.14-222.72|./core/riscv_lsu.v:222.10-250.28" *) _027_ : 4'h0;
  assign _023_ = \__MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:222.14-222.72|./core/riscv_lsu.v:222.10-250.28" *) _026_ : 32'd0;
  assign _021_ = __MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:0.0-0.0|./core/riscv_lsu.v:209.9-220.16" *) 4'hc : 4'h3;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP = mem_addr_r[1:0] == (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:0.0-0.0|./core/riscv_lsu.v:209.9-220.16" *) 2'h2;
  assign _020_ = __MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:0.0-0.0|./core/riscv_lsu.v:209.9-220.16" *) { opcode_rb_operand_i[15:0], 16'h0000 } : { 16'h0000, opcode_rb_operand_i[15:0] };
  assign _018_ = \__MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:207.14-207.94|./core/riscv_lsu.v:207.10-250.28" *) _021_ : _024_;
  assign _016_ = \__MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:207.14-207.94|./core/riscv_lsu.v:207.10-250.28" *) _020_ : _023_;
  assign mem_wr_r = \__MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:202.9-202.89|./core/riscv_lsu.v:202.5-250.28" *) 4'hf : _018_;
  assign mem_data_r = \__MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:202.9-202.89|./core/riscv_lsu.v:202.5-250.28" *) opcode_rb_operand_i : _016_;
  assign _017_ = \__MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:197.14-197.43|./core/riscv_lsu.v:197.10-198.41" *) mem_addr_r[0] : 1'h0;
  assign mem_unaligned_r = \__MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:195.9-195.38|./core/riscv_lsu.v:195.5-198.41" *) _090_ : _017_;
  assign _015_ = \__MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:190.14-190.43|./core/riscv_lsu.v:190.10-193.119" *) _032_ : _033_;
  assign mem_addr_r = \__MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:188.9-188.69|./core/riscv_lsu.v:188.5-193.119" *) opcode_ra_operand_i : _015_;
  assign _132_ = \__MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y  ? (* src = "./core/riscv_lsu.v:130.10-130.47|./core/riscv_lsu.v:130.6-131.30" *) 1'h0 : 1'hx;
  assign _014_ = issue_lsu_e1_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_lsu.v:128.10-128.24|./core/riscv_lsu.v:128.6-131.30" *) 1'h1 : _132_;
  assign _134_ = | (* src = "./core/riscv_lsu.v:295.24-295.33" *) mem_wr_q;
  assign _133_ = | (* src = "./core/riscv_lsu.v:356.29-356.38" *) mem_wr_o;
  assign writeback_exception_o = fault_load_align_w ? (* src = "./core/riscv_lsu.v:428.40-434.44" *) 6'h14 : _135_;
  assign _135_ = fault_store_align_w ? (* src = "./core/riscv_lsu.v:429.40-434.44" *) 6'h16 : _136_;
  assign _136_ = fault_load_page_w ? (* src = "./core/riscv_lsu.v:430.40-434.44" *) 6'h1d : _137_;
  assign _137_ = fault_store_page_w ? (* src = "./core/riscv_lsu.v:431.40-434.44" *) 6'h1f : _138_;
  assign _138_ = fault_load_bus_w ? (* src = "./core/riscv_lsu.v:432.40-434.44" *) 6'h15 : _139_;
  assign _139_ = fault_store_bus_w ? (* src = "./core/riscv_lsu.v:433.40-434.44" *) 6'h17 : 6'h00;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_lsu.v:351.1-363.2" *)
  \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  u_lsu_request (
    .__MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q(\paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q ),
    .\__MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y (\paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y ),
    .\__MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y (\paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y ),
    .clk_i(clk_i),
    .data_in_i({ mem_addr_q, mem_ls_q, mem_xh_q, mem_xb_q, mem_load_q }),
    .data_out_o({ resp_addr_w[31:2], addr_lsb_r, load_signed_r, load_half_r, load_byte_r, resp_load_w }),
    .metaReset_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo(metaReset_paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu),
    .pop_i(_089_),
    .push_i(_088_),
    .rst_i(rst_i)
  );
  assign __MUX_procmux4992__WIRE_load_byte_r = load_byte_r;
  assign __MUX_procmux4989__WIRE_load_half_r = load_half_r;
  assign __MUX_procmux4987__WIRE_addr_lsb_r = addr_lsb_r[1];
  assign __MUX_procmux5262__WIRE_issue_lsu_e1_w = issue_lsu_e1_w;
  assign \__MUX_ternary/core/riscv_lsuv428520__WIRE_fault_load_align_w  = fault_load_align_w;
  assign \__MUX_ternary/core/riscv_lsuv429519__WIRE_fault_store_align_w  = fault_store_align_w;
  assign \__MUX_ternary/core/riscv_lsuv430518__WIRE_fault_load_page_w  = fault_load_page_w;
  assign \__MUX_ternary/core/riscv_lsuv431517__WIRE_fault_store_page_w  = fault_store_page_w;
  assign \__MUX_ternary/core/riscv_lsuv432516__WIRE_fault_load_bus_w  = fault_load_bus_w;
  assign \__MUX_ternary/core/riscv_lsuv433515__WIRE_fault_store_bus_w  = fault_store_bus_w;
  assign mem_addr_o = { mem_addr_q[31:2], 2'h0 };
  assign mem_req_tag_o = 11'h000;
  assign resp_addr_w[1:0] = addr_lsb_r;
endmodule

(* hdlname = "\\riscv_decode" *)
(* src = "./core/riscv_decode.v:42.1-166.10" *)
module \$paramod$d27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611\riscv_decode (clk_i, rst_i, fetch_in_valid_i, fetch_in_instr_i, fetch_in_pc_i, fetch_in_fault_fetch_i, fetch_in_fault_page_i, fetch_out_accept_i, squash_decode_i, fetch_in_accept_o, fetch_out_valid_o, fetch_out_instr_o, fetch_out_pc_o, fetch_out_fault_fetch_o, fetch_out_fault_page_o, fetch_out_instr_exec_o, fetch_out_instr_lsu_o, fetch_out_instr_branch_o, fetch_out_instr_mul_o, fetch_out_instr_div_o, fetch_out_instr_csr_o
, fetch_out_instr_rd_valid_o, fetch_out_instr_invalid_o, \__MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y , metaReset_paramodd27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611riscv_decode);
  (* \$paramod$d27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611\riscv_decode  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y ;
  wire \__MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y ;
  (* src = "./core/riscv_decode.v:55.22-55.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_decode.v:66.22-66.39" *)
  output fetch_in_accept_o;
  wire fetch_in_accept_o;
  (* src = "./core/riscv_decode.v:60.22-60.44" *)
  input fetch_in_fault_fetch_i;
  wire fetch_in_fault_fetch_i;
  (* src = "./core/riscv_decode.v:61.22-61.43" *)
  input fetch_in_fault_page_i;
  wire fetch_in_fault_page_i;
  (* src = "./core/riscv_decode.v:58.22-58.38" *)
  input [31:0] fetch_in_instr_i;
  wire [31:0] fetch_in_instr_i;
  (* src = "./core/riscv_decode.v:59.22-59.35" *)
  input [31:0] fetch_in_pc_i;
  wire [31:0] fetch_in_pc_i;
  (* src = "./core/riscv_decode.v:57.22-57.38" *)
  input fetch_in_valid_i;
  wire fetch_in_valid_i;
  (* src = "./core/riscv_decode.v:62.22-62.40" *)
  input fetch_out_accept_i;
  wire fetch_out_accept_i;
  (* src = "./core/riscv_decode.v:70.22-70.45" *)
  output fetch_out_fault_fetch_o;
  wire fetch_out_fault_fetch_o;
  (* src = "./core/riscv_decode.v:71.22-71.44" *)
  output fetch_out_fault_page_o;
  wire fetch_out_fault_page_o;
  (* src = "./core/riscv_decode.v:74.22-74.46" *)
  output fetch_out_instr_branch_o;
  wire fetch_out_instr_branch_o;
  (* src = "./core/riscv_decode.v:77.22-77.43" *)
  output fetch_out_instr_csr_o;
  wire fetch_out_instr_csr_o;
  (* src = "./core/riscv_decode.v:76.22-76.43" *)
  output fetch_out_instr_div_o;
  wire fetch_out_instr_div_o;
  (* src = "./core/riscv_decode.v:72.22-72.44" *)
  output fetch_out_instr_exec_o;
  wire fetch_out_instr_exec_o;
  (* src = "./core/riscv_decode.v:79.22-79.47" *)
  output fetch_out_instr_invalid_o;
  wire fetch_out_instr_invalid_o;
  (* src = "./core/riscv_decode.v:73.22-73.43" *)
  output fetch_out_instr_lsu_o;
  wire fetch_out_instr_lsu_o;
  (* src = "./core/riscv_decode.v:75.22-75.43" *)
  output fetch_out_instr_mul_o;
  wire fetch_out_instr_mul_o;
  (* src = "./core/riscv_decode.v:68.22-68.39" *)
  output [31:0] fetch_out_instr_o;
  wire [31:0] fetch_out_instr_o;
  (* src = "./core/riscv_decode.v:78.22-78.48" *)
  output fetch_out_instr_rd_valid_o;
  wire fetch_out_instr_rd_valid_o;
  (* src = "./core/riscv_decode.v:69.22-69.36" *)
  output [31:0] fetch_out_pc_o;
  wire [31:0] fetch_out_pc_o;
  (* src = "./core/riscv_decode.v:67.22-67.39" *)
  output fetch_out_valid_o;
  wire fetch_out_valid_o;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodd27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611riscv_decode;
  wire metaReset_paramodd27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611riscv_decode;
  (* src = "./core/riscv_decode.v:56.22-56.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_decode.v:63.22-63.37" *)
  input squash_decode_i;
  wire squash_decode_i;
  assign \__MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y  = fetch_in_fault_fetch_i | (* src = "./core/riscv_decode.v:140.25-140.71" *) fetch_in_fault_page_i;
  assign fetch_out_instr_o = \__MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y  ? (* src = "./core/riscv_decode.v:134.36-134.111" *) 32'd0 : fetch_in_instr_i;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_decode.v:137.5-152.6" *)
  riscv_decoder \genblk1.u_dec  (
    .branch_o(fetch_out_instr_branch_o),
    .csr_o(fetch_out_instr_csr_o),
    .div_o(fetch_out_instr_div_o),
    .enable_muldiv_i(1'h1),
    .exec_o(fetch_out_instr_exec_o),
    .fetch_fault_i(\__MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y ),
    .invalid_o(fetch_out_instr_invalid_o),
    .lsu_o(fetch_out_instr_lsu_o),
    .metaReset_riscv_decoder(metaReset_paramodd27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611riscv_decode),
    .mul_o(fetch_out_instr_mul_o),
    .opcode_i(fetch_out_instr_o),
    .rd_valid_o(fetch_out_instr_rd_valid_o),
    .valid_i(fetch_in_valid_i)
  );
  assign fetch_in_accept_o = fetch_out_accept_i;
  assign fetch_out_fault_fetch_o = fetch_in_fault_fetch_i;
  assign fetch_out_fault_page_o = fetch_in_fault_page_i;
  assign fetch_out_pc_o = fetch_in_pc_i;
  assign fetch_out_valid_o = fetch_in_valid_i;
endmodule

(* hdlname = "\\riscv_fetch" *)
(* src = "./core/riscv_fetch.v:42.1-267.10" *)
module \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000 (clk_i, rst_i, fetch_accept_i, icache_accept_i, icache_valid_i, icache_error_i, icache_inst_i, icache_page_fault_i, fetch_invalidate_i, branch_request_i, branch_pc_i, branch_priv_i, fetch_valid_o, fetch_instr_o, fetch_pc_o, fetch_fault_fetch_o, fetch_fault_page_o, icache_rd_o, icache_flush_o, icache_invalidate_o, icache_pc_o
, icache_priv_o, squash_decode_o, \__MUX_ternary/core/riscv_fetchv25844__WIRE_skid_valid_q , __MUX_procmux5596__WIRE_branch_request_i, \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y , __MUX_procmux5583__WIRE_icache_valid_i, \__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y , __MUX_procmux5568__WIRE_stall_w, \__MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y , \metaReset_paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000 );
  (* src = "./core/riscv_fetch.v:201.1-209.25" *)
  wire _00_;
  (* src = "./core/riscv_fetch.v:103.1-120.4" *)
  wire [31:0] _01_;
  (* src = "./core/riscv_fetch.v:103.1-120.4" *)
  wire _02_;
  (* src = "./core/riscv_fetch.v:155.1-161.28" *)
  wire _03_;
  (* src = "./core/riscv_fetch.v:181.1-189.49" *)
  wire [31:0] _04_;
  (* src = "./core/riscv_fetch.v:239.1-255.4" *)
  wire [65:0] _05_;
  (* src = "./core/riscv_fetch.v:239.1-255.4" *)
  wire _06_;
  (* src = "./core/riscv_fetch.v:189.16-189.48" *)
  wire [31:0] _07_;
  (* src = "./core/riscv_fetch.v:225.30-225.55" *)
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  (* src = "./core/riscv_fetch.v:166.33-166.49" *)
  wire _12_;
  (* src = "./core/riscv_fetch.v:225.58-225.72" *)
  wire _13_;
  (* src = "./core/riscv_fetch.v:231.49-231.64" *)
  wire _14_;
  (* src = "./core/riscv_fetch.v:246.27-246.42" *)
  wire _15_;
  (* src = "./core/riscv_fetch.v:257.65-257.83" *)
  wire _16_;
  (* src = "./core/riscv_fetch.v:257.31-257.61" *)
  wire _17_;
  (* src = "./core/riscv_fetch.v:94.29-94.61" *)
  wire _18_;
  (* src = "./core/riscv_fetch.v:134.22-134.30" *)
  wire _19_;
  wire _20_;
  wire [31:0] _21_;
  wire _22_;
  wire [31:0] _23_;
  wire _24_;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y ;
  wire \__MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5568__WIRE_stall_w;
  wire __MUX_procmux5568__WIRE_stall_w;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y ;
  wire \__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5583__WIRE_icache_valid_i;
  wire __MUX_procmux5583__WIRE_icache_valid_i;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y ;
  wire \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux5596__WIRE_branch_request_i;
  wire __MUX_procmux5596__WIRE_branch_request_i;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/riscv_fetchv25844__WIRE_skid_valid_q ;
  wire \__MUX_ternary/core/riscv_fetchv25844__WIRE_skid_valid_q ;
  (* src = "./core/riscv_fetch.v:91.13-91.21" *)
  reg active_q;
  (* src = "./core/riscv_fetch.v:192.11-192.21" *)
  reg branch_d_q;
  (* src = "./core/riscv_fetch.v:64.22-64.33" *)
  input [31:0] branch_pc_i;
  wire [31:0] branch_pc_i;
  (* src = "./core/riscv_fetch.v:100.13-100.24" *)
  reg [31:0] branch_pc_q;
  (* src = "./core/riscv_fetch.v:65.22-65.35" *)
  input [1:0] branch_priv_i;
  wire [1:0] branch_priv_i;
  (* src = "./core/riscv_fetch.v:101.13-101.26" *)
  reg [1:0] branch_priv_q;
  (* src = "./core/riscv_fetch.v:99.13-99.21" *)
  reg branch_q;
  (* src = "./core/riscv_fetch.v:63.22-63.38" *)
  input branch_request_i;
  wire branch_request_i;
  (* src = "./core/riscv_fetch.v:54.22-54.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_fetch.v:56.22-56.36" *)
  input fetch_accept_i;
  wire fetch_accept_i;
  (* src = "./core/riscv_fetch.v:71.22-71.41" *)
  output fetch_fault_fetch_o;
  wire fetch_fault_fetch_o;
  (* src = "./core/riscv_fetch.v:72.22-72.40" *)
  output fetch_fault_page_o;
  wire fetch_fault_page_o;
  (* src = "./core/riscv_fetch.v:69.22-69.35" *)
  output [31:0] fetch_instr_o;
  wire [31:0] fetch_instr_o;
  (* src = "./core/riscv_fetch.v:62.22-62.40" *)
  input fetch_invalidate_i;
  wire fetch_invalidate_i;
  (* src = "./core/riscv_fetch.v:70.22-70.32" *)
  output [31:0] fetch_pc_o;
  wire [31:0] fetch_pc_o;
  (* src = "./core/riscv_fetch.v:179.13-179.30" *)
  wire fetch_resp_drop_w;
  (* src = "./core/riscv_fetch.v:68.22-68.35" *)
  output fetch_valid_o;
  wire fetch_valid_o;
  (* src = "./core/riscv_fetch.v:57.22-57.37" *)
  input icache_accept_i;
  wire icache_accept_i;
  (* src = "./core/riscv_fetch.v:93.13-93.26" *)
  wire icache_busy_w;
  (* src = "./core/riscv_fetch.v:59.22-59.36" *)
  input icache_error_i;
  wire icache_error_i;
  (* src = "./core/riscv_fetch.v:151.5-151.19" *)
  reg icache_fetch_q;
  (* src = "./core/riscv_fetch.v:74.22-74.36" *)
  output icache_flush_o;
  wire icache_flush_o;
  (* src = "./core/riscv_fetch.v:60.22-60.35" *)
  input [31:0] icache_inst_i;
  wire [31:0] icache_inst_i;
  (* src = "./core/riscv_fetch.v:75.22-75.41" *)
  output icache_invalidate_o;
  wire icache_invalidate_o;
  (* src = "./core/riscv_fetch.v:61.22-61.41" *)
  input icache_page_fault_i;
  wire icache_page_fault_i;
  (* src = "./core/riscv_fetch.v:76.22-76.33" *)
  output [31:0] icache_pc_o;
  wire [31:0] icache_pc_o;
  (* src = "./core/riscv_fetch.v:177.13-177.24" *)
  reg [31:0] icache_pc_w;
  (* src = "./core/riscv_fetch.v:77.22-77.35" *)
  output [1:0] icache_priv_o;
  reg [1:0] icache_priv_o;
  (* src = "./core/riscv_fetch.v:73.22-73.33" *)
  output icache_rd_o;
  wire icache_rd_o;
  (* src = "./core/riscv_fetch.v:58.22-58.36" *)
  input icache_valid_i;
  wire icache_valid_i;
  (* meta_reset = 32'd1 *)
  input \metaReset_paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000 ;
  wire \metaReset_paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000 ;
  (* src = "./core/riscv_fetch.v:175.13-175.19" *)
  (* unused_bits = "0 1" *)
  reg [31:0] pc_d_q;
  (* src = "./core/riscv_fetch.v:55.22-55.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_fetch.v:236.13-236.26" *)
  reg [65:0] skid_buffer_q;
  (* src = "./core/riscv_fetch.v:237.13-237.25" *)
  reg skid_valid_q;
  (* src = "./core/riscv_fetch.v:78.22-78.37" *)
  output squash_decode_o;
  wire squash_decode_o;
  (* src = "./core/riscv_fetch.v:94.13-94.20" *)
  wire stall_w;
  assign _07_ = { icache_pc_w[31:2], 2'h0 } + (* src = "./core/riscv_fetch.v:189.16-189.48" *) 32'd4;
  assign _08_ = active_q & (* src = "./core/riscv_fetch.v:225.30-225.55" *) fetch_accept_i;
  assign icache_rd_o = _08_ & (* src = "./core/riscv_fetch.v:225.30-225.72" *) _13_;
  assign fetch_valid_o = _17_ & (* src = "./core/riscv_fetch.v:257.30-257.83" *) _16_;
  (* src = "./core/riscv_fetch.v:201.1-209.25" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_d_q <= 1'h0;
    else if (_09_) branch_d_q <= _00_;
  (* src = "./core/riscv_fetch.v:194.1-199.32" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) icache_priv_o <= 2'h3;
    else if (\__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y ) icache_priv_o <= branch_priv_q;
  (* src = "./core/riscv_fetch.v:181.1-189.49" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) icache_pc_w <= 32'd0;
    else if (_09_) icache_pc_w <= _04_;
  (* src = "./core/riscv_fetch.v:155.1-161.28" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) icache_fetch_q <= 1'h0;
    else if (_10_) icache_fetch_q <= _03_;
  (* src = "./core/riscv_fetch.v:103.1-120.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_priv_q <= 2'h3;
    else if (branch_request_i) branch_priv_q <= branch_priv_i;
  (* src = "./core/riscv_fetch.v:131.1-135.25" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) active_q <= 1'h0;
    else if (\__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y ) active_q <= 1'h1;
  (* src = "./core/riscv_fetch.v:103.1-120.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_q <= 1'h0;
    else if (_11_) branch_q <= _02_;
  (* src = "./core/riscv_fetch.v:216.1-220.27" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) pc_d_q <= 32'd0;
    else if (\__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y ) pc_d_q <= icache_pc_w;
  (* src = "./core/riscv_fetch.v:103.1-120.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_pc_q <= 32'd0;
    else if (_11_) branch_pc_q <= _01_;
  assign _09_ = { \__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y , stall_w } != 2'h1;
  assign _10_ = | { \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y , icache_valid_i };
  assign _11_ = | { \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y , branch_request_i };
  assign \__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y  = branch_q && (* src = "./core/riscv_fetch.v:205.10-205.30" *) _19_;
  assign \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y  = icache_rd_o && (* src = "./core/riscv_fetch.v:219.10-219.40" *) icache_accept_i;
  assign icache_busy_w = icache_fetch_q && (* src = "./core/riscv_fetch.v:231.31-231.64" *) _14_;
  assign \__MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y  = fetch_valid_o && (* src = "./core/riscv_fetch.v:246.10-246.42" *) _15_;
  assign _12_ = ! (* src = "./core/riscv_fetch.v:166.33-166.49" *) icache_accept_i;
  assign _13_ = ! (* src = "./core/riscv_fetch.v:225.58-225.72" *) icache_busy_w;
  assign _14_ = ! (* src = "./core/riscv_fetch.v:231.49-231.64" *) icache_valid_i;
  assign _15_ = ! (* src = "./core/riscv_fetch.v:246.27-246.42" *) fetch_accept_i;
  assign _16_ = ! (* src = "./core/riscv_fetch.v:257.65-257.83" *) fetch_resp_drop_w;
  assign _17_ = icache_valid_i || (* src = "./core/riscv_fetch.v:257.31-257.61" *) skid_valid_q;
  assign _18_ = _15_ || (* src = "./core/riscv_fetch.v:94.29-94.61" *) icache_busy_w;
  assign stall_w = _18_ || (* src = "./core/riscv_fetch.v:94.29-94.81" *) _12_;
  assign _19_ = ~ (* src = "./core/riscv_fetch.v:205.22-205.30" *) stall_w;
  assign fetch_resp_drop_w = branch_q | (* src = "./core/riscv_fetch.v:213.28-213.49" *) branch_d_q;
  (* src = "./core/riscv_fetch.v:239.1-255.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) skid_buffer_q <= 66'h00000000000000000;
    else skid_buffer_q <= _05_;
  (* src = "./core/riscv_fetch.v:239.1-255.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) skid_valid_q <= 1'h0;
    else skid_valid_q <= _06_;
  assign _05_ = \__MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_fetch.v:246.10-246.42|./core/riscv_fetch.v:246.6-255.4" *) { fetch_fault_page_o, fetch_fault_fetch_o, fetch_pc_o, fetch_instr_o } : 66'h00000000000000000;
  assign _06_ = \__MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_fetch.v:246.10-246.42|./core/riscv_fetch.v:246.6-255.4" *) 1'h1 : 1'h0;
  assign _20_ = stall_w ? (* src = "./core/riscv_fetch.v:208.10-208.18|./core/riscv_fetch.v:208.6-209.25" *) 1'hx : 1'h0;
  assign _00_ = \__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_fetch.v:205.10-205.30|./core/riscv_fetch.v:205.6-209.25" *) 1'h1 : _20_;
  assign _21_ = stall_w ? (* src = "./core/riscv_fetch.v:188.10-188.18|./core/riscv_fetch.v:188.6-189.49" *) 32'hxxxxxxxx : _07_;
  assign _04_ = \__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_fetch.v:185.10-185.30|./core/riscv_fetch.v:185.6-189.49" *) branch_pc_q : _21_;
  assign _22_ = icache_valid_i ? (* src = "./core/riscv_fetch.v:160.10-160.24|./core/riscv_fetch.v:160.6-161.28" *) 1'h0 : 1'hx;
  assign _03_ = \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_fetch.v:158.10-158.40|./core/riscv_fetch.v:158.6-161.28" *) 1'h1 : _22_;
  assign _23_ = \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y  ? (* src = "./core/riscv_fetch.v:116.10-116.40|./core/riscv_fetch.v:116.6-120.4" *) 32'd0 : 32'hxxxxxxxx;
  assign _01_ = branch_request_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_fetch.v:110.10-110.26|./core/riscv_fetch.v:110.6-120.4" *) branch_pc_i : _23_;
  assign _24_ = \__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y  ? (* src = "./core/riscv_fetch.v:116.10-116.40|./core/riscv_fetch.v:116.6-120.4" *) 1'h0 : 1'hx;
  assign _02_ = branch_request_i ? (* full_case = 32'd1 *) (* src = "./core/riscv_fetch.v:110.10-110.26|./core/riscv_fetch.v:110.6-120.4" *) 1'h1 : _24_;
  assign fetch_pc_o = skid_valid_q ? (* src = "./core/riscv_fetch.v:258.30-258.87" *) skid_buffer_q[63:32] : { pc_d_q[31:2], 2'h0 };
  assign fetch_instr_o = skid_valid_q ? (* src = "./core/riscv_fetch.v:259.30-259.81" *) skid_buffer_q[31:0] : icache_inst_i;
  assign fetch_fault_fetch_o = skid_valid_q ? (* src = "./core/riscv_fetch.v:262.30-262.79" *) skid_buffer_q[64] : icache_error_i;
  assign fetch_fault_page_o = skid_valid_q ? (* src = "./core/riscv_fetch.v:263.30-263.84" *) skid_buffer_q[65] : icache_page_fault_i;
  assign __MUX_procmux5583__WIRE_icache_valid_i = icache_valid_i;
  assign __MUX_procmux5568__WIRE_stall_w = stall_w;
  assign __MUX_procmux5596__WIRE_branch_request_i = branch_request_i;
  assign \__MUX_ternary/core/riscv_fetchv25844__WIRE_skid_valid_q  = skid_valid_q;
  assign icache_flush_o = fetch_invalidate_i;
  assign icache_invalidate_o = 1'h0;
  assign icache_pc_o = { icache_pc_w[31:2], 2'h0 };
  assign squash_decode_o = branch_request_i;
endmodule

(* hdlname = "\\riscv_regfile" *)
(* src = "./core/riscv_regfile.v:41.1-407.10" *)
module \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000 (clk_i, rst_i, rd0_i, rd0_value_i, ra0_i, rb0_i, ra0_value_o, rb0_value_o, __MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761, __MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693, __MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713, __MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717, __MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765, __MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689, __MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681
, __MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709, __MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725, __MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777, __MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701, __MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785, __MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733, __MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737, __MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789, __MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841, __MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP
, __MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833, __MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829, __MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821, __MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745, __MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757, __MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813, __MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809, __MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805, __MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797, __MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP
, __MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753, __MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861, __MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857, __MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853, __MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849, __MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP, \metaReset_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000 );
  wire [31:0] _000_;
  wire [31:0] _001_;
  wire [31:0] _002_;
  wire [31:0] _003_;
  wire [31:0] _004_;
  wire [31:0] _005_;
  wire [31:0] _006_;
  wire [31:0] _007_;
  wire [31:0] _008_;
  wire [31:0] _009_;
  wire [31:0] _010_;
  wire [31:0] _011_;
  wire [31:0] _012_;
  wire [31:0] _013_;
  wire [31:0] _014_;
  wire [31:0] _015_;
  wire [31:0] _016_;
  wire [31:0] _017_;
  wire [31:0] _018_;
  wire [31:0] _019_;
  wire [31:0] _020_;
  wire [31:0] _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire [31:0] _024_;
  wire [31:0] _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [31:0] _029_;
  wire [31:0] _030_;
  wire [31:0] _031_;
  wire [31:0] _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  wire [31:0] _036_;
  wire [31:0] _037_;
  wire [31:0] _038_;
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire [31:0] _041_;
  wire [31:0] _042_;
  wire [31:0] _043_;
  wire [31:0] _044_;
  wire [31:0] _045_;
  wire [31:0] _046_;
  wire [31:0] _047_;
  wire [31:0] _048_;
  wire [31:0] _049_;
  wire [31:0] _050_;
  wire [31:0] _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  wire [31:0] _059_;
  (* src = "./core/riscv_regfile.v:201.18-201.31" *)
  wire _060_;
  (* src = "./core/riscv_regfile.v:202.18-202.31" *)
  wire _061_;
  (* src = "./core/riscv_regfile.v:203.18-203.31" *)
  wire _062_;
  (* src = "./core/riscv_regfile.v:204.18-204.31" *)
  wire _063_;
  (* src = "./core/riscv_regfile.v:205.18-205.31" *)
  wire _064_;
  (* src = "./core/riscv_regfile.v:206.18-206.31" *)
  wire _065_;
  (* src = "./core/riscv_regfile.v:207.18-207.31" *)
  wire _066_;
  (* src = "./core/riscv_regfile.v:208.18-208.31" *)
  wire _067_;
  (* src = "./core/riscv_regfile.v:209.18-209.31" *)
  wire _068_;
  (* src = "./core/riscv_regfile.v:210.18-210.32" *)
  wire _069_;
  (* src = "./core/riscv_regfile.v:211.18-211.32" *)
  wire _070_;
  (* src = "./core/riscv_regfile.v:212.18-212.32" *)
  wire _071_;
  (* src = "./core/riscv_regfile.v:213.18-213.32" *)
  wire _072_;
  (* src = "./core/riscv_regfile.v:214.18-214.32" *)
  wire _073_;
  (* src = "./core/riscv_regfile.v:215.18-215.32" *)
  wire _074_;
  (* src = "./core/riscv_regfile.v:216.18-216.32" *)
  wire _075_;
  (* src = "./core/riscv_regfile.v:217.18-217.32" *)
  wire _076_;
  (* src = "./core/riscv_regfile.v:218.18-218.32" *)
  wire _077_;
  (* src = "./core/riscv_regfile.v:219.18-219.32" *)
  wire _078_;
  (* src = "./core/riscv_regfile.v:220.18-220.32" *)
  wire _079_;
  (* src = "./core/riscv_regfile.v:221.18-221.32" *)
  wire _080_;
  (* src = "./core/riscv_regfile.v:222.18-222.32" *)
  wire _081_;
  (* src = "./core/riscv_regfile.v:223.18-223.32" *)
  wire _082_;
  (* src = "./core/riscv_regfile.v:224.18-224.32" *)
  wire _083_;
  (* src = "./core/riscv_regfile.v:225.18-225.32" *)
  wire _084_;
  (* src = "./core/riscv_regfile.v:226.18-226.32" *)
  wire _085_;
  (* src = "./core/riscv_regfile.v:227.18-227.32" *)
  wire _086_;
  (* src = "./core/riscv_regfile.v:228.18-228.32" *)
  wire _087_;
  (* src = "./core/riscv_regfile.v:229.18-229.32" *)
  wire _088_;
  (* src = "./core/riscv_regfile.v:230.18-230.32" *)
  wire _089_;
  (* src = "./core/riscv_regfile.v:231.18-231.32" *)
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  (* src = "./core/riscv_regfile.v:102.16-102.25" *)
  reg [31:0] \REGFILE.reg_r10_q ;
  (* src = "./core/riscv_regfile.v:103.16-103.25" *)
  reg [31:0] \REGFILE.reg_r11_q ;
  (* src = "./core/riscv_regfile.v:104.16-104.25" *)
  reg [31:0] \REGFILE.reg_r12_q ;
  (* src = "./core/riscv_regfile.v:105.16-105.25" *)
  reg [31:0] \REGFILE.reg_r13_q ;
  (* src = "./core/riscv_regfile.v:106.16-106.25" *)
  reg [31:0] \REGFILE.reg_r14_q ;
  (* src = "./core/riscv_regfile.v:107.16-107.25" *)
  reg [31:0] \REGFILE.reg_r15_q ;
  (* src = "./core/riscv_regfile.v:108.16-108.25" *)
  reg [31:0] \REGFILE.reg_r16_q ;
  (* src = "./core/riscv_regfile.v:109.16-109.25" *)
  reg [31:0] \REGFILE.reg_r17_q ;
  (* src = "./core/riscv_regfile.v:110.16-110.25" *)
  reg [31:0] \REGFILE.reg_r18_q ;
  (* src = "./core/riscv_regfile.v:111.16-111.25" *)
  reg [31:0] \REGFILE.reg_r19_q ;
  (* src = "./core/riscv_regfile.v:93.16-93.24" *)
  reg [31:0] \REGFILE.reg_r1_q ;
  (* src = "./core/riscv_regfile.v:112.16-112.25" *)
  reg [31:0] \REGFILE.reg_r20_q ;
  (* src = "./core/riscv_regfile.v:113.16-113.25" *)
  reg [31:0] \REGFILE.reg_r21_q ;
  (* src = "./core/riscv_regfile.v:114.16-114.25" *)
  reg [31:0] \REGFILE.reg_r22_q ;
  (* src = "./core/riscv_regfile.v:115.16-115.25" *)
  reg [31:0] \REGFILE.reg_r23_q ;
  (* src = "./core/riscv_regfile.v:116.16-116.25" *)
  reg [31:0] \REGFILE.reg_r24_q ;
  (* src = "./core/riscv_regfile.v:117.16-117.25" *)
  reg [31:0] \REGFILE.reg_r25_q ;
  (* src = "./core/riscv_regfile.v:118.16-118.25" *)
  reg [31:0] \REGFILE.reg_r26_q ;
  (* src = "./core/riscv_regfile.v:119.16-119.25" *)
  reg [31:0] \REGFILE.reg_r27_q ;
  (* src = "./core/riscv_regfile.v:120.16-120.25" *)
  reg [31:0] \REGFILE.reg_r28_q ;
  (* src = "./core/riscv_regfile.v:121.16-121.25" *)
  reg [31:0] \REGFILE.reg_r29_q ;
  (* src = "./core/riscv_regfile.v:94.16-94.24" *)
  reg [31:0] \REGFILE.reg_r2_q ;
  (* src = "./core/riscv_regfile.v:122.16-122.25" *)
  reg [31:0] \REGFILE.reg_r30_q ;
  (* src = "./core/riscv_regfile.v:123.16-123.25" *)
  reg [31:0] \REGFILE.reg_r31_q ;
  (* src = "./core/riscv_regfile.v:95.16-95.24" *)
  reg [31:0] \REGFILE.reg_r3_q ;
  (* src = "./core/riscv_regfile.v:96.16-96.24" *)
  reg [31:0] \REGFILE.reg_r4_q ;
  (* src = "./core/riscv_regfile.v:97.16-97.24" *)
  reg [31:0] \REGFILE.reg_r5_q ;
  (* src = "./core/riscv_regfile.v:98.16-98.24" *)
  reg [31:0] \REGFILE.reg_r6_q ;
  (* src = "./core/riscv_regfile.v:99.16-99.24" *)
  reg [31:0] \REGFILE.reg_r7_q ;
  (* src = "./core/riscv_regfile.v:100.16-100.24" *)
  reg [31:0] \REGFILE.reg_r8_q ;
  (* src = "./core/riscv_regfile.v:101.16-101.24" *)
  reg [31:0] \REGFILE.reg_r9_q ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861;
  (* src = "./core/riscv_regfile.v:53.22-53.27" *)
  input clk_i;
  wire clk_i;
  (* meta_reset = 32'd1 *)
  input \metaReset_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000 ;
  wire \metaReset_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000 ;
  (* src = "./core/riscv_regfile.v:57.22-57.27" *)
  input [4:0] ra0_i;
  wire [4:0] ra0_i;
  (* src = "./core/riscv_regfile.v:61.22-61.33" *)
  output [31:0] ra0_value_o;
  wire [31:0] ra0_value_o;
  (* src = "./core/riscv_regfile.v:58.22-58.27" *)
  input [4:0] rb0_i;
  wire [4:0] rb0_i;
  (* src = "./core/riscv_regfile.v:62.22-62.33" *)
  output [31:0] rb0_value_o;
  wire [31:0] rb0_value_o;
  (* src = "./core/riscv_regfile.v:55.22-55.27" *)
  input [4:0] rd0_i;
  wire [4:0] rd0_i;
  (* src = "./core/riscv_regfile.v:56.22-56.33" *)
  input [31:0] rd0_value_i;
  wire [31:0] rd0_value_i;
  (* src = "./core/riscv_regfile.v:54.22-54.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r1_q  <= 32'd0;
    else if (_060_) \REGFILE.reg_r1_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r2_q  <= 32'd0;
    else if (_061_) \REGFILE.reg_r2_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r3_q  <= 32'd0;
    else if (_062_) \REGFILE.reg_r3_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r4_q  <= 32'd0;
    else if (_063_) \REGFILE.reg_r4_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r5_q  <= 32'd0;
    else if (_064_) \REGFILE.reg_r5_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r6_q  <= 32'd0;
    else if (_065_) \REGFILE.reg_r6_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r7_q  <= 32'd0;
    else if (_066_) \REGFILE.reg_r7_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r8_q  <= 32'd0;
    else if (_067_) \REGFILE.reg_r8_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r9_q  <= 32'd0;
    else if (_068_) \REGFILE.reg_r9_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r10_q  <= 32'd0;
    else if (_069_) \REGFILE.reg_r10_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r11_q  <= 32'd0;
    else if (_070_) \REGFILE.reg_r11_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r12_q  <= 32'd0;
    else if (_071_) \REGFILE.reg_r12_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r13_q  <= 32'd0;
    else if (_072_) \REGFILE.reg_r13_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r14_q  <= 32'd0;
    else if (_073_) \REGFILE.reg_r14_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r15_q  <= 32'd0;
    else if (_074_) \REGFILE.reg_r15_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r16_q  <= 32'd0;
    else if (_075_) \REGFILE.reg_r16_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r17_q  <= 32'd0;
    else if (_076_) \REGFILE.reg_r17_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r18_q  <= 32'd0;
    else if (_077_) \REGFILE.reg_r18_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r19_q  <= 32'd0;
    else if (_078_) \REGFILE.reg_r19_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r20_q  <= 32'd0;
    else if (_079_) \REGFILE.reg_r20_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r21_q  <= 32'd0;
    else if (_080_) \REGFILE.reg_r21_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r22_q  <= 32'd0;
    else if (_081_) \REGFILE.reg_r22_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r23_q  <= 32'd0;
    else if (_082_) \REGFILE.reg_r23_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r24_q  <= 32'd0;
    else if (_083_) \REGFILE.reg_r24_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r25_q  <= 32'd0;
    else if (_084_) \REGFILE.reg_r25_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r26_q  <= 32'd0;
    else if (_085_) \REGFILE.reg_r26_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r27_q  <= 32'd0;
    else if (_086_) \REGFILE.reg_r27_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r28_q  <= 32'd0;
    else if (_087_) \REGFILE.reg_r28_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r29_q  <= 32'd0;
    else if (_088_) \REGFILE.reg_r29_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r30_q  <= 32'd0;
    else if (_089_) \REGFILE.reg_r30_q  <= rd0_value_i;
  (* src = "./core/riscv_regfile.v:164.5-232.8" *)
  always_ff @(posedge clk_i)
    if (rst_i) \REGFILE.reg_r31_q  <= 32'd0;
    else if (_090_) \REGFILE.reg_r31_q  <= rd0_value_i;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 = _106_ | __MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 = _108_ | __MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 = _110_ | __MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 = _112_ | __MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 = _114_ | __MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 = _116_ | __MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 = _118_ | __MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 = _120_ | __MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 = _091_ | __MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 = _093_ | __MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 = _095_ | __MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 = _097_ | __MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 = _099_ | __MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 = _101_ | __MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 = _103_ | __MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 = _105_ | __MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 = | { __MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681, _107_, __MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 = | { __MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701, _111_, __MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 = | { __MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681, __MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689, _109_, __MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP, _107_, __MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 = | { __MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725, _115_, __MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 = | { __MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745, _119_, __MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 = | { __MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725, __MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733, _117_, __MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP, _115_, __MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 = | { __MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681, __MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689, __MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701, __MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709, _113_, __MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP, _111_, __MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP, _109_, __MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP, _107_, __MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 = | { __MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777, _092_, __MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 = | { _096_, __MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 = | { __MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777, __MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785, _094_, __MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP, _092_, __MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 = | { _100_, __MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 = | { _104_, __MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 = | { _102_, __MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP, _100_, __MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821, __MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 };
  assign __MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 = | { _098_, __MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP, _096_, __MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777, __MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785, __MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797, __MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805, _094_, __MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP, _092_, __MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP };
  assign _000_ = __MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP ? \REGFILE.reg_r31_q  : \REGFILE.reg_r30_q ;
  assign _001_ = __MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP ? \REGFILE.reg_r29_q  : \REGFILE.reg_r28_q ;
  assign _002_ = __MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 ? _000_ : _001_;
  assign _003_ = __MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP ? \REGFILE.reg_r27_q  : \REGFILE.reg_r26_q ;
  assign _004_ = __MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP ? \REGFILE.reg_r25_q  : \REGFILE.reg_r24_q ;
  assign _005_ = __MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 ? _003_ : _004_;
  assign _006_ = __MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 ? _002_ : _005_;
  assign _007_ = __MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP ? \REGFILE.reg_r23_q  : \REGFILE.reg_r22_q ;
  assign _008_ = __MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP ? \REGFILE.reg_r21_q  : \REGFILE.reg_r20_q ;
  assign _009_ = __MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 ? _007_ : _008_;
  assign _010_ = __MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP ? \REGFILE.reg_r19_q  : \REGFILE.reg_r18_q ;
  assign _011_ = __MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP ? \REGFILE.reg_r17_q  : \REGFILE.reg_r16_q ;
  assign _012_ = __MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 ? _010_ : _011_;
  assign _013_ = __MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 ? _009_ : _012_;
  assign _014_ = __MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 ? _006_ : _013_;
  assign _015_ = __MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP ? \REGFILE.reg_r15_q  : \REGFILE.reg_r14_q ;
  assign _016_ = __MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP ? \REGFILE.reg_r13_q  : \REGFILE.reg_r12_q ;
  assign _017_ = __MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 ? _015_ : _016_;
  assign _018_ = __MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP ? \REGFILE.reg_r11_q  : \REGFILE.reg_r10_q ;
  assign _019_ = __MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP ? \REGFILE.reg_r9_q  : \REGFILE.reg_r8_q ;
  assign _020_ = __MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 ? _018_ : _019_;
  assign _021_ = __MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 ? _017_ : _020_;
  assign _022_ = __MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP ? \REGFILE.reg_r7_q  : \REGFILE.reg_r6_q ;
  assign _023_ = __MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP ? \REGFILE.reg_r5_q  : \REGFILE.reg_r4_q ;
  assign _024_ = __MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 ? _022_ : _023_;
  assign _025_ = __MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP ? \REGFILE.reg_r3_q  : \REGFILE.reg_r2_q ;
  assign _026_ = __MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP ? \REGFILE.reg_r1_q  : 32'd0;
  assign _027_ = __MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 ? _025_ : _026_;
  assign _028_ = __MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 ? _024_ : _027_;
  assign _029_ = __MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 ? _021_ : _028_;
  assign ra0_value_o = __MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 ? _014_ : _029_;
  assign _030_ = __MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP ? \REGFILE.reg_r31_q  : \REGFILE.reg_r30_q ;
  assign _031_ = __MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP ? \REGFILE.reg_r29_q  : \REGFILE.reg_r28_q ;
  assign _032_ = __MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 ? _030_ : _031_;
  assign _033_ = __MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP ? \REGFILE.reg_r27_q  : \REGFILE.reg_r26_q ;
  assign _034_ = __MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP ? \REGFILE.reg_r25_q  : \REGFILE.reg_r24_q ;
  assign _035_ = __MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 ? _033_ : _034_;
  assign _036_ = __MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 ? _032_ : _035_;
  assign _037_ = __MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP ? \REGFILE.reg_r23_q  : \REGFILE.reg_r22_q ;
  assign _038_ = __MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP ? \REGFILE.reg_r21_q  : \REGFILE.reg_r20_q ;
  assign _039_ = __MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 ? _037_ : _038_;
  assign _040_ = __MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP ? \REGFILE.reg_r19_q  : \REGFILE.reg_r18_q ;
  assign _041_ = __MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP ? \REGFILE.reg_r17_q  : \REGFILE.reg_r16_q ;
  assign _042_ = __MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 ? _040_ : _041_;
  assign _043_ = __MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 ? _039_ : _042_;
  assign _044_ = __MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 ? _036_ : _043_;
  assign _045_ = __MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP ? \REGFILE.reg_r15_q  : \REGFILE.reg_r14_q ;
  assign _046_ = __MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP ? \REGFILE.reg_r13_q  : \REGFILE.reg_r12_q ;
  assign _047_ = __MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 ? _045_ : _046_;
  assign _048_ = __MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP ? \REGFILE.reg_r11_q  : \REGFILE.reg_r10_q ;
  assign _049_ = __MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP ? \REGFILE.reg_r9_q  : \REGFILE.reg_r8_q ;
  assign _050_ = __MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 ? _048_ : _049_;
  assign _051_ = __MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 ? _047_ : _050_;
  assign _052_ = __MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP ? \REGFILE.reg_r7_q  : \REGFILE.reg_r6_q ;
  assign _053_ = __MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP ? \REGFILE.reg_r5_q  : \REGFILE.reg_r4_q ;
  assign _054_ = __MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 ? _052_ : _053_;
  assign _055_ = __MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP ? \REGFILE.reg_r3_q  : \REGFILE.reg_r2_q ;
  assign _056_ = __MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP ? \REGFILE.reg_r1_q  : 32'd0;
  assign _057_ = __MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 ? _055_ : _056_;
  assign _058_ = __MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 ? _054_ : _057_;
  assign _059_ = __MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 ? _051_ : _058_;
  assign rb0_value_o = __MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 ? _044_ : _059_;
  assign _060_ = rd0_i == (* src = "./core/riscv_regfile.v:201.18-201.31" *) 5'h01;
  assign _061_ = rd0_i == (* src = "./core/riscv_regfile.v:202.18-202.31" *) 5'h02;
  assign _062_ = rd0_i == (* src = "./core/riscv_regfile.v:203.18-203.31" *) 5'h03;
  assign _063_ = rd0_i == (* src = "./core/riscv_regfile.v:204.18-204.31" *) 5'h04;
  assign _064_ = rd0_i == (* src = "./core/riscv_regfile.v:205.18-205.31" *) 5'h05;
  assign _065_ = rd0_i == (* src = "./core/riscv_regfile.v:206.18-206.31" *) 5'h06;
  assign _066_ = rd0_i == (* src = "./core/riscv_regfile.v:207.18-207.31" *) 5'h07;
  assign _067_ = rd0_i == (* src = "./core/riscv_regfile.v:208.18-208.31" *) 5'h08;
  assign _068_ = rd0_i == (* src = "./core/riscv_regfile.v:209.18-209.31" *) 5'h09;
  assign _069_ = rd0_i == (* src = "./core/riscv_regfile.v:210.18-210.32" *) 5'h0a;
  assign _070_ = rd0_i == (* src = "./core/riscv_regfile.v:211.18-211.32" *) 5'h0b;
  assign _071_ = rd0_i == (* src = "./core/riscv_regfile.v:212.18-212.32" *) 5'h0c;
  assign _072_ = rd0_i == (* src = "./core/riscv_regfile.v:213.18-213.32" *) 5'h0d;
  assign _073_ = rd0_i == (* src = "./core/riscv_regfile.v:214.18-214.32" *) 5'h0e;
  assign _074_ = rd0_i == (* src = "./core/riscv_regfile.v:215.18-215.32" *) 5'h0f;
  assign _075_ = rd0_i == (* src = "./core/riscv_regfile.v:216.18-216.32" *) 5'h10;
  assign _076_ = rd0_i == (* src = "./core/riscv_regfile.v:217.18-217.32" *) 5'h11;
  assign _077_ = rd0_i == (* src = "./core/riscv_regfile.v:218.18-218.32" *) 5'h12;
  assign _078_ = rd0_i == (* src = "./core/riscv_regfile.v:219.18-219.32" *) 5'h13;
  assign _079_ = rd0_i == (* src = "./core/riscv_regfile.v:220.18-220.32" *) 5'h14;
  assign _080_ = rd0_i == (* src = "./core/riscv_regfile.v:221.18-221.32" *) 5'h15;
  assign _081_ = rd0_i == (* src = "./core/riscv_regfile.v:222.18-222.32" *) 5'h16;
  assign _082_ = rd0_i == (* src = "./core/riscv_regfile.v:223.18-223.32" *) 5'h17;
  assign _083_ = rd0_i == (* src = "./core/riscv_regfile.v:224.18-224.32" *) 5'h18;
  assign _084_ = rd0_i == (* src = "./core/riscv_regfile.v:225.18-225.32" *) 5'h19;
  assign _085_ = rd0_i == (* src = "./core/riscv_regfile.v:226.18-226.32" *) 5'h1a;
  assign _086_ = rd0_i == (* src = "./core/riscv_regfile.v:227.18-227.32" *) 5'h1b;
  assign _087_ = rd0_i == (* src = "./core/riscv_regfile.v:228.18-228.32" *) 5'h1c;
  assign _088_ = rd0_i == (* src = "./core/riscv_regfile.v:229.18-229.32" *) 5'h1d;
  assign _089_ = rd0_i == (* src = "./core/riscv_regfile.v:230.18-230.32" *) 5'h1e;
  assign _090_ = rd0_i == (* src = "./core/riscv_regfile.v:231.18-231.32" *) 5'h1f;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h1f;
  assign _091_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h1e;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h1d;
  assign _092_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h1c;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h1b;
  assign _093_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h1a;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h19;
  assign _094_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h18;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h17;
  assign _095_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h16;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h15;
  assign _096_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h14;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h13;
  assign _097_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h12;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h11;
  assign _098_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h10;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h0f;
  assign _099_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h0e;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h0d;
  assign _100_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h0c;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h0b;
  assign _101_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h0a;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h09;
  assign _102_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h08;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h07;
  assign _103_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h06;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h05;
  assign _104_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h04;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h03;
  assign _105_ = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h02;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP = rb0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:276.9-309.16" *) 5'h01;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h1f;
  assign _106_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h1e;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h1d;
  assign _107_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h1c;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h1b;
  assign _108_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h1a;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h19;
  assign _109_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h18;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h17;
  assign _110_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h16;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h15;
  assign _111_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h14;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h13;
  assign _112_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h12;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h11;
  assign _113_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h10;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h0f;
  assign _114_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h0e;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h0d;
  assign _115_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h0c;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h0b;
  assign _116_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h0a;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h09;
  assign _117_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h08;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h07;
  assign _118_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h06;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h05;
  assign _119_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h04;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h03;
  assign _120_ = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h02;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP = ra0_i == (* full_case = 32'd1 *) (* src = "./core/riscv_regfile.v:0.0-0.0|./core/riscv_regfile.v:241.9-274.16" *) 5'h01;
endmodule

(* hdlname = "\\riscv_alu" *)
(* src = "./core/riscv_alu.v:41.1-207.10" *)
module riscv_alu(alu_op_i, alu_a_i, alu_b_i, alu_p_o, __MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891, \__MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y , \__MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w , __MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL, \__MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i , \__MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y , __MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP, \__MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y , __MUX_procmux1703__WIRE_alu_b_i, __MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877, __MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887, metaReset_riscv_alu);
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _00_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _01_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _02_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _03_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _04_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _05_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _06_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _07_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _08_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [15:0] _09_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _10_;
  (* src = "./core/riscv_alu.v:78.1-203.4" *)
  wire [31:0] _11_;
  (* src = "./core/riscv_alu.v:163.30-163.47" *)
  wire [31:0] _12_;
  (* src = "./core/riscv_alu.v:174.30-174.47" *)
  wire [31:0] _13_;
  wire [31:0] _14_;
  wire [31:0] _15_;
  wire [31:0] _16_;
  wire [31:0] _17_;
  wire [31:0] _18_;
  wire [31:0] _19_;
  wire [31:0] _20_;
  wire [31:0] _21_;
  (* src = "./core/riscv_alu.v:128.40-128.59" *)
  wire _22_;
  (* src = "./core/riscv_alu.v:178.30-178.47" *)
  wire [31:0] _23_;
  wire [1:0] _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  (* src = "./core/riscv_alu.v:189.29-189.64" *)
  wire [31:0] _28_;
  (* src = "./core/riscv_alu.v:194.29-194.56" *)
  wire [31:0] _29_;
  (* src = "./core/riscv_alu.v:196.29-196.58" *)
  wire [31:0] _30_;
  (* src = "./core/riscv_alu.v:182.30-182.47" *)
  wire [31:0] _31_;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891;
  wire __MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \__MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y ;
  wire \__MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output __MUX_procmux1703__WIRE_alu_b_i;
  wire __MUX_procmux1703__WIRE_alu_b_i;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \__MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y ;
  wire \__MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \__MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y ;
  wire \__MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \__MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i ;
  wire \__MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \__MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w ;
  wire \__MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w ;
  (* src = "./core/riscv_alu.v:45.22-45.29" *)
  input [31:0] alu_a_i;
  wire [31:0] alu_a_i;
  (* src = "./core/riscv_alu.v:46.22-46.29" *)
  input [31:0] alu_b_i;
  wire [31:0] alu_b_i;
  (* src = "./core/riscv_alu.v:44.22-44.30" *)
  input [3:0] alu_op_i;
  wire [3:0] alu_op_i;
  (* src = "./core/riscv_alu.v:49.22-49.29" *)
  output [31:0] alu_p_o;
  wire [31:0] alu_p_o;
  (* meta_reset = 32'd1 *)
  input metaReset_riscv_alu;
  wire metaReset_riscv_alu;
  (* src = "./core/riscv_alu.v:73.17-73.26" *)
  wire [31:0] sub_res_w;
  assign _12_ = alu_a_i + (* src = "./core/riscv_alu.v:163.30-163.47" *) alu_b_i;
  assign _13_ = alu_a_i & (* src = "./core/riscv_alu.v:174.30-174.47" *) alu_b_i;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 = _25_ | __MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 = _27_ | __MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 = | { _26_, __MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP, __MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 };
  assign _14_ = __MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP ? _11_ : _28_;
  assign _15_ = __MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP ? _23_ : _13_;
  assign _16_ = __MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP ? _31_ : _15_;
  assign _17_ = __MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 ? _14_ : _16_;
  assign _18_ = __MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP ? sub_res_w : _12_;
  assign _19_ = __MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP ? _00_ : alu_a_i;
  assign _20_ = __MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL ? _10_ : _19_;
  assign _21_ = __MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 ? _18_ : _20_;
  assign alu_p_o = __MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 ? _17_ : _21_;
  assign \__MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y  = alu_a_i[31] && (* src = "./core/riscv_alu.v:128.17-128.59" *) _22_;
  assign \__MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y  = alu_a_i < (* src = "./core/riscv_alu.v:189.30-189.47" *) alu_b_i;
  assign \__MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y  = alu_a_i[31] != (* src = "./core/riscv_alu.v:193.17-193.43" *) alu_b_i[31];
  assign _23_ = alu_a_i | (* src = "./core/riscv_alu.v:178.30-178.47" *) alu_b_i;
  assign _11_ = \__MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:193.17-193.43|./core/riscv_alu.v:193.13-196.59" *) _29_ : _30_;
  assign _10_ = alu_b_i[4] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:153.17-153.35|./core/riscv_alu.v:153.13-156.44" *) { _09_, _08_[31:16] } : _08_;
  assign _08_ = alu_b_i[3] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:148.17-148.35|./core/riscv_alu.v:148.13-151.51" *) { _09_[15:8], _07_[31:8] } : _07_;
  assign _07_ = alu_b_i[2] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:143.17-143.35|./core/riscv_alu.v:143.13-146.51" *) { _09_[15:12], _06_[31:4] } : _06_;
  assign _06_ = alu_b_i[1] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:138.17-138.35|./core/riscv_alu.v:138.13-141.51" *) { _09_[15:14], _05_[31:2] } : _05_;
  assign _05_ = alu_b_i[0] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:133.17-133.35|./core/riscv_alu.v:133.13-136.43" *) { _09_[15], alu_a_i[31:1] } : alu_a_i;
  assign _09_ = \__MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:128.17-128.59|./core/riscv_alu.v:128.13-131.59" *) 16'hffff : 16'h0000;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL = | (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) { _24_[0], _22_ };
  assign _00_ = alu_b_i[4] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:117.17-117.35|./core/riscv_alu.v:117.13-120.43" *) { _04_[15:0], 16'h0000 } : _04_;
  assign _04_ = alu_b_i[3] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:112.17-112.35|./core/riscv_alu.v:112.13-115.49" *) { _03_[23:0], 8'h00 } : _03_;
  assign _03_ = alu_b_i[2] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:107.17-107.35|./core/riscv_alu.v:107.13-110.49" *) { _02_[27:0], 4'h0 } : _02_;
  assign _02_ = alu_b_i[1] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:102.17-102.35|./core/riscv_alu.v:102.13-105.49" *) { _01_[29:0], 2'h0 } : _01_;
  assign _01_ = alu_b_i[0] ? (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:97.17-97.35|./core/riscv_alu.v:97.13-100.42" *) { alu_a_i[30:0], 1'h0 } : alu_a_i;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'hb;
  assign _25_ = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'ha;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'h9;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'h8;
  assign _26_ = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'h7;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'h6;
  assign _27_ = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'h4;
  assign __MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'h1;
  assign _22_ = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'h3;
  assign _24_[0] = alu_op_i == (* full_case = 32'd1 *) (* src = "./core/riscv_alu.v:0.0-0.0|./core/riscv_alu.v:91.5-202.12" *) 4'h2;
  assign sub_res_w = alu_a_i - (* src = "./core/riscv_alu.v:73.29-73.46" *) alu_b_i;
  assign _28_ = \__MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y  ? (* src = "./core/riscv_alu.v:189.29-189.64" *) 32'd1 : 32'd0;
  assign _29_ = alu_a_i[31] ? (* src = "./core/riscv_alu.v:194.29-194.56" *) 32'd1 : 32'd0;
  assign _30_ = sub_res_w[31] ? (* src = "./core/riscv_alu.v:196.29-196.58" *) 32'd1 : 32'd0;
  assign _31_ = alu_a_i ^ (* src = "./core/riscv_alu.v:182.30-182.47" *) alu_b_i;
  assign __MUX_procmux1703__WIRE_alu_b_i = alu_b_i[4];
  assign _24_[1] = _22_;
  assign \__MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i  = alu_a_i[31];
  assign \__MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w  = sub_res_w[31];
endmodule

(* hdlname = "\\riscv_core" *)
(* top =  1  *)
(* src = "./core/riscv_core.v:42.1-642.10" *)
module riscv_core(clk_i, rst_i, mem_d_addr_o, mem_d_data_wr_o, mem_d_rd_o, mem_d_wr_o, mem_d_cacheable_o, mem_d_req_tag_o, mem_d_invalidate_o, mem_d_writeback_o, mem_d_flush_o, mem_i_rd_o, mem_i_flush_o, mem_i_invalidate_o, mem_i_pc_o, auto_cover_out, fuzz_in, metaReset);
  (* mux_wire = 32'd1 *)
  (* port = 32'd1 *)
  output [254:0] auto_cover_out;
  wire [254:0] auto_cover_out;
  (* src = "./core/riscv_core.v:124.16-124.31" *)
  wire [31:0] branch_csr_pc_w;
  (* src = "./core/riscv_core.v:157.16-157.33" *)
  wire [1:0] branch_csr_priv_w;
  (* src = "./core/riscv_core.v:104.16-104.36" *)
  wire branch_csr_request_w;
  (* src = "./core/riscv_core.v:195.16-195.34" *)
  wire [31:0] branch_d_exec_pc_w;
  (* src = "./core/riscv_core.v:111.16-111.36" *)
  wire [1:0] branch_d_exec_priv_w;
  (* src = "./core/riscv_core.v:143.16-143.39" *)
  wire branch_d_exec_request_w;
  (* src = "./core/riscv_core.v:221.16-221.37" *)
  wire branch_exec_is_call_w;
  (* src = "./core/riscv_core.v:198.16-198.36" *)
  wire branch_exec_is_jmp_w;
  (* src = "./core/riscv_core.v:139.16-139.42" *)
  wire branch_exec_is_not_taken_w;
  (* src = "./core/riscv_core.v:116.16-116.36" *)
  wire branch_exec_is_ret_w;
  (* src = "./core/riscv_core.v:145.16-145.38" *)
  wire branch_exec_is_taken_w;
  (* src = "./core/riscv_core.v:140.16-140.32" *)
  wire [31:0] branch_exec_pc_w;
  (* src = "./core/riscv_core.v:158.16-158.37" *)
  wire branch_exec_request_w;
  (* src = "./core/riscv_core.v:100.16-100.36" *)
  wire [31:0] branch_exec_source_w;
  (* src = "./core/riscv_core.v:135.16-135.27" *)
  wire [31:0] branch_pc_w;
  (* src = "./core/riscv_core.v:161.16-161.29" *)
  wire [1:0] branch_priv_w;
  (* src = "./core/riscv_core.v:120.16-120.32" *)
  wire branch_request_w;
  (* src = "./core/riscv_core.v:62.22-62.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_core.v:75.22-75.30" *)
  wire [31:0] cpu_id_i;
  (* src = "./core/riscv_core.v:113.16-113.36" *)
  wire csr_opcode_invalid_w;
  (* src = "./core/riscv_core.v:204.16-204.35" *)
  wire [31:0] csr_opcode_opcode_w;
  (* src = "./core/riscv_core.v:121.16-121.31" *)
  wire [31:0] csr_opcode_pc_w;
  (* src = "./core/riscv_core.v:187.16-187.35" *)
  wire [4:0] csr_opcode_ra_idx_w;
  (* src = "./core/riscv_core.v:170.16-170.39" *)
  wire [31:0] csr_opcode_ra_operand_w;
  (* src = "./core/riscv_core.v:137.16-137.35" *)
  wire [4:0] csr_opcode_rb_idx_w;
  (* src = "./core/riscv_core.v:101.16-101.39" *)
  wire [31:0] csr_opcode_rb_operand_w;
  (* src = "./core/riscv_core.v:99.16-99.35" *)
  wire [4:0] csr_opcode_rd_idx_w;
  (* src = "./core/riscv_core.v:103.16-103.34" *)
  wire csr_opcode_valid_w;
  (* src = "./core/riscv_core.v:123.16-123.41" *)
  wire [5:0] csr_result_e1_exception_w;
  (* src = "./core/riscv_core.v:194.16-194.37" *)
  wire [31:0] csr_result_e1_value_w;
  (* src = "./core/riscv_core.v:183.16-183.37" *)
  wire [31:0] csr_result_e1_wdata_w;
  (* src = "./core/riscv_core.v:203.16-203.37" *)
  wire csr_result_e1_write_w;
  (* src = "./core/riscv_core.v:117.16-117.46" *)
  wire [31:0] csr_writeback_exception_addr_w;
  (* src = "./core/riscv_core.v:219.16-219.44" *)
  wire [31:0] csr_writeback_exception_pc_w;
  (* src = "./core/riscv_core.v:114.16-114.41" *)
  wire [5:0] csr_writeback_exception_w;
  (* src = "./core/riscv_core.v:197.16-197.37" *)
  wire [11:0] csr_writeback_waddr_w;
  (* src = "./core/riscv_core.v:191.16-191.37" *)
  wire [31:0] csr_writeback_wdata_w;
  (* src = "./core/riscv_core.v:192.16-192.37" *)
  wire csr_writeback_write_w;
  (* src = "./core/riscv_core.v:160.16-160.34" *)
  wire div_opcode_valid_w;
  (* src = "./core/riscv_core.v:133.16-133.27" *)
  wire exec_hold_w;
  (* src = "./core/riscv_core.v:210.16-210.35" *)
  wire exec_opcode_valid_w;
  (* src = "./core/riscv_core.v:98.16-98.30" *)
  wire fetch_accept_w;
  (* src = "./core/riscv_core.v:186.16-186.34" *)
  wire fetch_dec_accept_w;
  (* src = "./core/riscv_core.v:146.16-146.39" *)
  wire fetch_dec_fault_fetch_w;
  (* src = "./core/riscv_core.v:131.16-131.38" *)
  wire fetch_dec_fault_page_w;
  (* src = "./core/riscv_core.v:202.16-202.33" *)
  wire [31:0] fetch_dec_instr_w;
  (* src = "./core/riscv_core.v:163.16-163.30" *)
  wire [31:0] fetch_dec_pc_w;
  (* src = "./core/riscv_core.v:147.16-147.33" *)
  wire fetch_dec_valid_w;
  (* src = "./core/riscv_core.v:148.16-148.35" *)
  wire fetch_fault_fetch_w;
  (* src = "./core/riscv_core.v:126.16-126.34" *)
  wire fetch_fault_page_w;
  (* src = "./core/riscv_core.v:119.16-119.32" *)
  wire fetch_in_fault_w;
  (* src = "./core/riscv_core.v:94.16-94.31" *)
  wire [1:0] fetch_in_priv_w;
  (* src = "./core/riscv_core.v:175.16-175.36" *)
  wire fetch_instr_branch_w;
  (* src = "./core/riscv_core.v:200.16-200.33" *)
  wire fetch_instr_csr_w;
  (* src = "./core/riscv_core.v:205.16-205.33" *)
  wire fetch_instr_div_w;
  (* src = "./core/riscv_core.v:189.16-189.34" *)
  wire fetch_instr_exec_w;
  (* src = "./core/riscv_core.v:134.16-134.37" *)
  wire fetch_instr_invalid_w;
  (* src = "./core/riscv_core.v:167.16-167.33" *)
  wire fetch_instr_lsu_w;
  (* src = "./core/riscv_core.v:115.16-115.33" *)
  wire fetch_instr_mul_w;
  (* src = "./core/riscv_core.v:208.16-208.38" *)
  wire fetch_instr_rd_valid_w;
  (* src = "./core/riscv_core.v:206.16-206.29" *)
  wire [31:0] fetch_instr_w;
  (* src = "./core/riscv_core.v:154.16-154.26" *)
  wire [31:0] fetch_pc_w;
  (* src = "./core/riscv_core.v:196.16-196.29" *)
  wire fetch_valid_w;
  (* fuzz_wire = 32'd1 *)
  (* port = 32'd1 *)
  input [145:0] fuzz_in;
  wire [145:0] fuzz_in;
  (* src = "./core/riscv_core.v:188.16-188.24" *)
  wire ifence_w;
  (* src = "./core/riscv_core.v:164.16-164.35" *)
  wire interrupt_inhibit_w;
  (* src = "./core/riscv_core.v:73.22-73.28" *)
  wire intr_i;
  (* src = "./core/riscv_core.v:149.16-149.36" *)
  wire lsu_opcode_invalid_w;
  (* src = "./core/riscv_core.v:180.16-180.35" *)
  wire [31:0] lsu_opcode_opcode_w;
  (* src = "./core/riscv_core.v:97.16-97.31" *)
  wire [31:0] lsu_opcode_pc_w;
  (* src = "./core/riscv_core.v:218.16-218.35" *)
  wire [4:0] lsu_opcode_ra_idx_w;
  (* src = "./core/riscv_core.v:159.16-159.39" *)
  wire [31:0] lsu_opcode_ra_operand_w;
  (* src = "./core/riscv_core.v:213.16-213.35" *)
  wire [4:0] lsu_opcode_rb_idx_w;
  (* src = "./core/riscv_core.v:215.16-215.39" *)
  wire [31:0] lsu_opcode_rb_operand_w;
  (* src = "./core/riscv_core.v:179.16-179.35" *)
  wire [4:0] lsu_opcode_rd_idx_w;
  (* src = "./core/riscv_core.v:201.16-201.34" *)
  wire lsu_opcode_valid_w;
  (* src = "./core/riscv_core.v:138.16-138.27" *)
  wire lsu_stall_w;
  (* src = "./core/riscv_core.v:65.22-65.36" *)
  wire mem_d_accept_i;
  (* src = "./core/riscv_core.v:66.22-66.33" *)
  wire mem_d_ack_i;
  (* src = "./core/riscv_core.v:78.22-78.34" *)
  output [31:0] mem_d_addr_o;
  wire [31:0] mem_d_addr_o;
  (* src = "./core/riscv_core.v:82.22-82.39" *)
  output mem_d_cacheable_o;
  wire mem_d_cacheable_o;
  (* src = "./core/riscv_core.v:64.22-64.37" *)
  wire [31:0] mem_d_data_rd_i;
  (* src = "./core/riscv_core.v:79.22-79.37" *)
  output [31:0] mem_d_data_wr_o;
  wire [31:0] mem_d_data_wr_o;
  (* src = "./core/riscv_core.v:67.22-67.35" *)
  wire mem_d_error_i;
  (* src = "./core/riscv_core.v:86.22-86.35" *)
  output mem_d_flush_o;
  wire mem_d_flush_o;
  (* src = "./core/riscv_core.v:84.22-84.40" *)
  output mem_d_invalidate_o;
  wire mem_d_invalidate_o;
  (* src = "./core/riscv_core.v:80.22-80.32" *)
  output mem_d_rd_o;
  wire mem_d_rd_o;
  (* src = "./core/riscv_core.v:83.22-83.37" *)
  output [10:0] mem_d_req_tag_o;
  wire [10:0] mem_d_req_tag_o;
  (* src = "./core/riscv_core.v:68.22-68.38" *)
  wire [10:0] mem_d_resp_tag_i;
  (* src = "./core/riscv_core.v:81.22-81.32" *)
  output [3:0] mem_d_wr_o;
  wire [3:0] mem_d_wr_o;
  (* src = "./core/riscv_core.v:85.22-85.39" *)
  output mem_d_writeback_o;
  wire mem_d_writeback_o;
  (* src = "./core/riscv_core.v:69.22-69.36" *)
  wire mem_i_accept_i;
  (* src = "./core/riscv_core.v:71.22-71.35" *)
  wire mem_i_error_i;
  (* src = "./core/riscv_core.v:88.22-88.35" *)
  output mem_i_flush_o;
  wire mem_i_flush_o;
  (* src = "./core/riscv_core.v:72.22-72.34" *)
  wire [31:0] mem_i_inst_i;
  (* src = "./core/riscv_core.v:89.22-89.40" *)
  output mem_i_invalidate_o;
  wire mem_i_invalidate_o;
  (* src = "./core/riscv_core.v:90.22-90.32" *)
  output [31:0] mem_i_pc_o;
  wire [31:0] mem_i_pc_o;
  (* src = "./core/riscv_core.v:87.22-87.32" *)
  output mem_i_rd_o;
  wire mem_i_rd_o;
  (* src = "./core/riscv_core.v:70.22-70.35" *)
  wire mem_i_valid_i;
  (* meta_reset = 32'd1 *)
  input metaReset;
  wire metaReset;
  (* src = "./core/riscv_core.v:96.16-96.27" *)
  wire mmu_flush_w;
  (* src = "./core/riscv_core.v:152.16-152.35" *)
  wire mmu_ifetch_accept_w;
  (* src = "./core/riscv_core.v:165.16-165.34" *)
  wire mmu_ifetch_error_w;
  (* src = "./core/riscv_core.v:178.16-178.34" *)
  wire mmu_ifetch_flush_w;
  (* src = "./core/riscv_core.v:105.16-105.33" *)
  wire [31:0] mmu_ifetch_inst_w;
  (* src = "./core/riscv_core.v:155.16-155.39" *)
  wire mmu_ifetch_invalidate_w;
  (* src = "./core/riscv_core.v:176.16-176.31" *)
  wire [31:0] mmu_ifetch_pc_w;
  (* src = "./core/riscv_core.v:177.16-177.31" *)
  wire mmu_ifetch_rd_w;
  (* src = "./core/riscv_core.v:112.16-112.34" *)
  wire mmu_ifetch_valid_w;
  (* src = "./core/riscv_core.v:181.16-181.32" *)
  wire mmu_load_fault_w;
  (* src = "./core/riscv_core.v:214.16-214.32" *)
  wire mmu_lsu_accept_w;
  (* src = "./core/riscv_core.v:153.16-153.29" *)
  wire mmu_lsu_ack_w;
  (* src = "./core/riscv_core.v:150.16-150.30" *)
  wire [31:0] mmu_lsu_addr_w;
  (* src = "./core/riscv_core.v:199.16-199.35" *)
  wire mmu_lsu_cacheable_w;
  (* src = "./core/riscv_core.v:209.16-209.33" *)
  wire [31:0] mmu_lsu_data_rd_w;
  (* src = "./core/riscv_core.v:125.16-125.33" *)
  wire [31:0] mmu_lsu_data_wr_w;
  (* src = "./core/riscv_core.v:108.16-108.31" *)
  wire mmu_lsu_error_w;
  (* src = "./core/riscv_core.v:212.16-212.31" *)
  wire mmu_lsu_flush_w;
  (* src = "./core/riscv_core.v:185.16-185.36" *)
  wire mmu_lsu_invalidate_w;
  (* src = "./core/riscv_core.v:162.16-162.28" *)
  wire mmu_lsu_rd_w;
  (* src = "./core/riscv_core.v:128.16-128.33" *)
  wire [10:0] mmu_lsu_req_tag_w;
  (* src = "./core/riscv_core.v:127.16-127.34" *)
  wire [10:0] mmu_lsu_resp_tag_w;
  (* src = "./core/riscv_core.v:118.16-118.28" *)
  wire [3:0] mmu_lsu_wr_w;
  (* src = "./core/riscv_core.v:93.16-93.35" *)
  wire mmu_lsu_writeback_w;
  (* src = "./core/riscv_core.v:110.16-110.25" *)
  wire mmu_mxr_w;
  (* src = "./core/riscv_core.v:168.16-168.28" *)
  wire [1:0] mmu_priv_d_w;
  (* src = "./core/riscv_core.v:182.16-182.26" *)
  wire [31:0] mmu_satp_w;
  (* src = "./core/riscv_core.v:220.16-220.33" *)
  wire mmu_store_fault_w;
  (* src = "./core/riscv_core.v:216.16-216.25" *)
  wire mmu_sum_w;
  (* src = "./core/riscv_core.v:151.16-151.26" *)
  wire mul_hold_w;
  (* src = "./core/riscv_core.v:207.16-207.36" *)
  wire mul_opcode_invalid_w;
  (* src = "./core/riscv_core.v:132.16-132.35" *)
  wire [31:0] mul_opcode_opcode_w;
  (* src = "./core/riscv_core.v:142.16-142.31" *)
  wire [31:0] mul_opcode_pc_w;
  (* src = "./core/riscv_core.v:136.16-136.35" *)
  wire [4:0] mul_opcode_ra_idx_w;
  (* src = "./core/riscv_core.v:144.16-144.39" *)
  wire [31:0] mul_opcode_ra_operand_w;
  (* src = "./core/riscv_core.v:173.16-173.35" *)
  wire [4:0] mul_opcode_rb_idx_w;
  (* src = "./core/riscv_core.v:156.16-156.39" *)
  wire [31:0] mul_opcode_rb_operand_w;
  (* src = "./core/riscv_core.v:95.16-95.35" *)
  wire [4:0] mul_opcode_rd_idx_w;
  (* src = "./core/riscv_core.v:109.16-109.34" *)
  wire mul_opcode_valid_w;
  (* src = "./core/riscv_core.v:174.16-174.32" *)
  wire opcode_invalid_w;
  (* src = "./core/riscv_core.v:141.16-141.31" *)
  wire [31:0] opcode_opcode_w;
  (* src = "./core/riscv_core.v:106.16-106.27" *)
  wire [31:0] opcode_pc_w;
  (* src = "./core/riscv_core.v:169.16-169.31" *)
  wire [4:0] opcode_ra_idx_w;
  (* src = "./core/riscv_core.v:129.16-129.35" *)
  wire [31:0] opcode_ra_operand_w;
  (* src = "./core/riscv_core.v:107.16-107.31" *)
  wire [4:0] opcode_rb_idx_w;
  (* src = "./core/riscv_core.v:184.16-184.35" *)
  wire [31:0] opcode_rb_operand_w;
  (* src = "./core/riscv_core.v:190.16-190.31" *)
  wire [4:0] opcode_rd_idx_w;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5265__WIRE_reset_q ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5278__WIRE_opcode_invalid_i ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5287__WIRE_eret_fault_w ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5292__WIRE_opcode_valid_i ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5304__WIRE_clr_r ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5307__WIRE_set_r ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv192292__WIRE_csr_writeback_write_i ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv342324__WIRE_mmu_satp_o ;
  (* \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv347325__WIRE_status_reg_w ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5634__WIRE_is_exception_w ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5734__WIRE_timer_intr_i ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5740__WIRE_ext_intr_i ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5963__WIRE_procmux5964_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6100__WIRE_procmux6101_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6131__WIRE_procmux6132_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6164__WIRE_procmux6165_CMP ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7011__WIRE_interrupt_o ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o ;
  (* \$paramod$4f78b4d80b1c58461e69b27597515464db6d046f\riscv_csr_regfile  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5542__WIRE_pipe_csr_wb_w ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5548__WIRE_pipe_squash_e1_e2_w ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5550__WIRE_writeback_div_valid_i ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5558__WIRE_branch_csr_request_i ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev23563__WIRE_fetch_fault_fetch_i ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev23662__WIRE_fetch_fault_page_i ;
  (* \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev418130__WIRE_opcode_valid_w ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7238__WIRE_squash_wb_i ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7298__WIRE_squash_e1_e2_w ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7307__WIRE_procmux7308_CTRL ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7330__WIRE_procmux7331_CMP ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7333__WIRE_ctrl_e1_q ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7402__WIRE_csr_e1_w ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7405__WIRE_div_e1_w ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y ;
  (* \$paramod$5a05efbb502cdbead25b0ca658254de967e40ca2\riscv_pipe_ctrl  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 ;
  (* \$paramod\riscv_regfile\SUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899 ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915 ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4987__WIRE_addr_lsb_r ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4989__WIRE_load_half_r ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4992__WIRE_load_byte_r ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5262__WIRE_issue_lsu_e1_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv428520__WIRE_fault_load_align_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv429519__WIRE_fault_store_align_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv430518__WIRE_fault_load_page_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv431517__WIRE_fault_store_page_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv432516__WIRE_fault_load_bus_w ;
  (* \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv433515__WIRE_fault_store_bus_w ;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q ;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y ;
  (* \$paramod$7bb0b1f515173d2975b2329f926a79b4eb2e0ba3\riscv_lsu_fifo  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y ;
  (* \$paramod$d27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611\riscv_decode  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodd27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611riscv_decode-u_decode___MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5568__WIRE_stall_w ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5583__WIRE_icache_valid_i ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5596__WIRE_branch_request_i ;
  (* \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_ternary/core/riscv_fetchv25844__WIRE_skid_valid_q ;
  (* src = "./core/riscv_core.v:74.22-74.36" *)
  wire [31:0] reset_vector_i;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  wire \riscv_divider-u_div___MUX_procmux5357__WIRE_div_inst_q ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  wire \riscv_divider-u_div___MUX_procmux5363__WIRE_div_complete_w ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  wire \riscv_divider-u_div___MUX_procmux5366__WIRE_div_start_w ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  wire \riscv_divider-u_div___MUX_procmux5371__WIRE_div_busy_q ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  wire \riscv_divider-u_div___MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  wire \riscv_divider-u_div___MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  wire \riscv_divider-u_div___MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  wire \riscv_divider-u_div___MUX_ternary/core/riscv_dividerv157196__WIRE_invert_res_q ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  wire \riscv_exec-u_exec___MUX_ternary/core/riscv_execv399677__WIRE_branch_taken_r ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1703__WIRE_alu_b_i ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  wire \riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w ;
  (* mux_wire = 32'd1 *)
  (* riscv_multiplier = 32'd1 *)
  wire \riscv_multiplier-u_mul___MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_multiplier = 32'd1 *)
  wire \riscv_multiplier-u_mul___MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_multiplier = 32'd1 *)
  wire \riscv_multiplier-u_mul___MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_multiplier = 32'd1 *)
  wire \riscv_multiplier-u_mul___MUX_ternary/core/riscv_multiplierv143229__WIRE_mulhi_sel_e1_q ;
  (* src = "./core/riscv_core.v:63.22-63.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_core.v:130.16-130.31" *)
  wire squash_decode_w;
  (* src = "./core/riscv_core.v:193.16-193.32" *)
  wire take_interrupt_w;
  (* src = "./core/riscv_core.v:172.16-172.37" *)
  wire writeback_div_valid_w;
  (* src = "./core/riscv_core.v:102.16-102.37" *)
  wire [31:0] writeback_div_value_w;
  (* src = "./core/riscv_core.v:217.16-217.38" *)
  wire [31:0] writeback_exec_value_w;
  (* src = "./core/riscv_core.v:166.16-166.41" *)
  wire [5:0] writeback_mem_exception_w;
  (* src = "./core/riscv_core.v:122.16-122.37" *)
  wire writeback_mem_valid_w;
  (* src = "./core/riscv_core.v:171.16-171.37" *)
  wire [31:0] writeback_mem_value_w;
  (* src = "./core/riscv_core.v:211.16-211.37" *)
  wire [31:0] writeback_mul_value_w;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:411.1-451.2" *)
  \$paramod$2b5edc841b1a4f3f1641b831544f1357ec2dc749\riscv_csr  u_csr (
    .__MUX_procmux5265__WIRE_reset_q(\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5265__WIRE_reset_q ),
    .\__MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y ),
    .__MUX_procmux5278__WIRE_opcode_invalid_i(\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5278__WIRE_opcode_invalid_i ),
    .\__MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y ),
    .\__MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y ),
    .__MUX_procmux5287__WIRE_eret_fault_w(\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5287__WIRE_eret_fault_w ),
    .\__MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y ),
    .__MUX_procmux5292__WIRE_opcode_valid_i(\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5292__WIRE_opcode_valid_i ),
    .\__MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y ),
    .__MUX_procmux5304__WIRE_clr_r(\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5304__WIRE_clr_r ),
    .__MUX_procmux5307__WIRE_set_r(\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5307__WIRE_set_r ),
    .\__MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y ),
    .\__MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y ),
    .\__MUX_ternary/core/riscv_csrv192292__WIRE_csr_writeback_write_i (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv192292__WIRE_csr_writeback_write_i ),
    .\__MUX_ternary/core/riscv_csrv342324__WIRE_mmu_satp_o (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv342324__WIRE_mmu_satp_o ),
    .\__MUX_ternary/core/riscv_csrv347325__WIRE_status_reg_w (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv347325__WIRE_status_reg_w ),
    .branch_csr_pc_o(branch_csr_pc_w),
    .branch_csr_priv_o(branch_csr_priv_w),
    .branch_csr_request_o(branch_csr_request_w),
    .clk_i(clk_i),
    .cpu_id_i(fuzz_in[31:0]),
    .csr_result_e1_exception_o(csr_result_e1_exception_w),
    .csr_result_e1_value_o(csr_result_e1_value_w),
    .csr_result_e1_wdata_o(csr_result_e1_wdata_w),
    .csr_result_e1_write_o(csr_result_e1_write_w),
    .csr_writeback_exception_addr_i(csr_writeback_exception_addr_w),
    .csr_writeback_exception_i(csr_writeback_exception_w),
    .csr_writeback_exception_pc_i(csr_writeback_exception_pc_w),
    .csr_writeback_waddr_i(csr_writeback_waddr_w),
    .csr_writeback_wdata_i(csr_writeback_wdata_w),
    .csr_writeback_write_i(csr_writeback_write_w),
    .ifence_o(ifence_w),
    .interrupt_inhibit_i(interrupt_inhibit_w),
    .intr_i(fuzz_in[32]),
    .metaReset_paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr(metaReset),
    .mmu_flush_o(mmu_flush_w),
    .mmu_mxr_o(mmu_mxr_w),
    .mmu_priv_d_o(mmu_priv_d_w),
    .mmu_satp_o(mmu_satp_w),
    .mmu_sum_o(mmu_sum_w),
    .opcode_invalid_i(csr_opcode_invalid_w),
    .opcode_opcode_i(csr_opcode_opcode_w),
    .opcode_pc_i(csr_opcode_pc_w),
    .opcode_ra_idx_i(csr_opcode_ra_idx_w),
    .opcode_ra_operand_i(csr_opcode_ra_operand_w),
    .opcode_rb_idx_i(csr_opcode_rb_idx_w),
    .opcode_rb_operand_i(csr_opcode_rb_operand_w),
    .opcode_rd_idx_i(csr_opcode_rd_idx_w),
    .opcode_valid_i(csr_opcode_valid_w),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5634__WIRE_is_exception_w (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5634__WIRE_is_exception_w ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5734__WIRE_timer_intr_i (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5734__WIRE_timer_intr_i ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5740__WIRE_ext_intr_i (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5740__WIRE_ext_intr_i ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5963__WIRE_procmux5964_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5963__WIRE_procmux5964_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6100__WIRE_procmux6101_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6100__WIRE_procmux6101_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6131__WIRE_procmux6132_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6131__WIRE_procmux6132_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6164__WIRE_procmux6165_CMP (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6164__WIRE_procmux6165_CMP ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7011__WIRE_interrupt_o (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7011__WIRE_interrupt_o ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o ),
    .\paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w (\paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w ),
    .reset_vector_i(fuzz_in[145:114]),
    .rst_i(rst_i),
    .take_interrupt_o(take_interrupt_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:262.1-290.2" *)
  \$paramod$d27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611\riscv_decode  u_decode (
    .\__MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y (\paramodd27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611riscv_decode-u_decode___MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y ),
    .clk_i(clk_i),
    .fetch_in_accept_o(fetch_dec_accept_w),
    .fetch_in_fault_fetch_i(fetch_dec_fault_fetch_w),
    .fetch_in_fault_page_i(fetch_dec_fault_page_w),
    .fetch_in_instr_i(fetch_dec_instr_w),
    .fetch_in_pc_i(fetch_dec_pc_w),
    .fetch_in_valid_i(fetch_dec_valid_w),
    .fetch_out_accept_i(fetch_accept_w),
    .fetch_out_fault_fetch_o(fetch_fault_fetch_w),
    .fetch_out_fault_page_o(fetch_fault_page_w),
    .fetch_out_instr_branch_o(fetch_instr_branch_w),
    .fetch_out_instr_csr_o(fetch_instr_csr_w),
    .fetch_out_instr_div_o(fetch_instr_div_w),
    .fetch_out_instr_exec_o(fetch_instr_exec_w),
    .fetch_out_instr_invalid_o(fetch_instr_invalid_w),
    .fetch_out_instr_lsu_o(fetch_instr_lsu_w),
    .fetch_out_instr_mul_o(fetch_instr_mul_w),
    .fetch_out_instr_o(fetch_instr_w),
    .fetch_out_instr_rd_valid_o(fetch_instr_rd_valid_w),
    .fetch_out_pc_o(fetch_pc_w),
    .fetch_out_valid_o(fetch_valid_w),
    .metaReset_paramodd27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611riscv_decode(metaReset),
    .rst_i(rst_i),
    .squash_decode_i(squash_decode_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:477.1-495.2" *)
  riscv_divider u_div (
    .__MUX_procmux5357__WIRE_div_inst_q(\riscv_divider-u_div___MUX_procmux5357__WIRE_div_inst_q ),
    .__MUX_procmux5363__WIRE_div_complete_w(\riscv_divider-u_div___MUX_procmux5363__WIRE_div_complete_w ),
    .__MUX_procmux5366__WIRE_div_start_w(\riscv_divider-u_div___MUX_procmux5366__WIRE_div_start_w ),
    .__MUX_procmux5371__WIRE_div_busy_q(\riscv_divider-u_div___MUX_procmux5371__WIRE_div_busy_q ),
    .\__MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y (\riscv_divider-u_div___MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y ),
    .\__MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y (\riscv_divider-u_div___MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y ),
    .\__MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y (\riscv_divider-u_div___MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y ),
    .\__MUX_ternary/core/riscv_dividerv157196__WIRE_invert_res_q (\riscv_divider-u_div___MUX_ternary/core/riscv_dividerv157196__WIRE_invert_res_q ),
    .clk_i(clk_i),
    .metaReset_riscv_divider(metaReset),
    .opcode_invalid_i(opcode_invalid_w),
    .opcode_opcode_i(opcode_opcode_w),
    .opcode_pc_i(opcode_pc_w),
    .opcode_ra_idx_i(opcode_ra_idx_w),
    .opcode_ra_operand_i(opcode_ra_operand_w),
    .opcode_rb_idx_i(opcode_rb_idx_w),
    .opcode_rb_operand_i(opcode_rb_operand_w),
    .opcode_rd_idx_i(opcode_rd_idx_w),
    .opcode_valid_i(div_opcode_valid_w),
    .rst_i(rst_i),
    .writeback_valid_o(writeback_div_valid_w),
    .writeback_value_o(writeback_div_value_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:225.1-254.2" *)
  riscv_exec u_exec (
    .\__MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y (\riscv_exec-u_exec___MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y ),
    .\__MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y (\riscv_exec-u_exec___MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y ),
    .\__MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y (\riscv_exec-u_exec___MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y ),
    .\__MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y (\riscv_exec-u_exec___MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y ),
    .\__MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y (\riscv_exec-u_exec___MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y ),
    .\__MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y (\riscv_exec-u_exec___MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y ),
    .\__MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y (\riscv_exec-u_exec___MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y ),
    .\__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y (\riscv_exec-u_exec___MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y ),
    .\__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y (\riscv_exec-u_exec___MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y ),
    .\__MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y (\riscv_exec-u_exec___MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y ),
    .\__MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y (\riscv_exec-u_exec___MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y ),
    .\__MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y (\riscv_exec-u_exec___MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y ),
    .\__MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y (\riscv_exec-u_exec___MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y ),
    .\__MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y (\riscv_exec-u_exec___MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y ),
    .\__MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y (\riscv_exec-u_exec___MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y ),
    .\__MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y (\riscv_exec-u_exec___MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y ),
    .\__MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y (\riscv_exec-u_exec___MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y ),
    .\__MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y (\riscv_exec-u_exec___MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y ),
    .\__MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y (\riscv_exec-u_exec___MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y ),
    .\__MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y (\riscv_exec-u_exec___MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y ),
    .\__MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y (\riscv_exec-u_exec___MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y ),
    .\__MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y (\riscv_exec-u_exec___MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y ),
    .\__MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y (\riscv_exec-u_exec___MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y ),
    .\__MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y (\riscv_exec-u_exec___MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y ),
    .\__MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y (\riscv_exec-u_exec___MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y ),
    .\__MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y (\riscv_exec-u_exec___MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y ),
    .\__MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y (\riscv_exec-u_exec___MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y ),
    .\__MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y (\riscv_exec-u_exec___MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y ),
    .\__MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y (\riscv_exec-u_exec___MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y ),
    .\__MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y (\riscv_exec-u_exec___MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y ),
    .\__MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y (\riscv_exec-u_exec___MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y ),
    .\__MUX_ternary/core/riscv_execv399677__WIRE_branch_taken_r (\riscv_exec-u_exec___MUX_ternary/core/riscv_execv399677__WIRE_branch_taken_r ),
    .branch_d_pc_o(branch_d_exec_pc_w),
    .branch_d_priv_o(branch_d_exec_priv_w),
    .branch_d_request_o(branch_d_exec_request_w),
    .branch_is_call_o(branch_exec_is_call_w),
    .branch_is_jmp_o(branch_exec_is_jmp_w),
    .branch_is_not_taken_o(branch_exec_is_not_taken_w),
    .branch_is_ret_o(branch_exec_is_ret_w),
    .branch_is_taken_o(branch_exec_is_taken_w),
    .branch_pc_o(branch_exec_pc_w),
    .branch_request_o(branch_exec_request_w),
    .branch_source_o(branch_exec_source_w),
    .clk_i(clk_i),
    .hold_i(exec_hold_w),
    .metaReset_riscv_exec(metaReset),
    .opcode_invalid_i(opcode_invalid_w),
    .opcode_opcode_i(opcode_opcode_w),
    .opcode_pc_i(opcode_pc_w),
    .opcode_ra_idx_i(opcode_ra_idx_w),
    .opcode_ra_operand_i(opcode_ra_operand_w),
    .opcode_rb_idx_i(opcode_rb_idx_w),
    .opcode_rb_operand_i(opcode_rb_operand_w),
    .opcode_rd_idx_i(opcode_rd_idx_w),
    .opcode_valid_i(exec_opcode_valid_w),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP ),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP ),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP ),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 ),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP ),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP ),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL ),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 ),
    .\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 ),
    .\riscv_alu-u_alu___MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y ),
    .\riscv_alu-u_alu___MUX_procmux1703__WIRE_alu_b_i (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1703__WIRE_alu_b_i ),
    .\riscv_alu-u_alu___MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y ),
    .\riscv_alu-u_alu___MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y ),
    .\riscv_alu-u_alu___MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i ),
    .\riscv_alu-u_alu___MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w (\riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w ),
    .rst_i(rst_i),
    .writeback_value_o(writeback_exec_value_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:610.1-638.2" *)
  \$paramod\riscv_fetch\SUPPORT_MMU=s32'00000000000000000000000000000000  u_fetch (
    .\__MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y (\paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y ),
    .__MUX_procmux5568__WIRE_stall_w(\paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5568__WIRE_stall_w ),
    .\__MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y (\paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y ),
    .__MUX_procmux5583__WIRE_icache_valid_i(\paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5583__WIRE_icache_valid_i ),
    .\__MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y (\paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y ),
    .__MUX_procmux5596__WIRE_branch_request_i(\paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5596__WIRE_branch_request_i ),
    .\__MUX_ternary/core/riscv_fetchv25844__WIRE_skid_valid_q (\paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_ternary/core/riscv_fetchv25844__WIRE_skid_valid_q ),
    .branch_pc_i(branch_pc_w),
    .branch_priv_i(branch_priv_w),
    .branch_request_i(branch_request_w),
    .clk_i(clk_i),
    .fetch_accept_i(fetch_dec_accept_w),
    .fetch_fault_fetch_o(fetch_dec_fault_fetch_w),
    .fetch_fault_page_o(fetch_dec_fault_page_w),
    .fetch_instr_o(fetch_dec_instr_w),
    .fetch_invalidate_i(ifence_w),
    .fetch_pc_o(fetch_dec_pc_w),
    .fetch_valid_o(fetch_dec_valid_w),
    .icache_accept_i(mmu_ifetch_accept_w),
    .icache_error_i(mmu_ifetch_error_w),
    .icache_flush_o(mmu_ifetch_flush_w),
    .icache_inst_i(mmu_ifetch_inst_w),
    .icache_invalidate_o(mmu_ifetch_invalidate_w),
    .icache_page_fault_i(fetch_in_fault_w),
    .icache_pc_o(mmu_ifetch_pc_w),
    .icache_priv_o(fetch_in_priv_w),
    .icache_rd_o(mmu_ifetch_rd_w),
    .icache_valid_i(mmu_ifetch_valid_w),
    .\metaReset_paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000 (metaReset),
    .rst_i(rst_i),
    .squash_decode_o(squash_decode_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:506.1-603.2" *)
  \$paramod$56a1b7d8608d749ff6a4f3741a95dd7d5c719304\riscv_issue  u_issue (
    .\__MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y ),
    .\__MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y ),
    .\__MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y ),
    .\__MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y ),
    .\__MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y ),
    .\__MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y ),
    .\__MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y ),
    .\__MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y ),
    .\__MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y ),
    .\__MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y ),
    .\__MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y ),
    .\__MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y ),
    .__MUX_procmux5542__WIRE_pipe_csr_wb_w(\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5542__WIRE_pipe_csr_wb_w ),
    .\__MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y ),
    .__MUX_procmux5548__WIRE_pipe_squash_e1_e2_w(\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5548__WIRE_pipe_squash_e1_e2_w ),
    .__MUX_procmux5550__WIRE_writeback_div_valid_i(\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5550__WIRE_writeback_div_valid_i ),
    .\__MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y ),
    .__MUX_procmux5558__WIRE_branch_csr_request_i(\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5558__WIRE_branch_csr_request_i ),
    .\__MUX_ternary/core/riscv_issuev23563__WIRE_fetch_fault_fetch_i (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev23563__WIRE_fetch_fault_fetch_i ),
    .\__MUX_ternary/core/riscv_issuev23662__WIRE_fetch_fault_page_i (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev23662__WIRE_fetch_fault_page_i ),
    .\__MUX_ternary/core/riscv_issuev418130__WIRE_opcode_valid_w (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev418130__WIRE_opcode_valid_w ),
    .branch_csr_pc_i(branch_csr_pc_w),
    .branch_csr_priv_i(branch_csr_priv_w),
    .branch_csr_request_i(branch_csr_request_w),
    .branch_d_exec_pc_i(branch_d_exec_pc_w),
    .branch_d_exec_priv_i(branch_d_exec_priv_w),
    .branch_d_exec_request_i(branch_d_exec_request_w),
    .branch_exec_is_call_i(branch_exec_is_call_w),
    .branch_exec_is_jmp_i(branch_exec_is_jmp_w),
    .branch_exec_is_not_taken_i(branch_exec_is_not_taken_w),
    .branch_exec_is_ret_i(branch_exec_is_ret_w),
    .branch_exec_is_taken_i(branch_exec_is_taken_w),
    .branch_exec_pc_i(branch_exec_pc_w),
    .branch_exec_request_i(branch_exec_request_w),
    .branch_exec_source_i(branch_exec_source_w),
    .branch_pc_o(branch_pc_w),
    .branch_priv_o(branch_priv_w),
    .branch_request_o(branch_request_w),
    .clk_i(clk_i),
    .csr_opcode_invalid_o(csr_opcode_invalid_w),
    .csr_opcode_opcode_o(csr_opcode_opcode_w),
    .csr_opcode_pc_o(csr_opcode_pc_w),
    .csr_opcode_ra_idx_o(csr_opcode_ra_idx_w),
    .csr_opcode_ra_operand_o(csr_opcode_ra_operand_w),
    .csr_opcode_rb_idx_o(csr_opcode_rb_idx_w),
    .csr_opcode_rb_operand_o(csr_opcode_rb_operand_w),
    .csr_opcode_rd_idx_o(csr_opcode_rd_idx_w),
    .csr_opcode_valid_o(csr_opcode_valid_w),
    .csr_result_e1_exception_i(csr_result_e1_exception_w),
    .csr_result_e1_value_i(csr_result_e1_value_w),
    .csr_result_e1_wdata_i(csr_result_e1_wdata_w),
    .csr_result_e1_write_i(csr_result_e1_write_w),
    .csr_writeback_exception_addr_o(csr_writeback_exception_addr_w),
    .csr_writeback_exception_o(csr_writeback_exception_w),
    .csr_writeback_exception_pc_o(csr_writeback_exception_pc_w),
    .csr_writeback_waddr_o(csr_writeback_waddr_w),
    .csr_writeback_wdata_o(csr_writeback_wdata_w),
    .csr_writeback_write_o(csr_writeback_write_w),
    .div_opcode_valid_o(div_opcode_valid_w),
    .exec_hold_o(exec_hold_w),
    .exec_opcode_valid_o(exec_opcode_valid_w),
    .fetch_accept_o(fetch_accept_w),
    .fetch_fault_fetch_i(fetch_fault_fetch_w),
    .fetch_fault_page_i(fetch_fault_page_w),
    .fetch_instr_branch_i(fetch_instr_branch_w),
    .fetch_instr_csr_i(fetch_instr_csr_w),
    .fetch_instr_div_i(fetch_instr_div_w),
    .fetch_instr_exec_i(fetch_instr_exec_w),
    .fetch_instr_i(fetch_instr_w),
    .fetch_instr_invalid_i(fetch_instr_invalid_w),
    .fetch_instr_lsu_i(fetch_instr_lsu_w),
    .fetch_instr_mul_i(fetch_instr_mul_w),
    .fetch_instr_rd_valid_i(fetch_instr_rd_valid_w),
    .fetch_pc_i(fetch_pc_w),
    .fetch_valid_i(fetch_valid_w),
    .interrupt_inhibit_o(interrupt_inhibit_w),
    .lsu_opcode_invalid_o(lsu_opcode_invalid_w),
    .lsu_opcode_opcode_o(lsu_opcode_opcode_w),
    .lsu_opcode_pc_o(lsu_opcode_pc_w),
    .lsu_opcode_ra_idx_o(lsu_opcode_ra_idx_w),
    .lsu_opcode_ra_operand_o(lsu_opcode_ra_operand_w),
    .lsu_opcode_rb_idx_o(lsu_opcode_rb_idx_w),
    .lsu_opcode_rb_operand_o(lsu_opcode_rb_operand_w),
    .lsu_opcode_rd_idx_o(lsu_opcode_rd_idx_w),
    .lsu_opcode_valid_o(lsu_opcode_valid_w),
    .lsu_stall_i(lsu_stall_w),
    .metaReset_paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue(metaReset),
    .mul_hold_o(mul_hold_w),
    .mul_opcode_invalid_o(mul_opcode_invalid_w),
    .mul_opcode_opcode_o(mul_opcode_opcode_w),
    .mul_opcode_pc_o(mul_opcode_pc_w),
    .mul_opcode_ra_idx_o(mul_opcode_ra_idx_w),
    .mul_opcode_ra_operand_o(mul_opcode_ra_operand_w),
    .mul_opcode_rb_idx_o(mul_opcode_rb_idx_w),
    .mul_opcode_rb_operand_o(mul_opcode_rb_operand_w),
    .mul_opcode_rd_idx_o(mul_opcode_rd_idx_w),
    .mul_opcode_valid_o(mul_opcode_valid_w),
    .opcode_invalid_o(opcode_invalid_w),
    .opcode_opcode_o(opcode_opcode_w),
    .opcode_pc_o(opcode_pc_w),
    .opcode_ra_idx_o(opcode_ra_idx_w),
    .opcode_ra_operand_o(opcode_ra_operand_w),
    .opcode_rb_idx_o(opcode_rb_idx_w),
    .opcode_rb_operand_o(opcode_rb_operand_w),
    .opcode_rd_idx_o(opcode_rd_idx_w),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7238__WIRE_squash_wb_i (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7238__WIRE_squash_wb_i ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7298__WIRE_squash_e1_e2_w (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7298__WIRE_squash_e1_e2_w ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7307__WIRE_procmux7308_CTRL (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7307__WIRE_procmux7308_CTRL ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7330__WIRE_procmux7331_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7330__WIRE_procmux7331_CMP ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7333__WIRE_ctrl_e1_q (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7333__WIRE_ctrl_e1_q ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7402__WIRE_csr_e1_w (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7402__WIRE_csr_e1_w ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7405__WIRE_div_e1_w (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7405__WIRE_div_e1_w ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y ),
    .\paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 ),
    .\paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 (\paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 ),
    .rst_i(rst_i),
    .take_interrupt_i(take_interrupt_w),
    .writeback_div_valid_i(writeback_div_valid_w),
    .writeback_div_value_i(writeback_div_value_w),
    .writeback_exec_value_i(writeback_exec_value_w),
    .writeback_mem_exception_i(writeback_mem_exception_w),
    .writeback_mem_valid_i(writeback_mem_valid_w),
    .writeback_mem_value_i(writeback_mem_value_w),
    .writeback_mul_value_i(writeback_mul_value_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:367.1-403.2" *)
  \$paramod$cb8d7bed91afcbd7b511b6cdbe90702310b65dd0\riscv_lsu  u_lsu (
    .__MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915 ),
    .\__MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y ),
    .__MUX_procmux4987__WIRE_addr_lsb_r(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4987__WIRE_addr_lsb_r ),
    .__MUX_procmux4989__WIRE_load_half_r(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4989__WIRE_load_half_r ),
    .__MUX_procmux4992__WIRE_load_byte_r(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4992__WIRE_load_byte_r ),
    .\__MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y ),
    .\__MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y ),
    .\__MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y ),
    .\__MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y ),
    .\__MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y ),
    .\__MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y ),
    .\__MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y ),
    .\__MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y ),
    .\__MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y ),
    .\__MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y ),
    .\__MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y ),
    .\__MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y ),
    .\__MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y ),
    .\__MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y ),
    .__MUX_procmux5262__WIRE_issue_lsu_e1_w(\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5262__WIRE_issue_lsu_e1_w ),
    .\__MUX_ternary/core/riscv_lsuv428520__WIRE_fault_load_align_w (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv428520__WIRE_fault_load_align_w ),
    .\__MUX_ternary/core/riscv_lsuv429519__WIRE_fault_store_align_w (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv429519__WIRE_fault_store_align_w ),
    .\__MUX_ternary/core/riscv_lsuv430518__WIRE_fault_load_page_w (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv430518__WIRE_fault_load_page_w ),
    .\__MUX_ternary/core/riscv_lsuv431517__WIRE_fault_store_page_w (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv431517__WIRE_fault_store_page_w ),
    .\__MUX_ternary/core/riscv_lsuv432516__WIRE_fault_load_bus_w (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv432516__WIRE_fault_load_bus_w ),
    .\__MUX_ternary/core/riscv_lsuv433515__WIRE_fault_store_bus_w (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv433515__WIRE_fault_store_bus_w ),
    .clk_i(clk_i),
    .mem_accept_i(mmu_lsu_accept_w),
    .mem_ack_i(mmu_lsu_ack_w),
    .mem_addr_o(mmu_lsu_addr_w),
    .mem_cacheable_o(mmu_lsu_cacheable_w),
    .mem_data_rd_i(mmu_lsu_data_rd_w),
    .mem_data_wr_o(mmu_lsu_data_wr_w),
    .mem_error_i(mmu_lsu_error_w),
    .mem_flush_o(mmu_lsu_flush_w),
    .mem_invalidate_o(mmu_lsu_invalidate_w),
    .mem_load_fault_i(mmu_load_fault_w),
    .mem_rd_o(mmu_lsu_rd_w),
    .mem_req_tag_o(mmu_lsu_req_tag_w),
    .mem_resp_tag_i(mmu_lsu_resp_tag_w),
    .mem_store_fault_i(mmu_store_fault_w),
    .mem_wr_o(mmu_lsu_wr_w),
    .mem_writeback_o(mmu_lsu_writeback_w),
    .metaReset_paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu(metaReset),
    .opcode_invalid_i(lsu_opcode_invalid_w),
    .opcode_opcode_i(lsu_opcode_opcode_w),
    .opcode_pc_i(lsu_opcode_pc_w),
    .opcode_ra_idx_i(lsu_opcode_ra_idx_w),
    .opcode_ra_operand_i(lsu_opcode_ra_operand_w),
    .opcode_rb_idx_i(lsu_opcode_rb_idx_w),
    .opcode_rb_operand_i(lsu_opcode_rb_operand_w),
    .opcode_rd_idx_i(lsu_opcode_rd_idx_w),
    .opcode_valid_i(lsu_opcode_valid_w),
    .\paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q ),
    .\paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y ),
    .\paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y (\paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y ),
    .rst_i(rst_i),
    .stall_o(lsu_stall_w),
    .writeback_exception_o(writeback_mem_exception_w),
    .writeback_valid_o(writeback_mem_valid_w),
    .writeback_value_o(writeback_mem_value_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:299.1-359.2" *)
  \$paramod$5e4052cc4990329a5c30a3b4865d340cb6b26aa9\riscv_mmu  u_mmu (
    .clk_i(clk_i),
    .fetch_in_accept_o(mmu_ifetch_accept_w),
    .fetch_in_error_o(mmu_ifetch_error_w),
    .fetch_in_fault_o(fetch_in_fault_w),
    .fetch_in_flush_i(mmu_ifetch_flush_w),
    .fetch_in_inst_o(mmu_ifetch_inst_w),
    .fetch_in_invalidate_i(mmu_ifetch_invalidate_w),
    .fetch_in_pc_i(mmu_ifetch_pc_w),
    .fetch_in_priv_i(fetch_in_priv_w),
    .fetch_in_rd_i(mmu_ifetch_rd_w),
    .fetch_in_valid_o(mmu_ifetch_valid_w),
    .fetch_out_accept_i(fuzz_in[79]),
    .fetch_out_error_i(fuzz_in[80]),
    .fetch_out_flush_o(mem_i_flush_o),
    .fetch_out_inst_i(fuzz_in[112:81]),
    .fetch_out_invalidate_o(mem_i_invalidate_o),
    .fetch_out_pc_o(mem_i_pc_o),
    .fetch_out_rd_o(mem_i_rd_o),
    .fetch_out_valid_i(fuzz_in[113]),
    .flush_i(mmu_flush_w),
    .lsu_in_accept_o(mmu_lsu_accept_w),
    .lsu_in_ack_o(mmu_lsu_ack_w),
    .lsu_in_addr_i(mmu_lsu_addr_w),
    .lsu_in_cacheable_i(mmu_lsu_cacheable_w),
    .lsu_in_data_rd_o(mmu_lsu_data_rd_w),
    .lsu_in_data_wr_i(mmu_lsu_data_wr_w),
    .lsu_in_error_o(mmu_lsu_error_w),
    .lsu_in_flush_i(mmu_lsu_flush_w),
    .lsu_in_invalidate_i(mmu_lsu_invalidate_w),
    .lsu_in_load_fault_o(mmu_load_fault_w),
    .lsu_in_rd_i(mmu_lsu_rd_w),
    .lsu_in_req_tag_i(mmu_lsu_req_tag_w),
    .lsu_in_resp_tag_o(mmu_lsu_resp_tag_w),
    .lsu_in_store_fault_o(mmu_store_fault_w),
    .lsu_in_wr_i(mmu_lsu_wr_w),
    .lsu_in_writeback_i(mmu_lsu_writeback_w),
    .lsu_out_accept_i(fuzz_in[33]),
    .lsu_out_ack_i(fuzz_in[34]),
    .lsu_out_addr_o(mem_d_addr_o),
    .lsu_out_cacheable_o(mem_d_cacheable_o),
    .lsu_out_data_rd_i(fuzz_in[66:35]),
    .lsu_out_data_wr_o(mem_d_data_wr_o),
    .lsu_out_error_i(fuzz_in[67]),
    .lsu_out_flush_o(mem_d_flush_o),
    .lsu_out_invalidate_o(mem_d_invalidate_o),
    .lsu_out_rd_o(mem_d_rd_o),
    .lsu_out_req_tag_o(mem_d_req_tag_o),
    .lsu_out_resp_tag_i(fuzz_in[78:68]),
    .lsu_out_wr_o(mem_d_wr_o),
    .lsu_out_writeback_o(mem_d_writeback_o),
    .metaReset_paramod5e4052cc4990329a5c30a3b4865d340cb6b26aa9riscv_mmu(metaReset),
    .mxr_i(mmu_mxr_w),
    .priv_d_i(mmu_priv_d_w),
    .rst_i(rst_i),
    .satp_i(mmu_satp_w),
    .sum_i(mmu_sum_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_core.v:455.1-473.2" *)
  riscv_multiplier u_mul (
    .\__MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y (\riscv_multiplier-u_mul___MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y ),
    .\__MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y (\riscv_multiplier-u_mul___MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y ),
    .\__MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y (\riscv_multiplier-u_mul___MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y ),
    .\__MUX_ternary/core/riscv_multiplierv143229__WIRE_mulhi_sel_e1_q (\riscv_multiplier-u_mul___MUX_ternary/core/riscv_multiplierv143229__WIRE_mulhi_sel_e1_q ),
    .clk_i(clk_i),
    .hold_i(mul_hold_w),
    .metaReset_riscv_multiplier(metaReset),
    .opcode_invalid_i(mul_opcode_invalid_w),
    .opcode_opcode_i(mul_opcode_opcode_w),
    .opcode_pc_i(mul_opcode_pc_w),
    .opcode_ra_idx_i(mul_opcode_ra_idx_w),
    .opcode_ra_operand_i(mul_opcode_ra_operand_w),
    .opcode_rb_idx_i(mul_opcode_rb_idx_w),
    .opcode_rb_operand_i(mul_opcode_rb_operand_w),
    .opcode_rd_idx_i(mul_opcode_rd_idx_w),
    .opcode_valid_i(mul_opcode_valid_w),
    .rst_i(rst_i),
    .writeback_value_o(writeback_mul_value_w)
  );
  assign auto_cover_out = { \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7930__WIRE_procmux6482_CTRL , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7932__WIRE_procmux6481_CTRL , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7938__WIRE_procmux6071_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7940__WIRE_procmux6070_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7946__WIRE_eq/core/riscv_csr_regfilev1691352_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7948__WIRE_eq/core/riscv_csr_regfilev1691353_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7954__WIRE_procmux6004_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7956__WIRE_procmux6003_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7962__WIRE_procmux7218_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7964__WIRE_procmux7217_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7966__WIRE_procmux7220_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7968__WIRE_procmux7222_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7972__WIRE_autortlilcc2430Or7971 , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7976__WIRE_autortlilcc2403ReduceOr7975 , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7978__WIRE_procmux7225_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7980__WIRE_procmux7224_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7982__WIRE_procmux7227_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7984__WIRE_procmux7229_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7988__WIRE_autortlilcc2430Or7987 , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7992__WIRE_autortlilcc2403ReduceOr7991 , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_autopmuxtreecc65recursive_mux_generator7996__WIRE_autortlilcc2403ReduceOr7995 , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5604__WIRE_eq/core/riscv_csr_regfilev6251435_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5634__WIRE_is_exception_w , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5677__WIRE_eq/core/riscv_csr_regfilev3381383_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5693__WIRE_logic_and/core/riscv_csr_regfilev3351382_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5705__WIRE_eq/core/riscv_csr_regfilev5911427_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5725__WIRE_logic_and/core/riscv_csr_regfilev4751420_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5734__WIRE_timer_intr_i , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5740__WIRE_ext_intr_i , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux5963__WIRE_procmux5964_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6100__WIRE_procmux6101_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6131__WIRE_procmux6132_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux6164__WIRE_procmux6165_CMP , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7011__WIRE_interrupt_o , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7135__WIRE_eq/core/riscv_csr_regfilev2811377_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7230__WIRE_logic_or/core/riscv_csr_regfilev1691356_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_procmux7233__WIRE_logic_or/core/riscv_csr_regfilev1671351_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev1471343__WIRE_status_o , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr_paramod4f78b4d80b1c58461e69b27597515464db6d046friscv_csr_regfile-u_csrfile___MUX_ternary/core/riscv_csr_regfilev5531423__WIRE_buffer_mip_w , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv347325__WIRE_status_reg_w , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv342324__WIRE_mmu_satp_o , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv192292__WIRE_csr_writeback_write_i , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_ternary/core/riscv_csrv141286__WIRE_or/core/riscv_csrv141285_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5310__WIRE_logic_and/core/riscv_csrv257312_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5307__WIRE_set_r , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5304__WIRE_clr_r , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5296__WIRE_logic_or/core/riscv_csrv233300_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5292__WIRE_opcode_valid_i , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5290__WIRE_eq/core/riscv_csrv104235_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5287__WIRE_eret_fault_w , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5284__WIRE_eq/core/riscv_csrv106241_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5281__WIRE_eq/core/riscv_csrv105238_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5278__WIRE_opcode_invalid_i , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5275__WIRE_logic_or/core/riscv_csrv251311_Y , \paramod2b5edc841b1a4f3f1641b831544f1357ec2dc749riscv_csr-u_csr___MUX_procmux5265__WIRE_reset_q , \paramodd27171c3b2ee4dd5e5bbcfdcfc3b97de66a9c611riscv_decode-u_decode___MUX_ternary/core/riscv_decodev134522__WIRE_or/core/riscv_decodev134521_Y , \riscv_divider-u_div___MUX_ternary/core/riscv_dividerv157196__WIRE_invert_res_q , \riscv_divider-u_div___MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y , \riscv_divider-u_div___MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y , \riscv_divider-u_div___MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y , \riscv_divider-u_div___MUX_procmux5371__WIRE_div_busy_q , \riscv_divider-u_div___MUX_procmux5366__WIRE_div_start_w , \riscv_divider-u_div___MUX_procmux5363__WIRE_div_complete_w , \riscv_divider-u_div___MUX_procmux5357__WIRE_div_inst_q , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1703__WIRE_alu_b_i , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i , \riscv_exec-u_exec_riscv_alu-u_alu___MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w , \riscv_exec-u_exec___MUX_ternary/core/riscv_execv399677__WIRE_branch_taken_r , \riscv_exec-u_exec___MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y , \riscv_exec-u_exec___MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y , \riscv_exec-u_exec___MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y , \riscv_exec-u_exec___MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y , \riscv_exec-u_exec___MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y , \riscv_exec-u_exec___MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y , \riscv_exec-u_exec___MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y , \riscv_exec-u_exec___MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y , \riscv_exec-u_exec___MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y , \riscv_exec-u_exec___MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y , \riscv_exec-u_exec___MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y , \riscv_exec-u_exec___MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y , \riscv_exec-u_exec___MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y , \riscv_exec-u_exec___MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y , \riscv_exec-u_exec___MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y , \riscv_exec-u_exec___MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y , \riscv_exec-u_exec___MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y , \riscv_exec-u_exec___MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y , \riscv_exec-u_exec___MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y , \riscv_exec-u_exec___MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y , \riscv_exec-u_exec___MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y , \riscv_exec-u_exec___MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y , \riscv_exec-u_exec___MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y , \riscv_exec-u_exec___MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y , \riscv_exec-u_exec___MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y , \riscv_exec-u_exec___MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y , \riscv_exec-u_exec___MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y , \riscv_exec-u_exec___MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y , \riscv_exec-u_exec___MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y , \riscv_exec-u_exec___MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y , \riscv_exec-u_exec___MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y , \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_ternary/core/riscv_fetchv25844__WIRE_skid_valid_q , \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5596__WIRE_branch_request_i , \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5586__WIRE_logic_and/core/riscv_fetchv1167_Y , \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5583__WIRE_icache_valid_i , \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5571__WIRE_logic_and/core/riscv_fetchv13410_Y , \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5568__WIRE_stall_w , \paramodriscv_fetchSUPPORT_MMU=s32'00000000000000000000000000000000-u_fetch___MUX_procmux5561__WIRE_logic_and/core/riscv_fetchv24640_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7676__WIRE_procmux1472_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7678__WIRE_procmux1474_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7682__WIRE_autortlilcc2430Or7681 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7684__WIRE_procmux1476_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7686__WIRE_procmux1478_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7690__WIRE_autortlilcc2430Or7689 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7694__WIRE_autortlilcc2403ReduceOr7693 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7696__WIRE_procmux1480_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7698__WIRE_procmux1482_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7702__WIRE_autortlilcc2430Or7701 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7704__WIRE_procmux1484_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7706__WIRE_procmux1486_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7710__WIRE_autortlilcc2430Or7709 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7714__WIRE_autortlilcc2403ReduceOr7713 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7718__WIRE_autortlilcc2403ReduceOr7717 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7720__WIRE_procmux1488_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7722__WIRE_procmux1490_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7726__WIRE_autortlilcc2430Or7725 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7728__WIRE_procmux1492_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7730__WIRE_procmux1494_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7734__WIRE_autortlilcc2430Or7733 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7738__WIRE_autortlilcc2403ReduceOr7737 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7740__WIRE_procmux1496_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7742__WIRE_procmux1498_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7746__WIRE_autortlilcc2430Or7745 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7748__WIRE_procmux1500_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7750__WIRE_procmux1502_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7754__WIRE_autortlilcc2430Or7753 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7758__WIRE_autortlilcc2403ReduceOr7757 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7762__WIRE_autortlilcc2403ReduceOr7761 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7766__WIRE_autortlilcc2403ReduceOr7765 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7772__WIRE_procmux1439_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7774__WIRE_procmux1441_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7778__WIRE_autortlilcc2430Or7777 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7780__WIRE_procmux1443_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7782__WIRE_procmux1445_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7786__WIRE_autortlilcc2430Or7785 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7790__WIRE_autortlilcc2403ReduceOr7789 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7792__WIRE_procmux1447_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7794__WIRE_procmux1449_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7798__WIRE_autortlilcc2430Or7797 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7800__WIRE_procmux1451_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7802__WIRE_procmux1453_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7806__WIRE_autortlilcc2430Or7805 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7810__WIRE_autortlilcc2403ReduceOr7809 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7814__WIRE_autortlilcc2403ReduceOr7813 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7816__WIRE_procmux1455_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7818__WIRE_procmux1457_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7822__WIRE_autortlilcc2430Or7821 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7824__WIRE_procmux1459_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7826__WIRE_procmux1461_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7830__WIRE_autortlilcc2430Or7829 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7834__WIRE_autortlilcc2403ReduceOr7833 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7836__WIRE_procmux1463_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7838__WIRE_procmux1465_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7842__WIRE_autortlilcc2430Or7841 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7844__WIRE_procmux1467_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7846__WIRE_procmux1469_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7850__WIRE_autortlilcc2430Or7849 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7854__WIRE_autortlilcc2403ReduceOr7853 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7858__WIRE_autortlilcc2403ReduceOr7857 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramodriscv_regfileSUPPORT_REGFILE_XILINX=s32'00000000000000000000000000000000-u_regfile___MUX_autopmuxtreecc65recursive_mux_generator7862__WIRE_autortlilcc2403ReduceOr7861 , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7238__WIRE_squash_wb_i , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7274__WIRE_logic_and/core/riscv_pipe_ctrlv4351330_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7277__WIRE_logic_and/core/riscv_pipe_ctrlv4331329_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7298__WIRE_squash_e1_e2_w , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7307__WIRE_procmux7308_CTRL , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7318__WIRE_logic_and/core/riscv_pipe_ctrlv3371320_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7321__WIRE_logic_and/core/riscv_pipe_ctrlv3211305_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7327__WIRE_logic_and/core/riscv_pipe_ctrlv3191303_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7330__WIRE_procmux7331_CMP , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7333__WIRE_ctrl_e1_q , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7336__WIRE_logic_or/core/riscv_pipe_ctrlv1811265_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7402__WIRE_csr_e1_w , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7405__WIRE_div_e1_w , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_procmux7420__WIRE_logic_and/core/riscv_pipe_ctrlv1811267_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2001293__WIRE_reduce_or/core/riscv_pipe_ctrlv2001291_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue_paramod5a05efbb502cdbead25b0ca658254de967e40ca2riscv_pipe_ctrl-u_pipe_ctrl___MUX_ternary/core/riscv_pipe_ctrlv2011292__WIRE_branch_misaligned_w , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev418130__WIRE_opcode_valid_w , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev23662__WIRE_fetch_fault_page_i , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_ternary/core/riscv_issuev23563__WIRE_fetch_fault_fetch_i , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5558__WIRE_branch_csr_request_i , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5553__WIRE_logic_and/core/riscv_issuev34565_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5550__WIRE_writeback_div_valid_i , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5548__WIRE_pipe_squash_e1_e2_w , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5545__WIRE_logic_and/core/riscv_issuev35767_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5542__WIRE_pipe_csr_wb_w , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5531__WIRE_logic_or/core/riscv_issuev38875_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5528__WIRE_logic_and/core/riscv_issuev39291_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5525__WIRE_logic_or/core/riscv_issuev39694_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5498__WIRE_logic_and/core/riscv_issuev399104_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5435__WIRE_eq/core/riscv_issuev471132_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5432__WIRE_eq/core/riscv_issuev473133_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5429__WIRE_eq/core/riscv_issuev477134_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5426__WIRE_eq/core/riscv_issuev479135_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5423__WIRE_eq/core/riscv_issuev483136_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5420__WIRE_eq/core/riscv_issuev485137_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5417__WIRE_eq/core/riscv_issuev489138_Y , \paramod56a1b7d8608d749ff6a4f3741a95dd7d5c719304riscv_issue-u_issue___MUX_procmux5414__WIRE_eq/core/riscv_issuev491139_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_autopmuxtreecc65recursive_mux_generator7864__WIRE_rd_ptr_q , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1678__WIRE_and/core/riscv_lsuv5111221_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu_paramod7bb0b1f515173d2975b2329f926a79b4eb2e0ba3riscv_lsu_fifo-u_lsu_request___MUX_procmux1681__WIRE_and/core/riscv_lsuv5081216_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv433515__WIRE_fault_store_bus_w , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv432516__WIRE_fault_load_bus_w , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv431517__WIRE_fault_store_page_w , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv430518__WIRE_fault_load_page_w , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv429519__WIRE_fault_store_align_w , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_ternary/core/riscv_lsuv428520__WIRE_fault_load_align_w , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5262__WIRE_issue_lsu_e1_w , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5259__WIRE_logic_or/core/riscv_lsuv130336_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5257__WIRE_logic_and/core/riscv_lsuv188415_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5251__WIRE_logic_and/core/riscv_lsuv190416_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5248__WIRE_logic_and/core/riscv_lsuv195419_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5242__WIRE_logic_and/core/riscv_lsuv197421_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5236__WIRE_logic_and/core/riscv_lsuv202429_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5224__WIRE_logic_and/core/riscv_lsuv207434_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5188__WIRE_logic_and/core/riscv_lsuv222437_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5061__WIRE_logic_or/core/riscv_lsuv279451_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5058__WIRE_logic_and/core/riscv_lsuv295455_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5055__WIRE_logic_and/core/riscv_lsuv297462_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux5014__WIRE_logic_and/core/riscv_lsuv399504_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4997__WIRE_logic_or/core/riscv_lsuv385502_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4994__WIRE_logic_and/core/riscv_lsuv388503_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4992__WIRE_load_byte_r , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4989__WIRE_load_half_r , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4987__WIRE_addr_lsb_r , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_procmux4972__WIRE_logic_and/core/riscv_lsuv409505_Y , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7916__WIRE_autortlilcc2430Or7915 , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7912__WIRE_procmux5028_CMP , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7910__WIRE_procmux5026_CMP , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7900__WIRE_autortlilcc2430Or7899 , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7896__WIRE_procmux5163_CMP , \paramodcb8d7bed91afcbd7b511b6cdbe90702310b65dd0riscv_lsu-u_lsu___MUX_autopmuxtreecc65recursive_mux_generator7894__WIRE_procmux5161_CMP , \riscv_multiplier-u_mul___MUX_ternary/core/riscv_multiplierv143229__WIRE_mulhi_sel_e1_q , \riscv_multiplier-u_mul___MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y , \riscv_multiplier-u_mul___MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y , \riscv_multiplier-u_mul___MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y  };
  assign cpu_id_i = fuzz_in[31:0];
  assign intr_i = fuzz_in[32];
  assign mem_d_accept_i = fuzz_in[33];
  assign mem_d_ack_i = fuzz_in[34];
  assign mem_d_data_rd_i = fuzz_in[66:35];
  assign mem_d_error_i = fuzz_in[67];
  assign mem_d_resp_tag_i = fuzz_in[78:68];
  assign mem_i_accept_i = fuzz_in[79];
  assign mem_i_error_i = fuzz_in[80];
  assign mem_i_inst_i = fuzz_in[112:81];
  assign mem_i_valid_i = fuzz_in[113];
  assign reset_vector_i = fuzz_in[145:114];
endmodule

(* hdlname = "\\riscv_decoder" *)
(* src = "./core/riscv_decoder.v:43.1-236.10" *)
module riscv_decoder(valid_i, fetch_fault_i, enable_muldiv_i, opcode_i, invalid_o, exec_o, lsu_o, branch_o, mul_o, div_o, csr_o, rd_valid_o, metaReset_riscv_decoder);
  (* src = "./core/riscv_decoder.v:100.22-100.57" *)
  wire _000_;
  (* src = "./core/riscv_decoder.v:101.22-101.61" *)
  wire _001_;
  (* src = "./core/riscv_decoder.v:102.22-102.61" *)
  wire _002_;
  (* src = "./core/riscv_decoder.v:103.22-103.55" *)
  wire _003_;
  (* src = "./core/riscv_decoder.v:104.22-104.55" *)
  wire _004_;
  (* src = "./core/riscv_decoder.v:105.22-105.55" *)
  wire _005_;
  (* src = "./core/riscv_decoder.v:106.22-106.55" *)
  wire _006_;
  (* src = "./core/riscv_decoder.v:107.22-107.55" *)
  wire _007_;
  (* src = "./core/riscv_decoder.v:108.22-108.55" *)
  wire _008_;
  (* src = "./core/riscv_decoder.v:109.22-109.63" *)
  wire _009_;
  (* src = "./core/riscv_decoder.v:110.22-110.52" *)
  wire _010_;
  (* src = "./core/riscv_decoder.v:111.22-111.55" *)
  wire _011_;
  (* src = "./core/riscv_decoder.v:112.22-112.63" *)
  wire _012_;
  (* src = "./core/riscv_decoder.v:113.41-113.81" *)
  wire _013_;
  (* src = "./core/riscv_decoder.v:114.41-114.81" *)
  wire _014_;
  (* src = "./core/riscv_decoder.v:115.41-115.81" *)
  wire _015_;
  (* src = "./core/riscv_decoder.v:116.41-116.81" *)
  wire _016_;
  (* src = "./core/riscv_decoder.v:117.41-117.81" *)
  wire _017_;
  (* src = "./core/riscv_decoder.v:118.41-118.81" *)
  wire _018_;
  (* src = "./core/riscv_decoder.v:119.41-119.81" *)
  wire _019_;
  (* src = "./core/riscv_decoder.v:120.41-120.81" *)
  wire _020_;
  (* src = "./core/riscv_decoder.v:124.22-124.53" *)
  wire _021_;
  (* src = "./core/riscv_decoder.v:125.22-125.51" *)
  wire _022_;
  (* src = "./core/riscv_decoder.v:126.22-126.51" *)
  wire _023_;
  (* src = "./core/riscv_decoder.v:127.22-127.51" *)
  wire _024_;
  (* src = "./core/riscv_decoder.v:128.22-128.53" *)
  wire _025_;
  (* src = "./core/riscv_decoder.v:129.22-129.59" *)
  wire _026_;
  (* src = "./core/riscv_decoder.v:130.22-130.55" *)
  wire _027_;
  (* src = "./core/riscv_decoder.v:131.22-131.55" *)
  wire _028_;
  (* src = "./core/riscv_decoder.v:132.22-132.55" *)
  wire _029_;
  (* src = "./core/riscv_decoder.v:133.22-133.59" *)
  wire _030_;
  (* src = "./core/riscv_decoder.v:134.22-134.63" *)
  wire _031_;
  (* src = "./core/riscv_decoder.v:135.22-135.55" *)
  wire _032_;
  (* src = "./core/riscv_decoder.v:136.22-136.55" *)
  wire _033_;
  (* src = "./core/riscv_decoder.v:137.22-137.57" *)
  wire _034_;
  (* src = "./core/riscv_decoder.v:138.22-138.63" *)
  wire _035_;
  (* src = "./core/riscv_decoder.v:139.22-139.59" *)
  wire _036_;
  (* src = "./core/riscv_decoder.v:140.22-140.59" *)
  wire _037_;
  (* src = "./core/riscv_decoder.v:141.22-141.59" *)
  wire _038_;
  (* src = "./core/riscv_decoder.v:142.22-142.59" *)
  wire _039_;
  (* src = "./core/riscv_decoder.v:143.22-143.59" *)
  wire _040_;
  (* src = "./core/riscv_decoder.v:144.22-144.63" *)
  wire _041_;
  (* src = "./core/riscv_decoder.v:145.22-145.59" *)
  wire _042_;
  (* src = "./core/riscv_decoder.v:146.22-146.59" *)
  wire _043_;
  (* src = "./core/riscv_decoder.v:147.22-147.52" *)
  wire _044_;
  (* src = "./core/riscv_decoder.v:148.22-148.55" *)
  wire _045_;
  (* src = "./core/riscv_decoder.v:149.22-149.55" *)
  wire _046_;
  (* src = "./core/riscv_decoder.v:150.22-150.55" *)
  wire _047_;
  (* src = "./core/riscv_decoder.v:151.22-151.55" *)
  wire _048_;
  (* src = "./core/riscv_decoder.v:152.22-152.55" *)
  wire _049_;
  (* src = "./core/riscv_decoder.v:196.22-196.53" *)
  wire _050_;
  (* src = "./core/riscv_decoder.v:197.22-197.55" *)
  wire _051_;
  (* src = "./core/riscv_decoder.v:198.22-198.55" *)
  wire _052_;
  (* src = "./core/riscv_decoder.v:202.22-202.53" *)
  wire _053_;
  (* src = "./core/riscv_decoder.v:203.22-203.55" *)
  wire _054_;
  (* src = "./core/riscv_decoder.v:204.22-204.55" *)
  wire _055_;
  (* src = "./core/riscv_decoder.v:205.22-205.55" *)
  wire _056_;
  (* src = "./core/riscv_decoder.v:206.22-206.55" *)
  wire _057_;
  (* src = "./core/riscv_decoder.v:207.22-207.55" *)
  wire _058_;
  (* src = "./core/riscv_decoder.v:113.22-113.81" *)
  wire _059_;
  (* src = "./core/riscv_decoder.v:114.22-114.81" *)
  wire _060_;
  (* src = "./core/riscv_decoder.v:115.22-115.81" *)
  wire _061_;
  (* src = "./core/riscv_decoder.v:116.22-116.81" *)
  wire _062_;
  (* src = "./core/riscv_decoder.v:117.22-117.81" *)
  wire _063_;
  (* src = "./core/riscv_decoder.v:118.22-118.81" *)
  wire _064_;
  (* src = "./core/riscv_decoder.v:119.22-119.81" *)
  wire _065_;
  (* src = "./core/riscv_decoder.v:120.22-120.81" *)
  wire _066_;
  (* src = "./core/riscv_decoder.v:124.21-158.63" *)
  wire _067_;
  (* src = "./core/riscv_decoder.v:124.21-159.63" *)
  wire _068_;
  (* src = "./core/riscv_decoder.v:124.21-160.63" *)
  wire _069_;
  (* src = "./core/riscv_decoder.v:124.21-161.56" *)
  wire _070_;
  (* src = "./core/riscv_decoder.v:124.21-162.56" *)
  wire _071_;
  (* src = "./core/riscv_decoder.v:124.21-163.56" *)
  wire _072_;
  (* src = "./core/riscv_decoder.v:124.21-164.56" *)
  wire _073_;
  (* src = "./core/riscv_decoder.v:124.21-165.56" *)
  wire _074_;
  (* src = "./core/riscv_decoder.v:124.21-125.52" *)
  wire _075_;
  (* src = "./core/riscv_decoder.v:124.21-126.52" *)
  wire _076_;
  (* src = "./core/riscv_decoder.v:124.21-127.52" *)
  wire _077_;
  (* src = "./core/riscv_decoder.v:124.21-128.54" *)
  wire _078_;
  (* src = "./core/riscv_decoder.v:124.21-129.60" *)
  wire _079_;
  (* src = "./core/riscv_decoder.v:124.21-130.56" *)
  wire _080_;
  (* src = "./core/riscv_decoder.v:124.21-131.56" *)
  wire _081_;
  (* src = "./core/riscv_decoder.v:124.21-132.56" *)
  wire _082_;
  (* src = "./core/riscv_decoder.v:124.21-133.60" *)
  wire _083_;
  (* src = "./core/riscv_decoder.v:124.21-134.64" *)
  wire _084_;
  (* src = "./core/riscv_decoder.v:124.21-135.56" *)
  wire _085_;
  (* src = "./core/riscv_decoder.v:124.21-136.56" *)
  wire _086_;
  (* src = "./core/riscv_decoder.v:124.21-137.58" *)
  wire _087_;
  (* src = "./core/riscv_decoder.v:124.21-138.64" *)
  wire _088_;
  (* src = "./core/riscv_decoder.v:124.21-139.60" *)
  wire _089_;
  (* src = "./core/riscv_decoder.v:124.21-140.60" *)
  wire _090_;
  (* src = "./core/riscv_decoder.v:124.21-141.60" *)
  wire _091_;
  (* src = "./core/riscv_decoder.v:124.21-142.60" *)
  wire _092_;
  (* src = "./core/riscv_decoder.v:124.21-143.60" *)
  wire _093_;
  (* src = "./core/riscv_decoder.v:124.21-144.64" *)
  wire _094_;
  (* src = "./core/riscv_decoder.v:124.21-145.60" *)
  wire _095_;
  (* src = "./core/riscv_decoder.v:124.21-146.60" *)
  wire _096_;
  (* src = "./core/riscv_decoder.v:124.21-147.53" *)
  wire _097_;
  (* src = "./core/riscv_decoder.v:124.21-148.56" *)
  wire _098_;
  (* src = "./core/riscv_decoder.v:124.21-149.56" *)
  wire _099_;
  (* src = "./core/riscv_decoder.v:124.21-150.56" *)
  wire _100_;
  (* src = "./core/riscv_decoder.v:124.21-151.56" *)
  wire _101_;
  (* src = "./core/riscv_decoder.v:124.21-152.56" *)
  wire _102_;
  (* src = "./core/riscv_decoder.v:124.21-153.63" *)
  wire _103_;
  (* src = "./core/riscv_decoder.v:124.21-154.63" *)
  wire _104_;
  (* src = "./core/riscv_decoder.v:124.21-155.63" *)
  wire _105_;
  (* src = "./core/riscv_decoder.v:124.21-156.63" *)
  wire _106_;
  (* src = "./core/riscv_decoder.v:124.21-157.63" *)
  wire _107_;
  (* src = "./core/riscv_decoder.v:168.21-169.54" *)
  wire _108_;
  (* src = "./core/riscv_decoder.v:168.21-170.56" *)
  wire _109_;
  (* src = "./core/riscv_decoder.v:168.21-171.56" *)
  wire _110_;
  (* src = "./core/riscv_decoder.v:168.21-172.56" *)
  wire _111_;
  (* src = "./core/riscv_decoder.v:168.21-173.56" *)
  wire _112_;
  (* src = "./core/riscv_decoder.v:168.21-174.60" *)
  wire _113_;
  (* src = "./core/riscv_decoder.v:168.21-175.60" *)
  wire _114_;
  (* src = "./core/riscv_decoder.v:168.21-176.64" *)
  wire _115_;
  (* src = "./core/riscv_decoder.v:168.21-177.52" *)
  wire _116_;
  (* src = "./core/riscv_decoder.v:168.21-178.52" *)
  wire _117_;
  (* src = "./core/riscv_decoder.v:168.21-179.58" *)
  wire _118_;
  (* src = "./core/riscv_decoder.v:168.21-180.64" *)
  wire _119_;
  (* src = "./core/riscv_decoder.v:168.21-181.60" *)
  wire _120_;
  (* src = "./core/riscv_decoder.v:168.21-182.60" *)
  wire _121_;
  (* src = "./core/riscv_decoder.v:168.21-183.60" *)
  wire _122_;
  (* src = "./core/riscv_decoder.v:168.21-184.60" *)
  wire _123_;
  (* src = "./core/riscv_decoder.v:168.21-185.60" *)
  wire _124_;
  (* src = "./core/riscv_decoder.v:168.21-186.60" *)
  wire _125_;
  (* src = "./core/riscv_decoder.v:168.21-187.60" *)
  wire _126_;
  (* src = "./core/riscv_decoder.v:190.21-191.56" *)
  wire _127_;
  (* src = "./core/riscv_decoder.v:190.21-192.56" *)
  wire _128_;
  (* src = "./core/riscv_decoder.v:190.21-193.56" *)
  wire _129_;
  (* src = "./core/riscv_decoder.v:190.21-194.56" *)
  wire _130_;
  (* src = "./core/riscv_decoder.v:190.21-195.56" *)
  wire _131_;
  (* src = "./core/riscv_decoder.v:190.21-196.54" *)
  wire _132_;
  (* src = "./core/riscv_decoder.v:190.21-197.56" *)
  wire _133_;
  (* src = "./core/riscv_decoder.v:200.21-202.54" *)
  wire _134_;
  (* src = "./core/riscv_decoder.v:200.21-203.56" *)
  wire _135_;
  (* src = "./core/riscv_decoder.v:200.21-204.56" *)
  wire _136_;
  (* src = "./core/riscv_decoder.v:200.21-205.56" *)
  wire _137_;
  (* src = "./core/riscv_decoder.v:200.21-206.56" *)
  wire _138_;
  (* src = "./core/riscv_decoder.v:210.22-211.63" *)
  wire _139_;
  (* src = "./core/riscv_decoder.v:210.22-212.63" *)
  wire _140_;
  (* src = "./core/riscv_decoder.v:210.22-213.63" *)
  wire _141_;
  (* src = "./core/riscv_decoder.v:216.22-217.63" *)
  wire _142_;
  (* src = "./core/riscv_decoder.v:216.22-218.63" *)
  wire _143_;
  (* src = "./core/riscv_decoder.v:216.22-219.63" *)
  wire _144_;
  (* src = "./core/riscv_decoder.v:221.21-222.62" *)
  wire _145_;
  (* src = "./core/riscv_decoder.v:221.21-223.62" *)
  wire _146_;
  (* src = "./core/riscv_decoder.v:221.21-224.56" *)
  wire _147_;
  (* src = "./core/riscv_decoder.v:221.21-225.56" *)
  wire _148_;
  (* src = "./core/riscv_decoder.v:221.21-226.56" *)
  wire _149_;
  (* src = "./core/riscv_decoder.v:221.21-227.56" *)
  wire _150_;
  (* src = "./core/riscv_decoder.v:221.21-228.56" *)
  wire _151_;
  (* src = "./core/riscv_decoder.v:221.21-229.56" *)
  wire _152_;
  (* src = "./core/riscv_decoder.v:221.21-230.64" *)
  wire _153_;
  (* src = "./core/riscv_decoder.v:221.21-231.53" *)
  wire _154_;
  (* src = "./core/riscv_decoder.v:221.21-232.56" *)
  wire _155_;
  (* src = "./core/riscv_decoder.v:221.21-233.64" *)
  wire _156_;
  (* src = "./core/riscv_decoder.v:221.21-234.30" *)
  wire _157_;
  (* src = "./core/riscv_decoder.v:62.22-83.52" *)
  wire _158_;
  (* src = "./core/riscv_decoder.v:62.22-84.54" *)
  wire _159_;
  (* src = "./core/riscv_decoder.v:62.22-85.54" *)
  wire _160_;
  (* src = "./core/riscv_decoder.v:62.22-86.56" *)
  wire _161_;
  (* src = "./core/riscv_decoder.v:62.22-87.56" *)
  wire _162_;
  (* src = "./core/riscv_decoder.v:62.22-88.56" *)
  wire _163_;
  (* src = "./core/riscv_decoder.v:62.22-89.56" *)
  wire _164_;
  (* src = "./core/riscv_decoder.v:62.22-90.56" *)
  wire _165_;
  (* src = "./core/riscv_decoder.v:62.22-91.53" *)
  wire _166_;
  (* src = "./core/riscv_decoder.v:62.22-92.56" *)
  wire _167_;
  (* src = "./core/riscv_decoder.v:62.22-93.56" *)
  wire _168_;
  (* src = "./core/riscv_decoder.v:62.22-94.56" *)
  wire _169_;
  (* src = "./core/riscv_decoder.v:62.22-95.56" *)
  wire _170_;
  (* src = "./core/riscv_decoder.v:62.22-96.56" *)
  wire _171_;
  (* src = "./core/riscv_decoder.v:62.22-97.54" *)
  wire _172_;
  (* src = "./core/riscv_decoder.v:62.22-98.56" *)
  wire _173_;
  (* src = "./core/riscv_decoder.v:62.22-99.56" *)
  wire _174_;
  (* src = "./core/riscv_decoder.v:62.22-100.58" *)
  wire _175_;
  (* src = "./core/riscv_decoder.v:62.22-101.62" *)
  wire _176_;
  (* src = "./core/riscv_decoder.v:62.22-102.62" *)
  wire _177_;
  (* src = "./core/riscv_decoder.v:62.22-103.56" *)
  wire _178_;
  (* src = "./core/riscv_decoder.v:62.22-104.56" *)
  wire _179_;
  (* src = "./core/riscv_decoder.v:62.22-105.56" *)
  wire _180_;
  (* src = "./core/riscv_decoder.v:62.22-106.56" *)
  wire _181_;
  (* src = "./core/riscv_decoder.v:62.22-107.56" *)
  wire _182_;
  (* src = "./core/riscv_decoder.v:62.22-108.56" *)
  wire _183_;
  (* src = "./core/riscv_decoder.v:62.22-109.64" *)
  wire _184_;
  (* src = "./core/riscv_decoder.v:62.22-110.53" *)
  wire _185_;
  (* src = "./core/riscv_decoder.v:62.22-111.56" *)
  wire _186_;
  (* src = "./core/riscv_decoder.v:62.22-112.64" *)
  wire _187_;
  (* src = "./core/riscv_decoder.v:62.22-113.82" *)
  wire _188_;
  (* src = "./core/riscv_decoder.v:62.22-114.82" *)
  wire _189_;
  (* src = "./core/riscv_decoder.v:62.22-115.82" *)
  wire _190_;
  (* src = "./core/riscv_decoder.v:62.22-116.82" *)
  wire _191_;
  (* src = "./core/riscv_decoder.v:62.22-117.82" *)
  wire _192_;
  (* src = "./core/riscv_decoder.v:62.22-118.82" *)
  wire _193_;
  (* src = "./core/riscv_decoder.v:62.22-119.82" *)
  wire _194_;
  (* src = "./core/riscv_decoder.v:62.22-120.82" *)
  wire _195_;
  (* src = "./core/riscv_decoder.v:62.20-120.83" *)
  wire _196_;
  (* src = "./core/riscv_decoder.v:53.35-53.43" *)
  output branch_o;
  wire branch_o;
  (* src = "./core/riscv_decoder.v:56.35-56.40" *)
  output csr_o;
  wire csr_o;
  (* src = "./core/riscv_decoder.v:55.35-55.40" *)
  output div_o;
  wire div_o;
  (* src = "./core/riscv_decoder.v:47.35-47.50" *)
  input enable_muldiv_i;
  wire enable_muldiv_i;
  (* src = "./core/riscv_decoder.v:51.35-51.41" *)
  output exec_o;
  wire exec_o;
  (* src = "./core/riscv_decoder.v:46.35-46.48" *)
  input fetch_fault_i;
  wire fetch_fault_i;
  (* src = "./core/riscv_decoder.v:50.35-50.44" *)
  output invalid_o;
  wire invalid_o;
  (* src = "./core/riscv_decoder.v:52.35-52.40" *)
  output lsu_o;
  wire lsu_o;
  (* meta_reset = 32'd1 *)
  input metaReset_riscv_decoder;
  wire metaReset_riscv_decoder;
  (* src = "./core/riscv_decoder.v:54.35-54.40" *)
  output mul_o;
  wire mul_o;
  (* src = "./core/riscv_decoder.v:48.35-48.43" *)
  input [31:0] opcode_i;
  wire [31:0] opcode_i;
  (* src = "./core/riscv_decoder.v:57.35-57.45" *)
  output rd_valid_o;
  wire rd_valid_o;
  (* src = "./core/riscv_decoder.v:45.35-45.42" *)
  input valid_i;
  wire valid_i;
  assign _000_ = opcode_i == (* src = "./core/riscv_decoder.v:100.22-100.57" *) 32'd115;
  assign _001_ = opcode_i == (* src = "./core/riscv_decoder.v:101.22-101.61" *) 32'd1048691;
  assign _002_ = { opcode_i[31:30], opcode_i[27:0] } == (* src = "./core/riscv_decoder.v:102.22-102.61" *) 30'h00200073;
  assign _009_ = { opcode_i[31:15], opcode_i[11:0] } == (* src = "./core/riscv_decoder.v:109.22-109.63" *) 29'h020a0073;
  assign _010_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:110.22-110.52" *) 10'h00f;
  assign _011_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:111.22-111.55" *) 10'h08f;
  assign _012_ = { opcode_i[31:25], opcode_i[14:0] } == (* src = "./core/riscv_decoder.v:112.22-112.63" *) 22'h048073;
  assign _023_ = opcode_i[6:0] == (* src = "./core/riscv_decoder.v:126.22-126.51" *) 7'h37;
  assign _024_ = opcode_i[6:0] == (* src = "./core/riscv_decoder.v:127.22-127.51" *) 7'h17;
  assign _026_ = { opcode_i[31:26], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:129.22-129.59" *) 16'h0093;
  assign _029_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:132.22-132.55" *) 10'h213;
  assign _030_ = { opcode_i[31:26], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:133.22-133.59" *) 16'h0293;
  assign _031_ = { opcode_i[31:26], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:134.22-134.63" *) 16'h4293;
  assign _034_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:137.22-137.57" *) 17'h00033;
  assign _035_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:138.22-138.63" *) 17'h08033;
  assign _041_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:144.22-144.63" *) 17'h082b3;
  assign _043_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:146.22-146.59" *) 17'h003b3;
  assign _044_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:147.22-147.52" *) 10'h003;
  assign _045_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:148.22-148.55" *) 10'h083;
  assign _013_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:153.22-153.62" *) 17'h00433;
  assign _014_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:154.22-154.62" *) 17'h004b3;
  assign _015_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:155.22-155.62" *) 17'h00533;
  assign _016_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:156.22-156.62" *) 17'h005b3;
  assign _017_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:157.22-157.62" *) 17'h00633;
  assign _018_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:158.22-158.62" *) 17'h006b3;
  assign _019_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:159.22-159.62" *) 17'h00733;
  assign _020_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:160.22-160.62" *) 17'h007b3;
  assign _003_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:161.22-161.55" *) 10'h0f3;
  assign _004_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:162.22-162.55" *) 10'h173;
  assign _005_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:163.22-163.55" *) 10'h1f3;
  assign _006_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:164.22-164.55" *) 10'h2f3;
  assign _007_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:165.22-165.55" *) 10'h373;
  assign _008_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:166.22-166.55" *) 10'h3f3;
  assign _033_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:168.22-168.55" *) 10'h393;
  assign _025_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:169.22-169.53" *) 10'h013;
  assign _027_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:170.22-170.55" *) 10'h113;
  assign _028_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:171.22-171.55" *) 10'h193;
  assign _032_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:172.22-172.55" *) 10'h313;
  assign _037_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:181.22-181.59" *) 17'h00133;
  assign _038_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:182.22-182.59" *) 17'h001b3;
  assign _039_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:183.22-183.59" *) 17'h00233;
  assign _042_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:184.22-184.59" *) 17'h00333;
  assign _036_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:186.22-186.59" *) 17'h000b3;
  assign _040_ = { opcode_i[31:25], opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:187.22-187.59" *) 17'h002b3;
  assign _046_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:192.22-192.55" *) 10'h103;
  assign _047_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:193.22-193.55" *) 10'h203;
  assign _048_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:194.22-194.55" *) 10'h283;
  assign _049_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:195.22-195.55" *) 10'h303;
  assign _050_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:196.22-196.53" *) 10'h023;
  assign _051_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:197.22-197.55" *) 10'h0a3;
  assign _052_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:198.22-198.55" *) 10'h123;
  assign _022_ = opcode_i[6:0] == (* src = "./core/riscv_decoder.v:200.22-200.51" *) 7'h6f;
  assign _021_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:201.22-201.53" *) 10'h067;
  assign _053_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:202.22-202.53" *) 10'h063;
  assign _054_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:203.22-203.55" *) 10'h0e3;
  assign _055_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:204.22-204.55" *) 10'h263;
  assign _056_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:205.22-205.55" *) 10'h2e3;
  assign _057_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:206.22-206.55" *) 10'h363;
  assign _058_ = { opcode_i[14:12], opcode_i[6:0] } == (* src = "./core/riscv_decoder.v:207.22-207.55" *) 10'h3e3;
  assign _059_ = enable_muldiv_i && (* src = "./core/riscv_decoder.v:113.22-113.81" *) _013_;
  assign _060_ = enable_muldiv_i && (* src = "./core/riscv_decoder.v:114.22-114.81" *) _014_;
  assign _061_ = enable_muldiv_i && (* src = "./core/riscv_decoder.v:115.22-115.81" *) _015_;
  assign _062_ = enable_muldiv_i && (* src = "./core/riscv_decoder.v:116.22-116.81" *) _016_;
  assign _063_ = enable_muldiv_i && (* src = "./core/riscv_decoder.v:117.22-117.81" *) _017_;
  assign _064_ = enable_muldiv_i && (* src = "./core/riscv_decoder.v:118.22-118.81" *) _018_;
  assign _065_ = enable_muldiv_i && (* src = "./core/riscv_decoder.v:119.22-119.81" *) _019_;
  assign _066_ = enable_muldiv_i && (* src = "./core/riscv_decoder.v:120.22-120.81" *) _020_;
  assign mul_o = enable_muldiv_i && (* src = "./core/riscv_decoder.v:209.21-213.64" *) _141_;
  assign div_o = enable_muldiv_i && (* src = "./core/riscv_decoder.v:215.21-219.64" *) _144_;
  assign invalid_o = valid_i && (* src = "./core/riscv_decoder.v:61.21-120.83" *) _196_;
  assign _067_ = _107_ || (* src = "./core/riscv_decoder.v:124.21-158.63" *) _018_;
  assign _068_ = _067_ || (* src = "./core/riscv_decoder.v:124.21-159.63" *) _019_;
  assign _069_ = _068_ || (* src = "./core/riscv_decoder.v:124.21-160.63" *) _020_;
  assign _070_ = _069_ || (* src = "./core/riscv_decoder.v:124.21-161.56" *) _003_;
  assign _071_ = _070_ || (* src = "./core/riscv_decoder.v:124.21-162.56" *) _004_;
  assign _072_ = _071_ || (* src = "./core/riscv_decoder.v:124.21-163.56" *) _005_;
  assign _073_ = _072_ || (* src = "./core/riscv_decoder.v:124.21-164.56" *) _006_;
  assign _074_ = _073_ || (* src = "./core/riscv_decoder.v:124.21-165.56" *) _007_;
  assign rd_valid_o = _074_ || (* src = "./core/riscv_decoder.v:124.21-166.56" *) _008_;
  assign _075_ = _021_ || (* src = "./core/riscv_decoder.v:124.21-125.52" *) _022_;
  assign _076_ = _075_ || (* src = "./core/riscv_decoder.v:124.21-126.52" *) _023_;
  assign _077_ = _076_ || (* src = "./core/riscv_decoder.v:124.21-127.52" *) _024_;
  assign _078_ = _077_ || (* src = "./core/riscv_decoder.v:124.21-128.54" *) _025_;
  assign _079_ = _078_ || (* src = "./core/riscv_decoder.v:124.21-129.60" *) _026_;
  assign _080_ = _079_ || (* src = "./core/riscv_decoder.v:124.21-130.56" *) _027_;
  assign _081_ = _080_ || (* src = "./core/riscv_decoder.v:124.21-131.56" *) _028_;
  assign _082_ = _081_ || (* src = "./core/riscv_decoder.v:124.21-132.56" *) _029_;
  assign _083_ = _082_ || (* src = "./core/riscv_decoder.v:124.21-133.60" *) _030_;
  assign _084_ = _083_ || (* src = "./core/riscv_decoder.v:124.21-134.64" *) _031_;
  assign _085_ = _084_ || (* src = "./core/riscv_decoder.v:124.21-135.56" *) _032_;
  assign _086_ = _085_ || (* src = "./core/riscv_decoder.v:124.21-136.56" *) _033_;
  assign _087_ = _086_ || (* src = "./core/riscv_decoder.v:124.21-137.58" *) _034_;
  assign _088_ = _087_ || (* src = "./core/riscv_decoder.v:124.21-138.64" *) _035_;
  assign _089_ = _088_ || (* src = "./core/riscv_decoder.v:124.21-139.60" *) _036_;
  assign _090_ = _089_ || (* src = "./core/riscv_decoder.v:124.21-140.60" *) _037_;
  assign _091_ = _090_ || (* src = "./core/riscv_decoder.v:124.21-141.60" *) _038_;
  assign _092_ = _091_ || (* src = "./core/riscv_decoder.v:124.21-142.60" *) _039_;
  assign _093_ = _092_ || (* src = "./core/riscv_decoder.v:124.21-143.60" *) _040_;
  assign _094_ = _093_ || (* src = "./core/riscv_decoder.v:124.21-144.64" *) _041_;
  assign _095_ = _094_ || (* src = "./core/riscv_decoder.v:124.21-145.60" *) _042_;
  assign _096_ = _095_ || (* src = "./core/riscv_decoder.v:124.21-146.60" *) _043_;
  assign _097_ = _096_ || (* src = "./core/riscv_decoder.v:124.21-147.53" *) _044_;
  assign _098_ = _097_ || (* src = "./core/riscv_decoder.v:124.21-148.56" *) _045_;
  assign _099_ = _098_ || (* src = "./core/riscv_decoder.v:124.21-149.56" *) _046_;
  assign _100_ = _099_ || (* src = "./core/riscv_decoder.v:124.21-150.56" *) _047_;
  assign _101_ = _100_ || (* src = "./core/riscv_decoder.v:124.21-151.56" *) _048_;
  assign _102_ = _101_ || (* src = "./core/riscv_decoder.v:124.21-152.56" *) _049_;
  assign _103_ = _102_ || (* src = "./core/riscv_decoder.v:124.21-153.63" *) _013_;
  assign _104_ = _103_ || (* src = "./core/riscv_decoder.v:124.21-154.63" *) _014_;
  assign _105_ = _104_ || (* src = "./core/riscv_decoder.v:124.21-155.63" *) _015_;
  assign _106_ = _105_ || (* src = "./core/riscv_decoder.v:124.21-156.63" *) _016_;
  assign _107_ = _106_ || (* src = "./core/riscv_decoder.v:124.21-157.63" *) _017_;
  assign _108_ = _033_ || (* src = "./core/riscv_decoder.v:168.21-169.54" *) _025_;
  assign _109_ = _108_ || (* src = "./core/riscv_decoder.v:168.21-170.56" *) _027_;
  assign _110_ = _109_ || (* src = "./core/riscv_decoder.v:168.21-171.56" *) _028_;
  assign _111_ = _110_ || (* src = "./core/riscv_decoder.v:168.21-172.56" *) _032_;
  assign _112_ = _111_ || (* src = "./core/riscv_decoder.v:168.21-173.56" *) _029_;
  assign _113_ = _112_ || (* src = "./core/riscv_decoder.v:168.21-174.60" *) _026_;
  assign _114_ = _113_ || (* src = "./core/riscv_decoder.v:168.21-175.60" *) _030_;
  assign _115_ = _114_ || (* src = "./core/riscv_decoder.v:168.21-176.64" *) _031_;
  assign _116_ = _115_ || (* src = "./core/riscv_decoder.v:168.21-177.52" *) _023_;
  assign _117_ = _116_ || (* src = "./core/riscv_decoder.v:168.21-178.52" *) _024_;
  assign _118_ = _117_ || (* src = "./core/riscv_decoder.v:168.21-179.58" *) _034_;
  assign _120_ = _119_ || (* src = "./core/riscv_decoder.v:168.21-181.60" *) _037_;
  assign _121_ = _120_ || (* src = "./core/riscv_decoder.v:168.21-182.60" *) _038_;
  assign _122_ = _121_ || (* src = "./core/riscv_decoder.v:168.21-183.60" *) _039_;
  assign _125_ = _124_ || (* src = "./core/riscv_decoder.v:168.21-186.60" *) _036_;
  assign _126_ = _125_ || (* src = "./core/riscv_decoder.v:168.21-187.60" *) _040_;
  assign exec_o = _126_ || (* src = "./core/riscv_decoder.v:168.21-188.64" *) _041_;
  assign _127_ = _044_ || (* src = "./core/riscv_decoder.v:190.21-191.56" *) _045_;
  assign _128_ = _127_ || (* src = "./core/riscv_decoder.v:190.21-192.56" *) _046_;
  assign _129_ = _128_ || (* src = "./core/riscv_decoder.v:190.21-193.56" *) _047_;
  assign _130_ = _129_ || (* src = "./core/riscv_decoder.v:190.21-194.56" *) _048_;
  assign _131_ = _130_ || (* src = "./core/riscv_decoder.v:190.21-195.56" *) _049_;
  assign _132_ = _131_ || (* src = "./core/riscv_decoder.v:190.21-196.54" *) _050_;
  assign _133_ = _132_ || (* src = "./core/riscv_decoder.v:190.21-197.56" *) _051_;
  assign lsu_o = _133_ || (* src = "./core/riscv_decoder.v:190.21-198.56" *) _052_;
  assign _134_ = _075_ || (* src = "./core/riscv_decoder.v:200.21-202.54" *) _053_;
  assign _135_ = _134_ || (* src = "./core/riscv_decoder.v:200.21-203.56" *) _054_;
  assign _136_ = _135_ || (* src = "./core/riscv_decoder.v:200.21-204.56" *) _055_;
  assign _137_ = _136_ || (* src = "./core/riscv_decoder.v:200.21-205.56" *) _056_;
  assign _138_ = _137_ || (* src = "./core/riscv_decoder.v:200.21-206.56" *) _057_;
  assign branch_o = _138_ || (* src = "./core/riscv_decoder.v:200.21-207.56" *) _058_;
  assign _139_ = _013_ || (* src = "./core/riscv_decoder.v:210.22-211.63" *) _014_;
  assign _140_ = _139_ || (* src = "./core/riscv_decoder.v:210.22-212.63" *) _015_;
  assign _141_ = _140_ || (* src = "./core/riscv_decoder.v:210.22-213.63" *) _016_;
  assign _142_ = _017_ || (* src = "./core/riscv_decoder.v:216.22-217.63" *) _018_;
  assign _143_ = _142_ || (* src = "./core/riscv_decoder.v:216.22-218.63" *) _019_;
  assign _144_ = _143_ || (* src = "./core/riscv_decoder.v:216.22-219.63" *) _020_;
  assign _145_ = _000_ || (* src = "./core/riscv_decoder.v:221.21-222.62" *) _001_;
  assign _146_ = _145_ || (* src = "./core/riscv_decoder.v:221.21-223.62" *) _002_;
  assign _147_ = _146_ || (* src = "./core/riscv_decoder.v:221.21-224.56" *) _003_;
  assign _148_ = _147_ || (* src = "./core/riscv_decoder.v:221.21-225.56" *) _004_;
  assign _149_ = _148_ || (* src = "./core/riscv_decoder.v:221.21-226.56" *) _005_;
  assign _150_ = _149_ || (* src = "./core/riscv_decoder.v:221.21-227.56" *) _006_;
  assign _151_ = _150_ || (* src = "./core/riscv_decoder.v:221.21-228.56" *) _007_;
  assign _152_ = _151_ || (* src = "./core/riscv_decoder.v:221.21-229.56" *) _008_;
  assign _153_ = _152_ || (* src = "./core/riscv_decoder.v:221.21-230.64" *) _009_;
  assign _154_ = _153_ || (* src = "./core/riscv_decoder.v:221.21-231.53" *) _010_;
  assign _155_ = _154_ || (* src = "./core/riscv_decoder.v:221.21-232.56" *) _011_;
  assign _156_ = _155_ || (* src = "./core/riscv_decoder.v:221.21-233.64" *) _012_;
  assign _157_ = _156_ || (* src = "./core/riscv_decoder.v:221.21-234.30" *) invalid_o;
  assign csr_o = _157_ || (* src = "./core/riscv_decoder.v:221.21-234.47" *) fetch_fault_i;
  assign _119_ = _118_ || (* src = "./core/riscv_decoder.v:62.22-74.64" *) _035_;
  assign _123_ = _122_ || (* src = "./core/riscv_decoder.v:62.22-78.60" *) _042_;
  assign _124_ = _123_ || (* src = "./core/riscv_decoder.v:62.22-79.60" *) _043_;
  assign _158_ = exec_o || (* src = "./core/riscv_decoder.v:62.22-83.52" *) _022_;
  assign _159_ = _158_ || (* src = "./core/riscv_decoder.v:62.22-84.54" *) _021_;
  assign _160_ = _159_ || (* src = "./core/riscv_decoder.v:62.22-85.54" *) _053_;
  assign _161_ = _160_ || (* src = "./core/riscv_decoder.v:62.22-86.56" *) _054_;
  assign _162_ = _161_ || (* src = "./core/riscv_decoder.v:62.22-87.56" *) _055_;
  assign _163_ = _162_ || (* src = "./core/riscv_decoder.v:62.22-88.56" *) _056_;
  assign _164_ = _163_ || (* src = "./core/riscv_decoder.v:62.22-89.56" *) _057_;
  assign _165_ = _164_ || (* src = "./core/riscv_decoder.v:62.22-90.56" *) _058_;
  assign _166_ = _165_ || (* src = "./core/riscv_decoder.v:62.22-91.53" *) _044_;
  assign _167_ = _166_ || (* src = "./core/riscv_decoder.v:62.22-92.56" *) _045_;
  assign _168_ = _167_ || (* src = "./core/riscv_decoder.v:62.22-93.56" *) _046_;
  assign _169_ = _168_ || (* src = "./core/riscv_decoder.v:62.22-94.56" *) _047_;
  assign _170_ = _169_ || (* src = "./core/riscv_decoder.v:62.22-95.56" *) _048_;
  assign _171_ = _170_ || (* src = "./core/riscv_decoder.v:62.22-96.56" *) _049_;
  assign _172_ = _171_ || (* src = "./core/riscv_decoder.v:62.22-97.54" *) _050_;
  assign _173_ = _172_ || (* src = "./core/riscv_decoder.v:62.22-98.56" *) _051_;
  assign _174_ = _173_ || (* src = "./core/riscv_decoder.v:62.22-99.56" *) _052_;
  assign _175_ = _174_ || (* src = "./core/riscv_decoder.v:62.22-100.58" *) _000_;
  assign _176_ = _175_ || (* src = "./core/riscv_decoder.v:62.22-101.62" *) _001_;
  assign _177_ = _176_ || (* src = "./core/riscv_decoder.v:62.22-102.62" *) _002_;
  assign _178_ = _177_ || (* src = "./core/riscv_decoder.v:62.22-103.56" *) _003_;
  assign _179_ = _178_ || (* src = "./core/riscv_decoder.v:62.22-104.56" *) _004_;
  assign _180_ = _179_ || (* src = "./core/riscv_decoder.v:62.22-105.56" *) _005_;
  assign _181_ = _180_ || (* src = "./core/riscv_decoder.v:62.22-106.56" *) _006_;
  assign _182_ = _181_ || (* src = "./core/riscv_decoder.v:62.22-107.56" *) _007_;
  assign _183_ = _182_ || (* src = "./core/riscv_decoder.v:62.22-108.56" *) _008_;
  assign _184_ = _183_ || (* src = "./core/riscv_decoder.v:62.22-109.64" *) _009_;
  assign _185_ = _184_ || (* src = "./core/riscv_decoder.v:62.22-110.53" *) _010_;
  assign _186_ = _185_ || (* src = "./core/riscv_decoder.v:62.22-111.56" *) _011_;
  assign _187_ = _186_ || (* src = "./core/riscv_decoder.v:62.22-112.64" *) _012_;
  assign _188_ = _187_ || (* src = "./core/riscv_decoder.v:62.22-113.82" *) _059_;
  assign _189_ = _188_ || (* src = "./core/riscv_decoder.v:62.22-114.82" *) _060_;
  assign _190_ = _189_ || (* src = "./core/riscv_decoder.v:62.22-115.82" *) _061_;
  assign _191_ = _190_ || (* src = "./core/riscv_decoder.v:62.22-116.82" *) _062_;
  assign _192_ = _191_ || (* src = "./core/riscv_decoder.v:62.22-117.82" *) _063_;
  assign _193_ = _192_ || (* src = "./core/riscv_decoder.v:62.22-118.82" *) _064_;
  assign _194_ = _193_ || (* src = "./core/riscv_decoder.v:62.22-119.82" *) _065_;
  assign _195_ = _194_ || (* src = "./core/riscv_decoder.v:62.22-120.82" *) _066_;
  assign _196_ = ~ (* src = "./core/riscv_decoder.v:62.20-120.83" *) _195_;
endmodule

(* hdlname = "\\riscv_divider" *)
(* src = "./core/riscv_divider.v:42.1-179.10" *)
module riscv_divider(clk_i, rst_i, opcode_valid_i, opcode_opcode_i, opcode_pc_i, opcode_invalid_i, opcode_rd_idx_i, opcode_ra_idx_i, opcode_rb_idx_i, opcode_ra_operand_i, opcode_rb_operand_i, writeback_valid_o, writeback_value_o, __MUX_procmux5357__WIRE_div_inst_q, __MUX_procmux5363__WIRE_div_complete_w, __MUX_procmux5366__WIRE_div_start_w, __MUX_procmux5371__WIRE_div_busy_q, \__MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y , \__MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y , \__MUX_ternary/core/riscv_dividerv157196__WIRE_invert_res_q , \__MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y 
, metaReset_riscv_divider);
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  wire _000_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  wire [31:0] _001_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  wire [62:0] _002_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  wire [31:0] _003_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  wire [31:0] _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  (* src = "./core/riscv_divider.v:129.23-129.128" *)
  wire _011_;
  (* src = "./core/riscv_divider.v:129.23-129.152" *)
  wire _012_;
  (* src = "./core/riscv_divider.v:130.23-130.99" *)
  wire _013_;
  (* src = "./core/riscv_divider.v:100.23-100.35" *)
  wire _014_;
  (* src = "./core/riscv_divider.v:129.22-130.100" *)
  wire _015_;
  (* src = "./core/riscv_divider.v:83.27-85.76" *)
  wire _016_;
  (* src = "./core/riscv_divider.v:129.77-129.127" *)
  wire _017_;
  (* src = "./core/riscv_divider.v:120.23-120.43" *)
  wire [31:0] _018_;
  (* src = "./core/riscv_divider.v:125.23-125.43" *)
  wire [31:0] _019_;
  (* src = "./core/riscv_divider.v:157.39-157.50" *)
  wire [31:0] _020_;
  (* src = "./core/riscv_divider.v:159.39-159.50" *)
  wire [31:0] _021_;
  (* src = "./core/riscv_divider.v:144.23-144.44" *)
  wire [31:0] _022_;
  wire _023_;
  wire [31:0] _024_;
  wire [31:0] _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [62:0] _029_;
  wire [62:0] _030_;
  wire [62:0] _031_;
  wire [31:0] _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  (* src = "./core/riscv_divider.v:100.25-100.34" *)
  wire _036_;
  (* src = "./core/riscv_divider.v:129.132-129.152" *)
  wire _037_;
  (* src = "./core/riscv_divider.v:143.23-143.51" *)
  wire [31:0] _038_;
  (* src = "./core/riscv_divider.v:157.24-157.63" *)
  wire [31:0] _039_;
  (* src = "./core/riscv_divider.v:159.24-159.63" *)
  wire [31:0] _040_;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  output __MUX_procmux5357__WIRE_div_inst_q;
  wire __MUX_procmux5357__WIRE_div_inst_q;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  output __MUX_procmux5363__WIRE_div_complete_w;
  wire __MUX_procmux5363__WIRE_div_complete_w;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  output __MUX_procmux5366__WIRE_div_start_w;
  wire __MUX_procmux5366__WIRE_div_start_w;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  output __MUX_procmux5371__WIRE_div_busy_q;
  wire __MUX_procmux5371__WIRE_div_busy_q;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  output \__MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y ;
  wire \__MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  output \__MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y ;
  wire \__MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  output \__MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y ;
  wire \__MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_divider = 32'd1 *)
  output \__MUX_ternary/core/riscv_dividerv157196__WIRE_invert_res_q ;
  wire \__MUX_ternary/core/riscv_dividerv157196__WIRE_invert_res_q ;
  (* src = "./core/riscv_divider.v:45.22-45.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_divider.v:96.12-96.22" *)
  reg div_busy_q;
  (* src = "./core/riscv_divider.v:100.6-100.20" *)
  wire div_complete_w;
  (* src = "./core/riscv_divider.v:95.12-95.22" *)
  reg div_inst_q;
  (* src = "./core/riscv_divider.v:89.6-89.21" *)
  wire div_operation_w;
  (* src = "./core/riscv_divider.v:83.6-83.20" *)
  wire div_rem_inst_w;
  (* src = "./core/riscv_divider.v:151.12-151.24" *)
  wire [31:0] div_result_r;
  (* src = "./core/riscv_divider.v:99.6-99.17" *)
  wire div_start_w;
  (* src = "./core/riscv_divider.v:91.12-91.22" *)
  reg [31:0] dividend_q;
  (* src = "./core/riscv_divider.v:92.12-92.21" *)
  reg [62:0] divisor_q;
  (* src = "./core/riscv_divider.v:78.6-78.16" *)
  wire inst_div_w;
  (* src = "./core/riscv_divider.v:79.6-79.17" *)
  wire inst_divu_w;
  (* src = "./core/riscv_divider.v:80.6-80.16" *)
  wire inst_rem_w;
  (* src = "./core/riscv_divider.v:81.6-81.17" *)
  wire inst_remu_w;
  (* src = "./core/riscv_divider.v:97.12-97.24" *)
  reg invert_res_q;
  (* meta_reset = 32'd1 *)
  input metaReset_riscv_divider;
  wire metaReset_riscv_divider;
  (* src = "./core/riscv_divider.v:50.22-50.38" *)
  input opcode_invalid_i;
  wire opcode_invalid_i;
  (* src = "./core/riscv_divider.v:48.22-48.37" *)
  input [31:0] opcode_opcode_i;
  wire [31:0] opcode_opcode_i;
  (* src = "./core/riscv_divider.v:49.22-49.33" *)
  input [31:0] opcode_pc_i;
  wire [31:0] opcode_pc_i;
  (* src = "./core/riscv_divider.v:52.22-52.37" *)
  input [4:0] opcode_ra_idx_i;
  wire [4:0] opcode_ra_idx_i;
  (* src = "./core/riscv_divider.v:54.22-54.41" *)
  input [31:0] opcode_ra_operand_i;
  wire [31:0] opcode_ra_operand_i;
  (* src = "./core/riscv_divider.v:53.22-53.37" *)
  input [4:0] opcode_rb_idx_i;
  wire [4:0] opcode_rb_idx_i;
  (* src = "./core/riscv_divider.v:55.22-55.41" *)
  input [31:0] opcode_rb_operand_i;
  wire [31:0] opcode_rb_operand_i;
  (* src = "./core/riscv_divider.v:51.22-51.37" *)
  input [4:0] opcode_rd_idx_i;
  wire [4:0] opcode_rd_idx_i;
  (* src = "./core/riscv_divider.v:47.22-47.36" *)
  input opcode_valid_i;
  wire opcode_valid_i;
  (* src = "./core/riscv_divider.v:94.12-94.20" *)
  reg [31:0] q_mask_q;
  (* src = "./core/riscv_divider.v:93.12-93.22" *)
  reg [31:0] quotient_q;
  (* src = "./core/riscv_divider.v:46.22-46.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_divider.v:88.6-88.24" *)
  wire signed_operation_w;
  (* src = "./core/riscv_divider.v:58.22-58.39" *)
  output writeback_valid_o;
  reg writeback_valid_o;
  (* src = "./core/riscv_divider.v:59.22-59.39" *)
  output [31:0] writeback_value_o;
  reg [31:0] writeback_value_o;
  assign div_complete_w = _014_ & (* src = "./core/riscv_divider.v:100.23-100.48" *) div_busy_q;
  assign div_start_w = opcode_valid_i & (* src = "./core/riscv_divider.v:99.23-99.54" *) div_rem_inst_w;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) invert_res_q <= 1'h0;
    else if (div_start_w) invert_res_q <= _015_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) div_busy_q <= 1'h0;
    else if (_005_) div_busy_q <= _000_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) div_inst_q <= 1'h0;
    else if (div_start_w) div_inst_q <= div_operation_w;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) q_mask_q <= 32'd0;
    else if (_009_) q_mask_q <= _003_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) quotient_q <= 32'd0;
    else if (_010_) quotient_q <= _004_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) divisor_q <= 63'h0000000000000000;
    else if (_009_) divisor_q <= _002_;
  (* src = "./core/riscv_divider.v:102.1-149.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) dividend_q <= 32'd0;
    else if (_010_) dividend_q <= _001_;
  (* src = "./core/riscv_divider.v:168.1-172.33" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) writeback_value_o <= 32'd0;
    else if (div_complete_w) writeback_value_o <= div_result_r;
  assign _005_ = | { div_complete_w, div_start_w };
  assign _006_ = | { div_complete_w, div_start_w, div_busy_q };
  assign _007_ = { div_complete_w, div_start_w } != 2'h2;
  assign _008_ = { \__MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y , div_complete_w, div_start_w, div_busy_q } != 4'h1;
  assign _009_ = & { _007_, _006_ };
  assign _010_ = & { _008_, _007_, _006_ };
  assign inst_div_w = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_divider.v:129.24-129.71" *) 17'h00633;
  assign inst_rem_w = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_divider.v:130.24-130.71" *) 17'h00733;
  assign inst_remu_w = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_divider.v:86.28-86.75" *) 17'h007b3;
  assign inst_divu_w = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_divider.v:89.81-89.128" *) 17'h006b3;
  assign \__MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y  = divisor_q <= (* src = "./core/riscv_divider.v:141.9-141.41" *) { 31'h00000000, dividend_q };
  assign \__MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y  = signed_operation_w && (* src = "./core/riscv_divider.v:119.9-119.54" *) opcode_ra_operand_i[31];
  assign \__MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y  = signed_operation_w && (* src = "./core/riscv_divider.v:124.9-124.54" *) opcode_rb_operand_i[31];
  assign _011_ = inst_div_w && (* src = "./core/riscv_divider.v:129.23-129.128" *) _017_;
  assign _012_ = _011_ && (* src = "./core/riscv_divider.v:129.23-129.152" *) _037_;
  assign _013_ = inst_rem_w && (* src = "./core/riscv_divider.v:130.23-130.99" *) opcode_ra_operand_i[31];
  assign _014_ = ! (* src = "./core/riscv_divider.v:100.23-100.35" *) _036_;
  assign _015_ = _012_ || (* src = "./core/riscv_divider.v:129.22-130.100" *) _013_;
  assign _016_ = div_operation_w || (* src = "./core/riscv_divider.v:83.27-85.76" *) inst_rem_w;
  assign div_rem_inst_w = _016_ || (* src = "./core/riscv_divider.v:83.27-86.76" *) inst_remu_w;
  assign signed_operation_w = inst_div_w || (* src = "./core/riscv_divider.v:88.27-88.129" *) inst_rem_w;
  assign div_operation_w = inst_div_w || (* src = "./core/riscv_divider.v:89.27-89.129" *) inst_divu_w;
  assign _017_ = opcode_ra_operand_i[31] != (* src = "./core/riscv_divider.v:129.77-129.127" *) opcode_rb_operand_i[31];
  assign _018_ = - (* src = "./core/riscv_divider.v:120.23-120.43" *) opcode_ra_operand_i;
  assign _019_ = - (* src = "./core/riscv_divider.v:125.23-125.43" *) opcode_rb_operand_i;
  assign _020_ = - (* src = "./core/riscv_divider.v:157.39-157.50" *) quotient_q;
  assign _021_ = - (* src = "./core/riscv_divider.v:159.39-159.50" *) dividend_q;
  assign _022_ = quotient_q | (* src = "./core/riscv_divider.v:144.23-144.44" *) q_mask_q;
  (* src = "./core/riscv_divider.v:162.1-166.31" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) writeback_valid_o <= 1'h0;
    else writeback_valid_o <= div_complete_w;
  assign div_result_r = div_inst_q ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:156.9-156.19|./core/riscv_divider.v:156.5-159.64" *) _039_ : _040_;
  assign _023_ = div_complete_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:135.10-135.24|./core/riscv_divider.v:135.6-149.4" *) 1'h0 : 1'hx;
  assign _000_ = div_start_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:113.10-113.21|./core/riscv_divider.v:113.6-149.4" *) 1'h1 : _023_;
  assign _024_ = div_busy_q ? (* src = "./core/riscv_divider.v:139.10-139.20|./core/riscv_divider.v:139.6-149.4" *) { 1'h0, q_mask_q[31:1] } : 32'hxxxxxxxx;
  assign _025_ = div_complete_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:135.10-135.24|./core/riscv_divider.v:135.6-149.4" *) 32'hxxxxxxxx : _024_;
  assign _003_ = div_start_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:113.10-113.21|./core/riscv_divider.v:113.6-149.4" *) 32'd2147483648 : _025_;
  assign _026_ = \__MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y  ? (* src = "./core/riscv_divider.v:141.9-141.41|./core/riscv_divider.v:141.5-145.8" *) _022_ : 32'hxxxxxxxx;
  assign _027_ = div_busy_q ? (* src = "./core/riscv_divider.v:139.10-139.20|./core/riscv_divider.v:139.6-149.4" *) _026_ : 32'hxxxxxxxx;
  assign _028_ = div_complete_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:135.10-135.24|./core/riscv_divider.v:135.6-149.4" *) 32'hxxxxxxxx : _027_;
  assign _004_ = div_start_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:113.10-113.21|./core/riscv_divider.v:113.6-149.4" *) 32'd0 : _028_;
  assign _029_ = div_busy_q ? (* src = "./core/riscv_divider.v:139.10-139.20|./core/riscv_divider.v:139.6-149.4" *) { 1'h0, divisor_q[62:1] } : 63'hxxxxxxxxxxxxxxxx;
  assign _030_ = div_complete_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:135.10-135.24|./core/riscv_divider.v:135.6-149.4" *) 63'hxxxxxxxxxxxxxxxx : _029_;
  assign _031_ = \__MUX_procmux5396__WIRE_logic_and/core/riscv_dividerv124179_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:124.9-124.54|./core/riscv_divider.v:124.5-127.51" *) { _019_, 31'h00000000 } : { opcode_rb_operand_i, 31'h00000000 };
  assign _002_ = div_start_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:113.10-113.21|./core/riscv_divider.v:113.6-149.4" *) _031_ : _030_;
  assign _032_ = \__MUX_procmux5379__WIRE_le/core/riscv_dividerv141191_Y  ? (* src = "./core/riscv_divider.v:141.9-141.41|./core/riscv_divider.v:141.5-145.8" *) _038_ : 32'hxxxxxxxx;
  assign _033_ = div_busy_q ? (* src = "./core/riscv_divider.v:139.10-139.20|./core/riscv_divider.v:139.6-149.4" *) _032_ : 32'hxxxxxxxx;
  assign _034_ = div_complete_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:135.10-135.24|./core/riscv_divider.v:135.6-149.4" *) 32'hxxxxxxxx : _033_;
  assign _035_ = \__MUX_procmux5409__WIRE_logic_and/core/riscv_dividerv119177_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:119.9-119.54|./core/riscv_divider.v:119.5-122.43" *) _018_ : opcode_ra_operand_i;
  assign _001_ = div_start_w ? (* full_case = 32'd1 *) (* src = "./core/riscv_divider.v:113.10-113.21|./core/riscv_divider.v:113.6-149.4" *) _035_ : _034_;
  assign _036_ = | (* src = "./core/riscv_divider.v:100.25-100.34" *) q_mask_q;
  assign _037_ = | (* src = "./core/riscv_divider.v:129.132-129.152" *) opcode_rb_operand_i;
  assign _038_ = dividend_q - (* src = "./core/riscv_divider.v:143.23-143.51" *) divisor_q[31:0];
  assign _039_ = invert_res_q ? (* src = "./core/riscv_divider.v:157.24-157.63" *) _020_ : quotient_q;
  assign _040_ = invert_res_q ? (* src = "./core/riscv_divider.v:159.24-159.63" *) _021_ : dividend_q;
  assign __MUX_procmux5371__WIRE_div_busy_q = div_busy_q;
  assign __MUX_procmux5366__WIRE_div_start_w = div_start_w;
  assign __MUX_procmux5363__WIRE_div_complete_w = div_complete_w;
  assign __MUX_procmux5357__WIRE_div_inst_q = div_inst_q;
  assign \__MUX_ternary/core/riscv_dividerv157196__WIRE_invert_res_q  = invert_res_q;
endmodule

(* hdlname = "\\riscv_exec" *)
(* src = "./core/riscv_exec.v:42.1-421.10" *)
module riscv_exec(clk_i, rst_i, opcode_valid_i, opcode_opcode_i, opcode_pc_i, opcode_invalid_i, opcode_rd_idx_i, opcode_ra_idx_i, opcode_rb_idx_i, opcode_ra_operand_i, opcode_rb_operand_i, hold_i, branch_request_o, branch_is_taken_o, branch_is_not_taken_o, branch_source_o, branch_is_call_o, branch_is_ret_o, branch_is_jmp_o, branch_pc_o, branch_d_request_o
, branch_d_pc_o, branch_d_priv_o, writeback_value_o, \__MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y , \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i , \__MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y , \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y , \__MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y , \__MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y , \__MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP , \__MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y , \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP , \__MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP , \__MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP , \riscv_alu-u_alu___MUX_procmux1703__WIRE_alu_b_i , \riscv_alu-u_alu___MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y , \__MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y 
, \__MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y , \riscv_alu-u_alu___MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y , \__MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y , \__MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y , \__MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y , \__MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y , \__MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y , \__MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y , \__MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP , \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 , \__MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y , \__MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 , \__MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 , \__MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y , \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL , \__MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y , \__MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y 
, \__MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y , \__MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y , \__MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y , \__MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y , \__MUX_ternary/core/riscv_execv399677__WIRE_branch_taken_r , \__MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y , \__MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y , \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w , metaReset_riscv_exec);
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _000_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _001_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _002_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _003_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _004_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _005_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _006_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _007_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _008_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _009_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _010_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _011_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _012_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _013_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _014_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _015_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _016_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _017_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _018_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _019_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _020_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _021_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _022_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _023_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _024_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _025_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _026_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _027_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _028_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _029_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _030_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _031_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _032_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _033_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _034_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _035_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _036_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _037_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _038_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _039_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _040_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _041_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _042_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _043_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _044_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _045_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _046_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire [31:0] _047_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _048_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _049_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _050_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _051_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _052_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _053_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _054_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _055_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _056_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _057_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _058_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _059_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _060_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _061_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _062_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _063_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _064_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _065_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _066_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _067_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _068_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _069_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _070_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _071_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _072_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _073_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _074_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _075_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _076_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _077_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _078_;
  (* src = "./core/riscv_exec.v:315.1-374.4" *)
  wire _079_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [3:0] _080_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _081_;
  (* src = "./core/riscv_exec.v:105.1-241.4" *)
  wire [31:0] _082_;
  (* src = "./core/riscv_exec.v:324.23-324.43" *)
  wire [31:0] _083_;
  (* src = "./core/riscv_exec.v:330.27-330.49" *)
  wire [31:0] _084_;
  (* src = "./core/riscv_exec.v:338.31-338.60" *)
  (* unused_bits = "0" *)
  wire [31:0] _085_;
  (* src = "./core/riscv_exec.v:399.60-399.79" *)
  wire [31:0] _086_;
  (* src = "./core/riscv_exec.v:397.37-397.68" *)
  wire _087_;
  (* src = "./core/riscv_exec.v:398.37-398.69" *)
  wire _088_;
  (* src = "./core/riscv_exec.v:331.28-331.51" *)
  wire _089_;
  (* src = "./core/riscv_exec.v:340.32-340.55" *)
  wire _090_;
  (* src = "./core/riscv_exec.v:340.59-340.81" *)
  wire _091_;
  (* src = "./core/riscv_exec.v:347.26-347.68" *)
  wire _092_;
  (* src = "./core/riscv_exec.v:372.26-372.68" *)
  wire _093_;
  (* src = "./core/riscv_exec.v:340.32-340.81" *)
  wire _094_;
  (* src = "./core/riscv_exec.v:341.31-341.73" *)
  wire _095_;
  (* src = "./core/riscv_exec.v:397.25-397.68" *)
  wire _096_;
  (* src = "./core/riscv_exec.v:398.25-398.69" *)
  wire _097_;
  (* src = "./core/riscv_exec.v:400.25-400.51" *)
  wire _098_;
  (* src = "./core/riscv_exec.v:400.25-400.68" *)
  wire _099_;
  (* src = "./core/riscv_exec.v:401.25-401.67" *)
  wire _100_;
  (* src = "./core/riscv_exec.v:402.25-402.67" *)
  wire _101_;
  (* src = "./core/riscv_exec.v:367.26-367.67" *)
  wire _102_;
  (* src = "./core/riscv_exec.v:352.26-352.68" *)
  wire _103_;
  (* src = "./core/riscv_exec.v:341.31-341.44" *)
  wire _104_;
  (* src = "./core/riscv_exec.v:342.31-342.62" *)
  wire _105_;
  (* src = "./core/riscv_exec.v:398.54-398.69" *)
  wire _106_;
  (* src = "./core/riscv_exec.v:342.33-342.61" *)
  wire _107_;
  (* src = "./core/riscv_exec.v:362.25-362.132" *)
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  (* src = "./core/riscv_exec.v:279.10-279.15" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _115_;
  (* src = "./core/riscv_exec.v:297.10-297.15" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _116_;
  (* src = "./core/riscv_exec.v:399.25-399.79" *)
  wire [31:0] _117_;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y ;
  wire \__MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y ;
  wire \__MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y ;
  wire \__MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y ;
  wire \__MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y ;
  wire \__MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y ;
  wire \__MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y ;
  wire \__MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y ;
  wire \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y ;
  wire \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y ;
  wire \__MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y ;
  wire \__MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y ;
  wire \__MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y ;
  wire \__MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y ;
  wire \__MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y ;
  wire \__MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y ;
  wire \__MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y ;
  wire \__MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y ;
  wire \__MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y ;
  wire \__MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y ;
  wire \__MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y ;
  wire \__MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y ;
  wire \__MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y ;
  wire \__MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y ;
  wire \__MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y ;
  wire \__MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y ;
  wire \__MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y ;
  wire \__MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y ;
  wire \__MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y ;
  wire \__MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y ;
  wire \__MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y ;
  wire \__MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_exec = 32'd1 *)
  output \__MUX_ternary/core/riscv_execv399677__WIRE_branch_taken_r ;
  wire \__MUX_ternary/core/riscv_execv399677__WIRE_branch_taken_r ;
  (* src = "./core/riscv_exec.v:101.12-101.22" *)
  wire [3:0] alu_func_r;
  (* src = "./core/riscv_exec.v:102.12-102.25" *)
  wire [31:0] alu_input_a_r;
  (* src = "./core/riscv_exec.v:103.12-103.25" *)
  wire [31:0] alu_input_b_r;
  (* src = "./core/riscv_exec.v:247.14-247.21" *)
  wire [31:0] alu_p_w;
  (* src = "./core/riscv_exec.v:311.12-311.25" *)
  wire branch_call_r;
  (* src = "./core/riscv_exec.v:68.22-68.35" *)
  output [31:0] branch_d_pc_o;
  wire [31:0] branch_d_pc_o;
  (* src = "./core/riscv_exec.v:69.22-69.37" *)
  output [1:0] branch_d_priv_o;
  wire [1:0] branch_d_priv_o;
  (* src = "./core/riscv_exec.v:67.22-67.40" *)
  output branch_d_request_o;
  wire branch_d_request_o;
  (* src = "./core/riscv_exec.v:63.22-63.38" *)
  output branch_is_call_o;
  reg branch_is_call_o;
  (* src = "./core/riscv_exec.v:65.22-65.37" *)
  output branch_is_jmp_o;
  reg branch_is_jmp_o;
  (* src = "./core/riscv_exec.v:61.22-61.43" *)
  output branch_is_not_taken_o;
  reg branch_is_not_taken_o;
  (* src = "./core/riscv_exec.v:64.22-64.37" *)
  output branch_is_ret_o;
  reg branch_is_ret_o;
  (* src = "./core/riscv_exec.v:60.22-60.39" *)
  output branch_is_taken_o;
  reg branch_is_taken_o;
  (* src = "./core/riscv_exec.v:313.12-313.24" *)
  wire branch_jmp_r;
  (* src = "./core/riscv_exec.v:66.22-66.33" *)
  output [31:0] branch_pc_o;
  reg [31:0] branch_pc_o;
  (* src = "./core/riscv_exec.v:308.12-308.20" *)
  wire branch_r;
  (* src = "./core/riscv_exec.v:59.22-59.38" *)
  output branch_request_o;
  wire branch_request_o;
  (* src = "./core/riscv_exec.v:312.12-312.24" *)
  wire branch_ret_r;
  (* src = "./core/riscv_exec.v:62.22-62.37" *)
  output [31:0] branch_source_o;
  reg [31:0] branch_source_o;
  (* src = "./core/riscv_exec.v:309.12-309.26" *)
  wire branch_taken_r;
  (* src = "./core/riscv_exec.v:45.22-45.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_exec.v:56.22-56.28" *)
  input hold_i;
  wire hold_i;
  (* meta_reset = 32'd1 *)
  input metaReset_riscv_exec;
  wire metaReset_riscv_exec;
  (* src = "./core/riscv_exec.v:50.22-50.38" *)
  input opcode_invalid_i;
  wire opcode_invalid_i;
  (* src = "./core/riscv_exec.v:48.22-48.37" *)
  input [31:0] opcode_opcode_i;
  wire [31:0] opcode_opcode_i;
  (* src = "./core/riscv_exec.v:49.22-49.33" *)
  input [31:0] opcode_pc_i;
  wire [31:0] opcode_pc_i;
  (* src = "./core/riscv_exec.v:52.22-52.37" *)
  input [4:0] opcode_ra_idx_i;
  wire [4:0] opcode_ra_idx_i;
  (* src = "./core/riscv_exec.v:54.22-54.41" *)
  input [31:0] opcode_ra_operand_i;
  wire [31:0] opcode_ra_operand_i;
  (* src = "./core/riscv_exec.v:53.22-53.37" *)
  input [4:0] opcode_rb_idx_i;
  wire [4:0] opcode_rb_idx_i;
  (* src = "./core/riscv_exec.v:55.22-55.41" *)
  input [31:0] opcode_rb_operand_i;
  wire [31:0] opcode_rb_operand_i;
  (* src = "./core/riscv_exec.v:51.22-51.37" *)
  input [4:0] opcode_rd_idx_i;
  wire [4:0] opcode_rd_idx_i;
  (* src = "./core/riscv_exec.v:47.22-47.36" *)
  input opcode_valid_i;
  wire opcode_valid_i;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 ;
  wire \riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y ;
  wire \riscv_alu-u_alu___MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_procmux1703__WIRE_alu_b_i ;
  wire \riscv_alu-u_alu___MUX_procmux1703__WIRE_alu_b_i ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y ;
  wire \riscv_alu-u_alu___MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y ;
  wire \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i ;
  wire \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i ;
  (* mux_wire = 32'd1 *)
  (* riscv_alu = 32'd1 *)
  output \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w ;
  wire \riscv_alu-u_alu___MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w ;
  (* src = "./core/riscv_exec.v:46.22-46.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_exec.v:70.22-70.39" *)
  output [31:0] writeback_value_o;
  reg [31:0] writeback_value_o;
  assign _083_ = opcode_pc_i + (* src = "./core/riscv_exec.v:324.23-324.43" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[7], opcode_opcode_i[30:25], opcode_opcode_i[11:8], 1'h0 };
  assign _084_ = opcode_pc_i + (* src = "./core/riscv_exec.v:330.27-330.49" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[19:12], opcode_opcode_i[20], opcode_opcode_i[30:21], 1'h0 };
  assign _085_ = opcode_ra_operand_i + (* src = "./core/riscv_exec.v:338.31-338.60" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:20] };
  assign _086_ = opcode_pc_i + (* src = "./core/riscv_exec.v:399.60-399.79" *) 32'd4;
  assign _087_ = opcode_valid_i & (* src = "./core/riscv_exec.v:397.37-397.68" *) branch_taken_r;
  assign _088_ = opcode_valid_i & (* src = "./core/riscv_exec.v:398.37-398.69" *) _106_;
  (* src = "./core/riscv_exec.v:261.1-265.25" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) writeback_value_o <= 32'd0;
    else if (!hold_i) writeback_value_o <= alu_p_w;
  (* src = "./core/riscv_exec.v:384.1-404.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_is_jmp_o <= 1'h0;
    else if (opcode_valid_i) branch_is_jmp_o <= _101_;
  (* src = "./core/riscv_exec.v:384.1-404.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_is_ret_o <= 1'h0;
    else if (opcode_valid_i) branch_is_ret_o <= _100_;
  (* src = "./core/riscv_exec.v:384.1-404.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_is_call_o <= 1'h0;
    else if (opcode_valid_i) branch_is_call_o <= _099_;
  (* src = "./core/riscv_exec.v:384.1-404.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_source_o <= 32'd0;
    else if (opcode_valid_i) branch_source_o <= opcode_pc_i;
  (* src = "./core/riscv_exec.v:384.1-404.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_pc_o <= 32'd0;
    else if (opcode_valid_i) branch_pc_o <= _117_;
  (* src = "./core/riscv_exec.v:384.1-404.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_is_not_taken_o <= 1'h0;
    else if (opcode_valid_i) branch_is_not_taken_o <= _097_;
  (* src = "./core/riscv_exec.v:384.1-404.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) branch_is_taken_o <= 1'h0;
    else if (opcode_valid_i) branch_is_taken_o <= _096_;
  assign \__MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:111.9-111.51" *) 17'h00033;
  assign \__MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:117.14-117.58" *) 17'h003b3;
  assign \__MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:123.14-123.58" *) 17'h00333;
  assign \__MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:129.14-129.58" *) 17'h000b3;
  assign \__MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:135.14-135.62" *) 17'h082b3;
  assign \__MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:141.14-141.58" *) 17'h002b3;
  assign \__MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:147.14-147.62" *) 17'h08033;
  assign \__MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:153.14-153.58" *) 17'h00233;
  assign \__MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:159.14-159.58" *) 17'h00133;
  assign \__MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:165.14-165.58" *) 17'h001b3;
  assign \__MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:171.14-171.52" *) 10'h013;
  assign \__MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:177.14-177.54" *) 10'h393;
  assign \__MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:183.14-183.54" *) 10'h113;
  assign \__MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:189.14-189.54" *) 10'h193;
  assign \__MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:195.14-195.54" *) 10'h313;
  assign \__MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:201.14-201.54" *) 10'h213;
  assign \__MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y  = { opcode_opcode_i[31:26], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:207.14-207.58" *) 16'h0093;
  assign \__MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y  = { opcode_opcode_i[31:26], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:213.14-213.58" *) 16'h0293;
  assign \__MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y  = { opcode_opcode_i[31:26], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:219.14-219.62" *) 16'h4293;
  assign \__MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y  = opcode_opcode_i[6:0] == (* src = "./core/riscv_exec.v:225.14-225.50" *) 7'h37;
  assign \__MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y  = opcode_opcode_i[6:0] == (* src = "./core/riscv_exec.v:229.14-229.50" *) 7'h17;
  assign \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  = opcode_opcode_i[6:0] == (* src = "./core/riscv_exec.v:326.9-326.45" *) 7'h6f;
  assign \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:334.14-334.52" *) 10'h067;
  assign _090_ = opcode_ra_idx_i == (* src = "./core/riscv_exec.v:340.32-340.55" *) 5'h01;
  assign _091_ = ! (* src = "./core/riscv_exec.v:340.59-340.81" *) opcode_opcode_i[31:20];
  assign _089_ = opcode_rd_idx_i == (* src = "./core/riscv_exec.v:341.49-341.72" *) 5'h01;
  assign \__MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:344.14-344.52" *) 10'h063;
  assign \__MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:349.14-349.54" *) 10'h0e3;
  assign \__MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:354.14-354.54" *) 10'h263;
  assign \__MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:359.14-359.54" *) 10'h2e3;
  assign _092_ = opcode_ra_operand_i == (* src = "./core/riscv_exec.v:362.89-362.131" *) opcode_rb_operand_i;
  assign \__MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:364.14-364.54" *) 10'h363;
  assign \__MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y  = { opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_exec.v:369.14-369.54" *) 10'h3e3;
  assign _093_ = opcode_ra_operand_i >= (* src = "./core/riscv_exec.v:372.26-372.68" *) opcode_rb_operand_i;
  assign _094_ = _090_ && (* src = "./core/riscv_exec.v:340.32-340.81" *) _091_;
  assign _095_ = _104_ && (* src = "./core/riscv_exec.v:341.31-341.73" *) _089_;
  assign _096_ = branch_r && (* src = "./core/riscv_exec.v:397.25-397.68" *) _087_;
  assign _097_ = branch_r && (* src = "./core/riscv_exec.v:398.25-398.69" *) _088_;
  assign _099_ = _098_ && (* src = "./core/riscv_exec.v:400.25-400.68" *) branch_call_r;
  assign _100_ = _098_ && (* src = "./core/riscv_exec.v:401.25-401.67" *) branch_ret_r;
  assign _101_ = _098_ && (* src = "./core/riscv_exec.v:402.25-402.67" *) branch_jmp_r;
  assign _098_ = branch_r && (* src = "./core/riscv_exec.v:415.30-415.56" *) opcode_valid_i;
  assign branch_d_request_o = _098_ && (* src = "./core/riscv_exec.v:415.30-415.74" *) branch_taken_r;
  assign \__MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y  = \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  || (* src = "./core/riscv_exec.v:235.14-235.96" *) \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y ;
  assign _102_ = opcode_ra_operand_i < (* src = "./core/riscv_exec.v:367.26-367.67" *) opcode_rb_operand_i;
  assign \__MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y  = opcode_ra_operand_i[31] != (* src = "./core/riscv_exec.v:298.9-298.23" *) opcode_rb_operand_i[31];
  assign _103_ = opcode_ra_operand_i != (* src = "./core/riscv_exec.v:352.26-352.68" *) opcode_rb_operand_i;
  assign _104_ = ~ (* src = "./core/riscv_exec.v:341.31-341.44" *) _094_;
  assign _105_ = ~ (* src = "./core/riscv_exec.v:342.31-342.62" *) _107_;
  assign _106_ = ~ (* src = "./core/riscv_exec.v:398.54-398.69" *) branch_taken_r;
  assign _107_ = _095_ | (* src = "./core/riscv_exec.v:342.33-342.61" *) _094_;
  assign _108_ = _074_ | (* src = "./core/riscv_exec.v:362.25-362.132" *) _092_;
  assign branch_request_o = branch_is_taken_o | (* src = "./core/riscv_exec.v:406.29-406.61" *) branch_is_not_taken_o;
  assign _079_ = \__MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:369.14-369.54|./core/riscv_exec.v:369.10-373.8" *) _093_ : 1'h0;
  assign _078_ = \__MUX_procmux1962__WIRE_eq/core/riscv_execv369668_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:369.14-369.54|./core/riscv_exec.v:369.10-373.8" *) 1'h1 : 1'h0;
  assign _073_ = \__MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:364.14-364.54|./core/riscv_exec.v:364.10-373.8" *) _102_ : _079_;
  assign _072_ = \__MUX_procmux2010__WIRE_eq/core/riscv_execv364665_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:364.14-364.54|./core/riscv_exec.v:364.10-373.8" *) 1'h1 : _078_;
  assign _109_ = \__MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:298.9-298.23|./core/riscv_exec.v:298.5-301.37" *) opcode_rb_operand_i[31] : _116_[31];
  assign _110_ = \__MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:359.14-359.54|./core/riscv_exec.v:359.10-373.8" *) _109_ : 1'hx;
  assign _111_ = \__MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:354.14-354.54|./core/riscv_exec.v:354.10-373.8" *) 1'hx : _110_;
  assign _112_ = \__MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:349.14-349.54|./core/riscv_exec.v:349.10-373.8" *) 1'hx : _111_;
  assign _113_ = \__MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:344.14-344.52|./core/riscv_exec.v:344.10-373.8" *) 1'hx : _112_;
  assign _114_ = \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:334.14-334.52|./core/riscv_exec.v:334.10-373.8" *) 1'hx : _113_;
  assign _074_ = \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:326.9-326.45|./core/riscv_exec.v:326.5-373.8" *) 1'hx : _114_;
  assign _067_ = \__MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:359.14-359.54|./core/riscv_exec.v:359.10-373.8" *) _108_ : _073_;
  assign _066_ = \__MUX_procmux2055__WIRE_eq/core/riscv_execv359654_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:359.14-359.54|./core/riscv_exec.v:359.10-373.8" *) 1'h1 : _072_;
  assign _068_ = \__MUX_procmux2053__WIRE_ne/core/riscv_execv280651_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:280.9-280.23|./core/riscv_exec.v:280.5-283.34" *) opcode_ra_operand_i[31] : _115_[31];
  assign _062_ = \__MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:354.14-354.54|./core/riscv_exec.v:354.10-373.8" *) _068_ : _067_;
  assign _061_ = \__MUX_procmux2058__WIRE_eq/core/riscv_execv354641_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:354.14-354.54|./core/riscv_exec.v:354.10-373.8" *) 1'h1 : _066_;
  assign _057_ = \__MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:349.14-349.54|./core/riscv_exec.v:349.10-373.8" *) _103_ : _062_;
  assign _056_ = \__MUX_procmux2061__WIRE_eq/core/riscv_execv349630_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:349.14-349.54|./core/riscv_exec.v:349.10-373.8" *) 1'h1 : _061_;
  assign _052_ = \__MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:344.14-344.52|./core/riscv_exec.v:344.10-373.8" *) _092_ : _057_;
  assign _051_ = \__MUX_procmux2064__WIRE_eq/core/riscv_execv344619_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:344.14-344.52|./core/riscv_exec.v:344.10-373.8" *) 1'h1 : _056_;
  assign _047_[31:1] = \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:334.14-334.52|./core/riscv_exec.v:334.10-373.8" *) _085_[31:1] : _083_[31:1];
  assign _042_ = \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:334.14-334.52|./core/riscv_exec.v:334.10-373.8" *) _095_ : 1'h0;
  assign _045_ = \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:334.14-334.52|./core/riscv_exec.v:334.10-373.8" *) _094_ : 1'h0;
  assign _043_ = \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:334.14-334.52|./core/riscv_exec.v:334.10-373.8" *) _105_ : 1'h0;
  assign _047_[0] = \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:334.14-334.52|./core/riscv_exec.v:334.10-373.8" *) 1'h0 : _083_[0];
  assign _046_ = \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:334.14-334.52|./core/riscv_exec.v:334.10-373.8" *) 1'h1 : _052_;
  assign _044_ = \__MUX_procmux2067__WIRE_eq/core/riscv_execv235573_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:334.14-334.52|./core/riscv_exec.v:334.10-373.8" *) 1'h1 : _051_;
  assign branch_jmp_r = \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:326.9-326.45|./core/riscv_exec.v:326.5-373.8" *) 1'h1 : _043_;
  assign branch_call_r = \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:326.9-326.45|./core/riscv_exec.v:326.5-373.8" *) _089_ : _042_;
  assign branch_d_pc_o = \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:326.9-326.45|./core/riscv_exec.v:326.5-373.8" *) _084_ : _047_;
  assign branch_taken_r = \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:326.9-326.45|./core/riscv_exec.v:326.5-373.8" *) 1'h1 : _046_;
  assign branch_r = \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:326.9-326.45|./core/riscv_exec.v:326.5-373.8" *) 1'h1 : _044_;
  assign branch_ret_r = \__MUX_procmux2070__WIRE_eq/core/riscv_execv235571_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:326.9-326.45|./core/riscv_exec.v:326.5-373.8" *) 1'h0 : _045_;
  assign _038_ = \__MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:235.14-235.96|./core/riscv_exec.v:235.10-240.8" *) 32'd4 : 32'd0;
  assign _037_ = \__MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:235.14-235.96|./core/riscv_exec.v:235.10-240.8" *) opcode_pc_i : 32'd0;
  assign _036_ = \__MUX_procmux2693__WIRE_logic_or/core/riscv_execv235574_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:235.14-235.96|./core/riscv_exec.v:235.10-240.8" *) 4'h4 : 4'h0;
  assign _035_ = \__MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:229.14-229.50|./core/riscv_exec.v:229.10-240.8" *) { opcode_opcode_i[31:12], 12'h000 } : _038_;
  assign _034_ = \__MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:229.14-229.50|./core/riscv_exec.v:229.10-240.8" *) opcode_pc_i : _037_;
  assign _033_ = \__MUX_procmux2891__WIRE_eq/core/riscv_execv229569_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:229.14-229.50|./core/riscv_exec.v:229.10-240.8" *) 4'h4 : _036_;
  assign _031_ = \__MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:225.14-225.50|./core/riscv_exec.v:225.10-240.8" *) { opcode_opcode_i[31:12], 12'h000 } : _034_;
  assign _032_ = \__MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:225.14-225.50|./core/riscv_exec.v:225.10-240.8" *) 32'd0 : _035_;
  assign _030_ = \__MUX_procmux3080__WIRE_eq/core/riscv_execv225567_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:225.14-225.50|./core/riscv_exec.v:225.10-240.8" *) 4'h0 : _033_;
  assign _029_ = \__MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:219.14-219.62|./core/riscv_exec.v:219.10-240.8" *) { 27'h0000000, opcode_opcode_i[24:20] } : _032_;
  assign _028_ = \__MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:219.14-219.62|./core/riscv_exec.v:219.10-240.8" *) opcode_ra_operand_i : _031_;
  assign _027_ = \__MUX_procmux3260__WIRE_eq/core/riscv_execv219565_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:219.14-219.62|./core/riscv_exec.v:219.10-240.8" *) 4'h3 : _030_;
  assign _026_ = \__MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:213.14-213.58|./core/riscv_exec.v:213.10-240.8" *) { 27'h0000000, opcode_opcode_i[24:20] } : _029_;
  assign _025_ = \__MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:213.14-213.58|./core/riscv_exec.v:213.10-240.8" *) opcode_ra_operand_i : _028_;
  assign _024_ = \__MUX_procmux3431__WIRE_eq/core/riscv_execv213563_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:213.14-213.58|./core/riscv_exec.v:213.10-240.8" *) 4'h2 : _027_;
  assign _023_ = \__MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:207.14-207.58|./core/riscv_exec.v:207.10-240.8" *) { 27'h0000000, opcode_opcode_i[24:20] } : _026_;
  assign _022_ = \__MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:207.14-207.58|./core/riscv_exec.v:207.10-240.8" *) opcode_ra_operand_i : _025_;
  assign _021_ = \__MUX_procmux3593__WIRE_eq/core/riscv_execv207561_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:207.14-207.58|./core/riscv_exec.v:207.10-240.8" *) 4'h1 : _024_;
  assign _020_ = \__MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:201.14-201.54|./core/riscv_exec.v:201.10-240.8" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:20] } : _023_;
  assign _019_ = \__MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:201.14-201.54|./core/riscv_exec.v:201.10-240.8" *) opcode_ra_operand_i : _022_;
  assign _018_ = \__MUX_procmux3746__WIRE_eq/core/riscv_execv201559_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:201.14-201.54|./core/riscv_exec.v:201.10-240.8" *) 4'h9 : _021_;
  assign _017_ = \__MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:195.14-195.54|./core/riscv_exec.v:195.10-240.8" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:20] } : _020_;
  assign _016_ = \__MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:195.14-195.54|./core/riscv_exec.v:195.10-240.8" *) opcode_ra_operand_i : _019_;
  assign _015_ = \__MUX_procmux3890__WIRE_eq/core/riscv_execv195557_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:195.14-195.54|./core/riscv_exec.v:195.10-240.8" *) 4'h8 : _018_;
  assign _014_ = \__MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:189.14-189.54|./core/riscv_exec.v:189.10-240.8" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:20] } : _017_;
  assign _013_ = \__MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:189.14-189.54|./core/riscv_exec.v:189.10-240.8" *) opcode_ra_operand_i : _016_;
  assign _012_ = \__MUX_procmux4025__WIRE_eq/core/riscv_execv189555_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:189.14-189.54|./core/riscv_exec.v:189.10-240.8" *) 4'ha : _015_;
  assign _011_ = \__MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:183.14-183.54|./core/riscv_exec.v:183.10-240.8" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:20] } : _014_;
  assign _010_ = \__MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:183.14-183.54|./core/riscv_exec.v:183.10-240.8" *) opcode_ra_operand_i : _013_;
  assign _009_ = \__MUX_procmux4151__WIRE_eq/core/riscv_execv183553_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:183.14-183.54|./core/riscv_exec.v:183.10-240.8" *) 4'hb : _012_;
  assign _008_ = \__MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:177.14-177.54|./core/riscv_exec.v:177.10-240.8" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:20] } : _011_;
  assign _007_ = \__MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:177.14-177.54|./core/riscv_exec.v:177.10-240.8" *) opcode_ra_operand_i : _010_;
  assign _006_ = \__MUX_procmux4268__WIRE_eq/core/riscv_execv177551_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:177.14-177.54|./core/riscv_exec.v:177.10-240.8" *) 4'h7 : _009_;
  assign _005_ = \__MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:171.14-171.52|./core/riscv_exec.v:171.10-240.8" *) { opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31], opcode_opcode_i[31:20] } : _008_;
  assign _004_ = \__MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:171.14-171.52|./core/riscv_exec.v:171.10-240.8" *) opcode_ra_operand_i : _007_;
  assign _003_ = \__MUX_procmux4376__WIRE_eq/core/riscv_execv171549_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:171.14-171.52|./core/riscv_exec.v:171.10-240.8" *) 4'h4 : _006_;
  assign _002_ = \__MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:165.14-165.58|./core/riscv_exec.v:165.10-240.8" *) opcode_rb_operand_i : _005_;
  assign _001_ = \__MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:165.14-165.58|./core/riscv_exec.v:165.10-240.8" *) opcode_ra_operand_i : _004_;
  assign _000_ = \__MUX_procmux4475__WIRE_eq/core/riscv_execv165547_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:165.14-165.58|./core/riscv_exec.v:165.10-240.8" *) 4'ha : _003_;
  assign _082_ = \__MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:159.14-159.58|./core/riscv_exec.v:159.10-240.8" *) opcode_rb_operand_i : _002_;
  assign _081_ = \__MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:159.14-159.58|./core/riscv_exec.v:159.10-240.8" *) opcode_ra_operand_i : _001_;
  assign _080_ = \__MUX_procmux4565__WIRE_eq/core/riscv_execv159545_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:159.14-159.58|./core/riscv_exec.v:159.10-240.8" *) 4'hb : _000_;
  assign _077_ = \__MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:153.14-153.58|./core/riscv_exec.v:153.10-240.8" *) opcode_rb_operand_i : _082_;
  assign _076_ = \__MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:153.14-153.58|./core/riscv_exec.v:153.10-240.8" *) opcode_ra_operand_i : _081_;
  assign _075_ = \__MUX_procmux4646__WIRE_eq/core/riscv_execv153543_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:153.14-153.58|./core/riscv_exec.v:153.10-240.8" *) 4'h9 : _080_;
  assign _071_ = \__MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:147.14-147.62|./core/riscv_exec.v:147.10-240.8" *) opcode_rb_operand_i : _077_;
  assign _070_ = \__MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:147.14-147.62|./core/riscv_exec.v:147.10-240.8" *) opcode_ra_operand_i : _076_;
  assign _069_ = \__MUX_procmux4718__WIRE_eq/core/riscv_execv147541_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:147.14-147.62|./core/riscv_exec.v:147.10-240.8" *) 4'h6 : _075_;
  assign _065_ = \__MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:141.14-141.58|./core/riscv_exec.v:141.10-240.8" *) opcode_rb_operand_i : _071_;
  assign _064_ = \__MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:141.14-141.58|./core/riscv_exec.v:141.10-240.8" *) opcode_ra_operand_i : _070_;
  assign _063_ = \__MUX_procmux4781__WIRE_eq/core/riscv_execv141539_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:141.14-141.58|./core/riscv_exec.v:141.10-240.8" *) 4'h2 : _069_;
  assign _060_ = \__MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:135.14-135.62|./core/riscv_exec.v:135.10-240.8" *) opcode_rb_operand_i : _065_;
  assign _059_ = \__MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:135.14-135.62|./core/riscv_exec.v:135.10-240.8" *) opcode_ra_operand_i : _064_;
  assign _058_ = \__MUX_procmux4835__WIRE_eq/core/riscv_execv135537_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:135.14-135.62|./core/riscv_exec.v:135.10-240.8" *) 4'h3 : _063_;
  assign _055_ = \__MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:129.14-129.58|./core/riscv_exec.v:129.10-240.8" *) opcode_rb_operand_i : _060_;
  assign _054_ = \__MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:129.14-129.58|./core/riscv_exec.v:129.10-240.8" *) opcode_ra_operand_i : _059_;
  assign _053_ = \__MUX_procmux4880__WIRE_eq/core/riscv_execv129535_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:129.14-129.58|./core/riscv_exec.v:129.10-240.8" *) 4'h1 : _058_;
  assign _050_ = \__MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:123.14-123.58|./core/riscv_exec.v:123.10-240.8" *) opcode_rb_operand_i : _055_;
  assign _049_ = \__MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:123.14-123.58|./core/riscv_exec.v:123.10-240.8" *) opcode_ra_operand_i : _054_;
  assign _048_ = \__MUX_procmux4916__WIRE_eq/core/riscv_execv123533_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:123.14-123.58|./core/riscv_exec.v:123.10-240.8" *) 4'h8 : _053_;
  assign _041_ = \__MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:117.14-117.58|./core/riscv_exec.v:117.10-240.8" *) opcode_rb_operand_i : _050_;
  assign _040_ = \__MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:117.14-117.58|./core/riscv_exec.v:117.10-240.8" *) opcode_ra_operand_i : _049_;
  assign _039_ = \__MUX_procmux4943__WIRE_eq/core/riscv_execv117531_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:117.14-117.58|./core/riscv_exec.v:117.10-240.8" *) 4'h7 : _048_;
  assign alu_input_b_r = \__MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:111.9-111.51|./core/riscv_exec.v:111.5-240.8" *) opcode_rb_operand_i : _041_;
  assign alu_input_a_r = \__MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:111.9-111.51|./core/riscv_exec.v:111.5-240.8" *) opcode_ra_operand_i : _040_;
  assign alu_func_r = \__MUX_procmux4961__WIRE_eq/core/riscv_execv111529_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_exec.v:111.9-111.51|./core/riscv_exec.v:111.5-240.8" *) 4'h4 : _039_;
  assign _115_ = opcode_ra_operand_i - (* src = "./core/riscv_exec.v:279.10-279.15" *) opcode_rb_operand_i;
  assign _116_ = opcode_rb_operand_i - (* src = "./core/riscv_exec.v:297.10-297.15" *) opcode_ra_operand_i;
  assign _117_ = branch_taken_r ? (* src = "./core/riscv_exec.v:399.25-399.79" *) branch_d_pc_o : _086_;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/riscv_exec.v:249.1-255.2" *)
  riscv_alu u_alu (
    .__MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7870__WIRE_procmux1693_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7872__WIRE_procmux1847_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7874__WIRE_procmux1846_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7878__WIRE_autortlilcc2430Or7877 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7880__WIRE_procmux1849_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7882__WIRE_procmux1785_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7884__WIRE_procmux1706_CTRL ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7888__WIRE_autortlilcc2430Or7887 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891(\riscv_alu-u_alu___MUX_autopmuxtreecc65recursive_mux_generator7892__WIRE_autortlilcc2403ReduceOr7891 ),
    .\__MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y (\riscv_alu-u_alu___MUX_procmux1690__WIRE_ne/core/riscv_aluv193708_Y ),
    .__MUX_procmux1703__WIRE_alu_b_i(\riscv_alu-u_alu___MUX_procmux1703__WIRE_alu_b_i ),
    .\__MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y (\riscv_alu-u_alu___MUX_procmux1768__WIRE_logic_and/core/riscv_aluv128696_Y ),
    .\__MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y (\riscv_alu-u_alu___MUX_ternary/core/riscv_aluv189707__WIRE_lt/core/riscv_aluv189706_Y ),
    .\__MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i (\riscv_alu-u_alu___MUX_ternary/core/riscv_aluv194709__WIRE_alu_a_i ),
    .\__MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w (\riscv_alu-u_alu___MUX_ternary/core/riscv_aluv196710__WIRE_sub_res_w ),
    .alu_a_i(alu_input_a_r),
    .alu_b_i(alu_input_b_r),
    .alu_op_i(alu_func_r),
    .alu_p_o(alu_p_w),
    .metaReset_riscv_alu(metaReset_riscv_exec)
  );
  assign \__MUX_ternary/core/riscv_execv399677__WIRE_branch_taken_r  = branch_taken_r;
  assign branch_d_priv_o = 2'h0;
endmodule

(* hdlname = "\\riscv_multiplier" *)
(* src = "./core/riscv_multiplier.v:42.1-161.10" *)
module riscv_multiplier(clk_i, rst_i, opcode_valid_i, opcode_opcode_i, opcode_pc_i, opcode_invalid_i, opcode_rd_idx_i, opcode_ra_idx_i, opcode_rb_idx_i, opcode_ra_operand_i, opcode_rb_operand_i, hold_i, writeback_value_o, \__MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y , \__MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y , \__MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y , \__MUX_ternary/core/riscv_multiplierv143229__WIRE_mulhi_sel_e1_q , metaReset_riscv_multiplier);
  (* src = "./core/riscv_multiplier.v:95.1-103.4" *)
  wire [32:0] _00_;
  (* src = "./core/riscv_multiplier.v:105.1-113.4" *)
  wire [32:0] _01_;
  (* src = "./core/riscv_multiplier.v:130.25-130.72" *)
  wire _02_;
  (* src = "./core/riscv_multiplier.v:92.24-92.71" *)
  wire _03_;
  (* src = "./core/riscv_multiplier.v:89.23-90.72" *)
  wire _04_;
  (* src = "./core/riscv_multiplier.v:89.23-91.72" *)
  wire _05_;
  (* src = "./core/riscv_multiplier.v:130.23-130.73" *)
  wire _06_;
  wire _07_;
  wire [32:0] _08_;
  wire [32:0] _09_;
  (* mux_wire = 32'd1 *)
  (* riscv_multiplier = 32'd1 *)
  output \__MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y ;
  wire \__MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_multiplier = 32'd1 *)
  output \__MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y ;
  wire \__MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_multiplier = 32'd1 *)
  output \__MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y ;
  wire \__MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y ;
  (* mux_wire = 32'd1 *)
  (* riscv_multiplier = 32'd1 *)
  output \__MUX_ternary/core/riscv_multiplierv143229__WIRE_mulhi_sel_e1_q ;
  wire \__MUX_ternary/core/riscv_multiplierv143229__WIRE_mulhi_sel_e1_q ;
  (* src = "./core/riscv_multiplier.v:45.22-45.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./core/riscv_multiplier.v:56.22-56.28" *)
  input hold_i;
  wire hold_i;
  (* meta_reset = 32'd1 *)
  input metaReset_riscv_multiplier;
  wire metaReset_riscv_multiplier;
  (* src = "./core/riscv_multiplier.v:79.14-79.28" *)
  reg mulhi_sel_e1_q;
  (* src = "./core/riscv_multiplier.v:89.6-89.17" *)
  wire mult_inst_w;
  (* src = "./core/riscv_multiplier.v:84.14-84.27" *)
  (* unused_bits = "64" *)
  wire [64:0] mult_result_w;
  (* src = "./core/riscv_multiplier.v:50.22-50.38" *)
  input opcode_invalid_i;
  wire opcode_invalid_i;
  (* src = "./core/riscv_multiplier.v:48.22-48.37" *)
  input [31:0] opcode_opcode_i;
  wire [31:0] opcode_opcode_i;
  (* src = "./core/riscv_multiplier.v:49.22-49.33" *)
  input [31:0] opcode_pc_i;
  wire [31:0] opcode_pc_i;
  (* src = "./core/riscv_multiplier.v:52.22-52.37" *)
  input [4:0] opcode_ra_idx_i;
  wire [4:0] opcode_ra_idx_i;
  (* src = "./core/riscv_multiplier.v:54.22-54.41" *)
  input [31:0] opcode_ra_operand_i;
  wire [31:0] opcode_ra_operand_i;
  (* src = "./core/riscv_multiplier.v:53.22-53.37" *)
  input [4:0] opcode_rb_idx_i;
  wire [4:0] opcode_rb_idx_i;
  (* src = "./core/riscv_multiplier.v:55.22-55.41" *)
  input [31:0] opcode_rb_operand_i;
  wire [31:0] opcode_rb_operand_i;
  (* src = "./core/riscv_multiplier.v:51.22-51.37" *)
  input [4:0] opcode_rd_idx_i;
  wire [4:0] opcode_rd_idx_i;
  (* src = "./core/riscv_multiplier.v:47.22-47.36" *)
  input opcode_valid_i;
  wire opcode_valid_i;
  (* src = "./core/riscv_multiplier.v:77.14-77.28" *)
  reg [32:0] operand_a_e1_q;
  (* src = "./core/riscv_multiplier.v:86.14-86.25" *)
  wire [32:0] operand_a_r;
  (* src = "./core/riscv_multiplier.v:78.14-78.28" *)
  reg [32:0] operand_b_e1_q;
  (* src = "./core/riscv_multiplier.v:85.14-85.25" *)
  wire [32:0] operand_b_r;
  (* src = "./core/riscv_multiplier.v:87.14-87.22" *)
  wire [31:0] result_r;
  (* src = "./core/riscv_multiplier.v:46.22-46.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./core/riscv_multiplier.v:59.22-59.39" *)
  output [31:0] writeback_value_o;
  reg [31:0] writeback_value_o;
  (* src = "./core/riscv_multiplier.v:117.1-137.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) mulhi_sel_e1_q <= 1'h0;
    else if (!hold_i) mulhi_sel_e1_q <= _07_;
  (* src = "./core/riscv_multiplier.v:117.1-137.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) operand_b_e1_q <= 33'h000000000;
    else if (!hold_i) operand_b_e1_q <= _08_;
  (* src = "./core/riscv_multiplier.v:117.1-137.4" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) operand_a_e1_q <= 33'h000000000;
    else if (!hold_i) operand_a_e1_q <= _09_;
  (* src = "./core/riscv_multiplier.v:146.1-150.29" *)
  always_ff @(posedge clk_i, posedge rst_i)
    if (rst_i) writeback_value_o <= 32'd0;
    else if (!hold_i) writeback_value_o <= result_r;
  assign \__MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_multiplier.v:107.9-107.56" *) 17'h00533;
  assign \__MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y  = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_multiplier.v:109.14-109.61" *) 17'h004b3;
  assign _02_ = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_multiplier.v:130.25-130.72" *) 17'h00433;
  assign _03_ = { opcode_opcode_i[31:25], opcode_opcode_i[14:12], opcode_opcode_i[6:0] } == (* src = "./core/riscv_multiplier.v:92.24-92.71" *) 17'h005b3;
  assign \__MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y  = opcode_valid_i && (* src = "./core/riscv_multiplier.v:126.10-126.39" *) mult_inst_w;
  assign _04_ = _02_ || (* src = "./core/riscv_multiplier.v:89.23-90.72" *) \__MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y ;
  assign _05_ = _04_ || (* src = "./core/riscv_multiplier.v:89.23-91.72" *) \__MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y ;
  assign mult_inst_w = _05_ || (* src = "./core/riscv_multiplier.v:89.23-92.72" *) _03_;
  assign mult_result_w = { operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q[32], operand_a_e1_q } * (* src = "./core/riscv_multiplier.v:139.24-139.113" *) { operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q[32], operand_b_e1_q };
  assign _06_ = ~ (* src = "./core/riscv_multiplier.v:130.23-130.73" *) _02_;
  assign _07_ = \__MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_multiplier.v:126.10-126.39|./core/riscv_multiplier.v:126.6-137.4" *) _06_ : 1'h0;
  assign _08_ = \__MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_multiplier.v:126.10-126.39|./core/riscv_multiplier.v:126.6-137.4" *) operand_b_r : 33'h000000000;
  assign _09_ = \__MUX_procmux5319__WIRE_logic_and/core/riscv_multiplierv126223_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_multiplier.v:126.10-126.39|./core/riscv_multiplier.v:126.6-137.4" *) operand_a_r : 33'h000000000;
  assign _01_ = \__MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_multiplier.v:109.14-109.61|./core/riscv_multiplier.v:109.10-112.57" *) { opcode_rb_operand_i[31], opcode_rb_operand_i } : { 1'h0, opcode_rb_operand_i };
  assign operand_b_r = \__MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_multiplier.v:107.9-107.56|./core/riscv_multiplier.v:107.5-112.57" *) { 1'h0, opcode_rb_operand_i } : _01_;
  assign _00_ = \__MUX_procmux5337__WIRE_eq/core/riscv_multiplierv109221_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_multiplier.v:99.14-99.61|./core/riscv_multiplier.v:99.10-102.57" *) { opcode_ra_operand_i[31], opcode_ra_operand_i } : { 1'h0, opcode_ra_operand_i };
  assign operand_a_r = \__MUX_procmux5343__WIRE_eq/core/riscv_multiplierv107219_Y  ? (* full_case = 32'd1 *) (* src = "./core/riscv_multiplier.v:97.9-97.56|./core/riscv_multiplier.v:97.5-102.57" *) { opcode_ra_operand_i[31], opcode_ra_operand_i } : _00_;
  assign result_r = mulhi_sel_e1_q ? (* src = "./core/riscv_multiplier.v:143.16-143.75" *) mult_result_w[63:32] : mult_result_w[31:0];
  assign \__MUX_ternary/core/riscv_multiplierv143229__WIRE_mulhi_sel_e1_q  = mulhi_sel_e1_q;
endmodule
