// Seed: 3455765579
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output tri0 id_7,
    input uwire id_8,
    output wand id_9
);
  logic id_11;
  wire  id_12;
endmodule
module module_1 #(
    parameter id_4 = 32'd9
) (
    output wire id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    input tri1 _id_4,
    input wor id_5,
    output uwire id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9,
    output wor id_10,
    output supply1 id_11,
    input wor id_12,
    input supply1 id_13,
    input tri id_14
    , id_21,
    output tri id_15,
    input tri1 id_16,
    input supply0 id_17,
    output wire id_18,
    input uwire id_19
);
  logic id_22;
  final $unsigned(26);
  ;
  assign id_22[id_4] = id_5;
  parameter id_23 = 1;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_1,
      id_18,
      id_9,
      id_19,
      id_3,
      id_11,
      id_17,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
