{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727717872849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727717872849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 11:37:52 2024 " "Processing started: Mon Sep 30 11:37:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727717872849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727717872849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tictac -c tictac --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off tictac -c tictac --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727717872849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727717873476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727717873476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgatestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaTestBench " "Found entity 1: vgaTestBench" {  } { { "vgaTestBench.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaTest " "Found entity 1: vgaTest" {  } { { "vgaTest.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valido_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file valido_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 valido_tb " "Found entity 1: valido_tb" {  } { { "valido_tb.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valido.sv 1 1 " "Found 1 design units, including 1 entities, in source file valido.sv" { { "Info" "ISGN_ENTITY_NAME" "1 valido " "Found entity 1: valido" {  } { { "valido.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tresenfila_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tresenfila_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TresenFila_tb " "Found entity 1: TresenFila_tb" {  } { { "TresenFila_tb.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tresenfila.sv 1 1 " "Found 1 design units, including 1 entities, in source file tresenfila.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TresenFila " "Found entity 1: TresenFila" {  } { { "TresenFila.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_Gato.sv(32) " "Verilog HDL information at FSM_Gato.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "FSM_Gato.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1727717883444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_Gato.sv(56) " "Verilog HDL information at FSM_Gato.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "FSM_Gato.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1727717883444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_gato.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_gato.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Gato " "Found entity 1: FSM_Gato" {  } { { "FSM_Gato.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer_tb " "Found entity 1: cronometer_tb" {  } { { "cronometer_tb.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file second_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_clk " "Found entity 1: second_clk" {  } { { "second_clk.v" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_clk/second_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file second_clk/second_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_clk_0002 " "Found entity 1: second_clk_0002" {  } { { "second_clk/second_clk_0002.v" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actualizar.sv 1 1 " "Found 1 design units, including 1 entities, in source file actualizar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 actualizar " "Found entity 1: actualizar" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_actualizar.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_actualizar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_actualizar " "Found entity 1: tb_actualizar" {  } { { "tb_actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/tb_actualizar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727717883482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727717883482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "actualizar " "Elaborating entity \"actualizar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727717883522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(23) " "Verilog HDL assignment warning at actualizar.sv(23): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(24) " "Verilog HDL assignment warning at actualizar.sv(24): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(25) " "Verilog HDL assignment warning at actualizar.sv(25): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(26) " "Verilog HDL assignment warning at actualizar.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(27) " "Verilog HDL assignment warning at actualizar.sv(27): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(28) " "Verilog HDL assignment warning at actualizar.sv(28): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(29) " "Verilog HDL assignment warning at actualizar.sv(29): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(30) " "Verilog HDL assignment warning at actualizar.sv(30): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 actualizar.sv(31) " "Verilog HDL assignment warning at actualizar.sv(31): truncated value with size 32 to match size of target (2)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[0\]\[0\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[0\]\[0\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[0\]\[0\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[0\]\[0\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[0\]\[1\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[0\]\[1\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[0\]\[1\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[0\]\[1\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[0\]\[2\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[0\]\[2\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[0\]\[2\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[0\]\[2\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[1\]\[0\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[1\]\[0\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[1\]\[0\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[1\]\[0\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[1\]\[1\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[1\]\[1\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[1\]\[1\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[1\]\[1\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[1\]\[2\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[1\]\[2\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[1\]\[2\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[1\]\[2\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[2\]\[0\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[2\]\[0\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[2\]\[0\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[2\]\[0\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[2\]\[1\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[2\]\[1\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[2\]\[1\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[2\]\[1\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[2\]\[2\]\[0\] actualizar.sv(15) " "Inferred latch for \"new_juego\[2\]\[2\]\[0\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_juego\[2\]\[2\]\[1\] actualizar.sv(15) " "Inferred latch for \"new_juego\[2\]\[2\]\[1\]\" at actualizar.sv(15)" {  } { { "actualizar.sv" "" { Text "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727717883522 "|actualizar"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_juego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_juego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727717883522 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_juego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_juego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727717883522 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_juego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_juego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727717883522 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_juego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_juego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727717883522 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "second_clk 16 " "Ignored 16 assignments for entity \"second_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity second_clk -sip second_clk.sip -library lib_second_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity second_clk -sip second_clk.sip -library lib_second_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727717883601 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity second_clk -sip second_clk.sip -library lib_second_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity second_clk -sip second_clk.sip -library lib_second_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727717883601 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity second_clk -sip second_clk.sip -library lib_second_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity second_clk -sip second_clk.sip -library lib_second_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727717883601 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1727717883601 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "second_clk_0002 317 " "Ignored 317 assignments for entity \"second_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1727717883601 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727717883601 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity vga_pll -sip vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727717883601 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727717883601 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1727717883601 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll_0002 317 " "Ignored 317 assignments for entity \"vga_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1727717883601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/output_files/tictac.map.smsg " "Generated suppressed messages file C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/output_files/tictac.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1727717883663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727717883679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 11:38:03 2024 " "Processing ended: Mon Sep 30 11:38:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727717883679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727717883679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727717883679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727717883679 ""}
