
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10144
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/top_level.vhdl:16]
	Parameter N bound to: 15 - type: integer 
	Parameter R bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/TEST1.srcs/sources_1/new/Instruction_Memory.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (1#1) [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/TEST1.srcs/sources_1/new/Instruction_Memory.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/TEST1.srcs/sources_1/new/Control.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/TEST1.srcs/sources_1/new/Control.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/TEST1.srcs/sources_1/new/Control.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ALUctr' [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/ALU.vhdl:21]
	Parameter N bound to: 15 - type: integer 
	Parameter R bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/ALU.vhdl:245]
INFO: [Synth 8-256] done synthesizing module 'ALUctr' (3#1) [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/ALU.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/Registers.vhdl:21]
	Parameter N bound to: 15 - type: integer 
	Parameter R bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registers' (4#1) [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/Registers.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/TEST1.srcs/sources_1/new/Data_Memory.vhd:15]
	Parameter N bound to: 15 - type: integer 
WARNING: [Synth 8-614] signal 'memory' is read in the process but is not in the sensitivity list [C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/TEST1.srcs/sources_1/new/Data_Memory.vhd:31]
