Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ALU_CU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_CU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_CU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ALU_CU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Windows\System32\SingleCycleDatapath\FA.vhd" into library work
Parsing entity <Full_Adder>.
Parsing architecture <bhv> of entity <full_adder>.
Parsing VHDL file "C:\Windows\System32\SingleCycleDatapath\SLT32.vhd" into library work
Parsing entity <SLT32>.
Parsing architecture <Behavioral> of entity <slt32>.
Parsing VHDL file "C:\Windows\System32\SingleCycleDatapath\OR32.vhd" into library work
Parsing entity <OR32>.
Parsing architecture <Behavioral> of entity <or32>.
Parsing VHDL file "C:\Windows\System32\SingleCycleDatapath\AND32.vhd" into library work
Parsing entity <AND32>.
Parsing architecture <Behavioral> of entity <and32>.
Parsing VHDL file "C:\Windows\System32\SingleCycleDatapath\AddSub32.vhd" into library work
Parsing entity <AddSub32>.
Parsing architecture <struct> of entity <addsub32>.
Parsing VHDL file "C:\Windows\System32\SingleCycleDatapath\ALU_CU.vhd" into library work
Parsing entity <ALU_CU>.
Parsing architecture <Behavioral> of entity <alu_cu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU_CU> (architecture <Behavioral>) from library <work>.

Elaborating entity <AND32> (architecture <Behavioral>) from library <work>.

Elaborating entity <OR32> (architecture <Behavioral>) from library <work>.

Elaborating entity <AddSub32> (architecture <struct>) from library <work>.

Elaborating entity <Full_Adder> (architecture <bhv>) from library <work>.

Elaborating entity <SLT32> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU_CU>.
    Related source file is "C:\Windows\System32\SingleCycleDatapath\ALU_CU.vhd".
INFO:Xst:3210 - "C:\Windows\System32\SingleCycleDatapath\ALU_CU.vhd" line 89: Output port <Cout> of the instance <S010> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Windows\System32\SingleCycleDatapath\ALU_CU.vhd" line 92: Output port <Cout> of the instance <S110> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <Results<3>>.
    Found 32-bit register for signal <Results<8>>.
    Found 32-bit register for signal <Output>.
    Found 32-bit 8-to-1 multiplexer for signal <Output[31]_Results[0][31]_mux_15_OUT> created at line 55.
    Found 32-bit 8-to-1 multiplexer for signal <Results[8][31]_Results[0][31]_mux_27_OUT> created at line 55.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ALU_CU> synthesized.

Synthesizing Unit <AND32>.
    Related source file is "C:\Windows\System32\SingleCycleDatapath\AND32.vhd".
    Summary:
	no macro.
Unit <AND32> synthesized.

Synthesizing Unit <OR32>.
    Related source file is "C:\Windows\System32\SingleCycleDatapath\OR32.vhd".
    Summary:
	no macro.
Unit <OR32> synthesized.

Synthesizing Unit <AddSub32>.
    Related source file is "C:\Windows\System32\SingleCycleDatapath\AddSub32.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <AddSub32> synthesized.

Synthesizing Unit <Full_Adder>.
    Related source file is "C:\Windows\System32\SingleCycleDatapath\FA.vhd".
    Summary:
Unit <Full_Adder> synthesized.

Synthesizing Unit <SLT32>.
    Related source file is "C:\Windows\System32\SingleCycleDatapath\SLT32.vhd".
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_1_o> created at line 40
    Summary:
	inferred   1 Comparator(s).
Unit <SLT32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 32-bit register                                       : 2
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 128
 1-bit xor2                                            : 128

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 128
 1-bit xor2                                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Output_0> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_0> 
INFO:Xst:2261 - The FF/Latch <Output_1> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_1> 
INFO:Xst:2261 - The FF/Latch <Output_2> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_2> 
INFO:Xst:2261 - The FF/Latch <Output_3> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_3> 
INFO:Xst:2261 - The FF/Latch <Output_4> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_4> 
INFO:Xst:2261 - The FF/Latch <Output_5> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_5> 
INFO:Xst:2261 - The FF/Latch <Output_6> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_6> 
INFO:Xst:2261 - The FF/Latch <Output_7> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_7> 
INFO:Xst:2261 - The FF/Latch <Output_8> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_8> 
INFO:Xst:2261 - The FF/Latch <Output_9> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_9> 
INFO:Xst:2261 - The FF/Latch <Output_10> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_10> 
INFO:Xst:2261 - The FF/Latch <Output_11> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_11> 
INFO:Xst:2261 - The FF/Latch <Output_12> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_12> 
INFO:Xst:2261 - The FF/Latch <Output_13> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_13> 
INFO:Xst:2261 - The FF/Latch <Output_14> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_14> 
INFO:Xst:2261 - The FF/Latch <Output_15> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_15> 
INFO:Xst:2261 - The FF/Latch <Output_20> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_20> 
INFO:Xst:2261 - The FF/Latch <Output_16> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_16> 
INFO:Xst:2261 - The FF/Latch <Output_21> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_21> 
INFO:Xst:2261 - The FF/Latch <Output_17> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_17> 
INFO:Xst:2261 - The FF/Latch <Output_22> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_22> 
INFO:Xst:2261 - The FF/Latch <Output_18> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_18> 
INFO:Xst:2261 - The FF/Latch <Output_23> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_23> 
INFO:Xst:2261 - The FF/Latch <Output_19> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_19> 
INFO:Xst:2261 - The FF/Latch <Output_24> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_24> 
INFO:Xst:2261 - The FF/Latch <Output_25> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_25> 
INFO:Xst:2261 - The FF/Latch <Output_30> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_30> 
INFO:Xst:2261 - The FF/Latch <Output_26> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_26> 
INFO:Xst:2261 - The FF/Latch <Output_31> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_31> 
INFO:Xst:2261 - The FF/Latch <Output_27> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_27> 
INFO:Xst:2261 - The FF/Latch <Output_28> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_28> 
INFO:Xst:2261 - The FF/Latch <Output_29> in Unit <ALU_CU> is equivalent to the following FF/Latch, which will be removed : <Results_8_29> 

Optimizing unit <ALU_CU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_CU, actual ratio is 0.
FlipFlop Output_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Output_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU_CU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 147
#      LUT2                        : 1
#      LUT3                        : 16
#      LUT4                        : 30
#      LUT5                        : 43
#      LUT6                        : 41
#      MUXCY                       : 15
#      VCC                         : 1
# FlipFlops/Latches                : 64
#      FD                          : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 100
#      IBUF                        : 67
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  126800     0%  
 Number of Slice LUTs:                  131  out of  63400     0%  
    Number used as Logic:               131  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      99  out of    131    75%  
   Number with an unused LUT:             0  out of    131     0%  
   Number of fully used LUT-FF pairs:    32  out of    131    24%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                 101  out of    210    48%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 8.623ns
   Maximum output required time after clock: 2.221ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4532 / 64
-------------------------------------------------------------------------
Offset:              8.623ns (Levels of Logic = 18)
  Source:            A<2> (PAD)
  Destination:       Output_31 (FF)
  Destination Clock: clk rising

  Data Path: A<2> to Output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.712  A_2_IBUF (A_2_IBUF)
     LUT6:I0->O            3   0.097   0.389  S110/GEN_FA[2].FA1/Cout1 (S110/C_s<2>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[4].FA1/Cout1 (S110/C_s<4>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[6].FA1/Cout1 (S110/C_s<6>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[8].FA1/Cout1 (S110/C_s<8>)
     LUT3:I1->O            2   0.097   0.384  S110/GEN_FA[9].FA1/Cout1 (S110/C_s<9>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[11].FA1/Cout1 (S110/C_s<11>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[13].FA1/Cout1 (S110/C_s<13>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[15].FA1/Cout1 (S110/C_s<15>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[17].FA1/Cout1 (S110/C_s<17>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[19].FA1/Cout1 (S110/C_s<19>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[21].FA1/Cout1 (S110/C_s<21>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[23].FA1/Cout1 (S110/C_s<23>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[25].FA1/Cout1 (S110/C_s<25>)
     LUT5:I3->O            3   0.097   0.389  S110/GEN_FA[27].FA1/Cout1 (S110/C_s<27>)
     LUT5:I3->O            2   0.097   0.516  S110/GEN_FA[29].FA1/Cout1 (S110/C_s<29>)
     LUT5:I2->O            1   0.097   0.295  Output[31]_Results[0][31]_mux_15_OUT<31>11 (Output[31]_Results[0][31]_mux_15_OUT<31>1)
     LUT6:I5->O            2   0.097   0.000  Output[31]_Results[0][31]_mux_15_OUT<31>1 (Output[31]_Results[0][31]_mux_15_OUT<31>)
     FD:D                      0.008          Output_31
    ----------------------------------------
    Total                      8.623ns (1.658ns logic, 6.965ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 33
-------------------------------------------------------------------------
Offset:              2.221ns (Levels of Logic = 3)
  Source:            Output_13 (FF)
  Destination:       Zflag (PAD)
  Source Clock:      clk rising

  Data Path: Output_13 to Zflag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.693  Output_13 (Output_13)
     LUT6:I0->O            1   0.097   0.693  Zflag<31>1 (Zflag<31>)
     LUT6:I0->O            1   0.097   0.279  Zflag<31>7 (Zflag_OBUF)
     OBUF:I->O                 0.000          Zflag_OBUF (Zflag)
    ----------------------------------------
    Total                      2.221ns (0.555ns logic, 1.666ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.57 secs
 
--> 

Total memory usage is 4639096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   34 (   0 filtered)

