# Vending_Machine
# ğŸ§¾ Vending Machine Design using Verilog HDL  
### Datapath + FSM Controller Architecture

## ğŸ“Œ Overview
This project implements a **coin-based vending machine** using **Verilog HDL** with a clean separation between **datapath** and **controller**.

The controller is implemented as a **Finite State Machine (FSM)**, while the datapath contains registers, multiplexers, arithmetic units, and a comparator.

---

## ğŸ¯ Features
- RTL design using **Verilog HDL**
- **FSM-based controller**
- Modular **datapath + controller** design
- Supports multiple coin denominations
- Parameterized item prices
- Fully verified using a testbench
- Interview-ready digital design project

---

## ğŸ§  Architecture

### Datapath Components
- **Registers**
  - `ITEM_REG`
  - `PRICE_REG`
  - `COIN_REG`
  - `BALANCE_REG`

- **Multiplexers**
  - `MUX_ITEM` â€“ selects item price
  - `MUX_COIN` â€“ selects coin value
  - `MUX_BAL` â€“ selects balance update path

- **Functional Units**
  - `ADDER` â€“ adds coin value to balance
  - `SUB` â€“ subtracts price from balance
  - `COMP` â€“ comparator (`LT`, `GT`, `EQ`)

ğŸ“· **Datapath Diagram**  
![Datapath](datapath.png)

---

## ğŸ§  Controller (FSM)
- Generates control signals:
  - `LD_ITEM`
  - `LD_PRICE`
  - `LD_COIN`
  - `ITEM_SEL`
  - `COIN_SEL`
- Uses comparator outputs (`LT`, `GT`, `EQ`) for state transitions

---

## ğŸ”„ Working Principle
1. User selects an item
2. Item price is loaded into `PRICE_REG`
3. User inserts valid coins
4. Balance is updated using the adder
5. Comparator checks balance vs price
6. Item is dispensed when balance â‰¥ price
7. Remaining balance is stored

---

## ğŸ§ª Simulation & Verification
- Verified using a custom Verilog testbench
- Only valid coin inputs are counted
- Balance and `done` signal verified

ğŸ“· **Simulation Waveform**  
![Waveform](waveform.png)

---

## ğŸ“ Project Structure
