<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.15.0" version="1.0">
This file is intended to be loaded by Logisim-evolution (https://github.com/reds-heig/logisim-evolution).
<lib desc="#Wiring" name="0"/>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2">
    <tool name="Multiplexer">
      <a name="enable" val="false"/>
    </tool>
    <tool name="Demultiplexer">
      <a name="enable" val="false"/>
    </tool>
  </lib>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4">
    <tool name="ROM">
      <a name="contents">addr/data: 8 8
0
</a>
    </tool>
  </lib>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#HDL-IP" name="7">
    <tool name="VHDL Entity">
      <a name="content">--------------------------------------------------------------------------------&#13;
-- HEIG-VD, institute REDS, 1400 Yverdon-les-Bains&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
library ieee;&#13;
  use ieee.std_logic_1164.all;&#13;
  --use ieee.numeric_std.all;&#13;
&#13;
entity VHDL_Component is&#13;
  port(&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert input ports below&#13;
    horloge_i  : in  std_logic;                    -- input bit example&#13;
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert output ports below&#13;
    max_o      : out std_logic;                    -- output bit example&#13;
    cpt_o      : out std_logic_vector(3 downto 0)  -- output vector example&#13;
    );&#13;
end VHDL_Component;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
architecture type_architecture of VHDL_Component is&#13;
&#13;
&#13;
begin&#13;
&#13;
&#13;
end type_architecture;&#13;
</a>
    </tool>
  </lib>
  <lib desc="#TCL" name="8">
    <tool name="TclGeneric">
      <a name="content">library ieee;&#13;
use ieee.std_logic_1164.all;&#13;
&#13;
entity TCL_Generic is&#13;
  port(&#13;
    --Insert input ports below&#13;
    horloge_i  : in  std_logic;                    -- input bit example&#13;
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example&#13;
&#13;
	  --Insert output ports below&#13;
    max_o      : out std_logic;                    -- output bit example&#13;
    cpt_o      : out std_logic_Vector(3 downto 0)  -- output vector example&#13;
  );&#13;
end TCL_Generic;&#13;
</a>
    </tool>
  </lib>
  <lib desc="#Base" name="9">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <lib desc="#BFH-Praktika" name="10"/>
  <lib desc="#Logisim ITA components" name="11"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
    <a name="tickmain" val="half_period"/>
  </options>
  <mappings>
    <tool lib="9" map="Button2" name="Menu Tool"/>
    <tool lib="9" map="Button3" name="Menu Tool"/>
    <tool lib="9" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="9" name="Poke Tool"/>
    <tool lib="9" name="Edit Tool"/>
    <tool lib="9" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="main">
    <a name="circuit" val="main"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif bold 16"/>
    <a name="circuitnamedbox" val="true"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="circuitvhdlpath" val=""/>
    <wire from="(970,850)" to="(1020,850)"/>
    <wire from="(860,740)" to="(910,740)"/>
    <wire from="(410,430)" to="(600,430)"/>
    <wire from="(900,780)" to="(900,790)"/>
    <wire from="(240,350)" to="(300,350)"/>
    <wire from="(440,740)" to="(490,740)"/>
    <wire from="(270,390)" to="(320,390)"/>
    <wire from="(970,760)" to="(1030,760)"/>
    <wire from="(1030,760)" to="(1090,760)"/>
    <wire from="(660,390)" to="(720,390)"/>
    <wire from="(480,660)" to="(600,660)"/>
    <wire from="(480,680)" to="(480,700)"/>
    <wire from="(780,890)" to="(800,890)"/>
    <wire from="(1090,710)" to="(1090,760)"/>
    <wire from="(320,390)" to="(410,390)"/>
    <wire from="(350,630)" to="(380,630)"/>
    <wire from="(320,680)" to="(350,680)"/>
    <wire from="(770,370)" to="(800,370)"/>
    <wire from="(610,630)" to="(1090,630)"/>
    <wire from="(300,590)" to="(300,700)"/>
    <wire from="(410,390)" to="(410,430)"/>
    <wire from="(770,850)" to="(800,850)"/>
    <wire from="(480,700)" to="(490,700)"/>
    <wire from="(730,720)" to="(800,720)"/>
    <wire from="(300,350)" to="(300,590)"/>
    <wire from="(300,760)" to="(380,760)"/>
    <wire from="(600,660)" to="(600,720)"/>
    <wire from="(350,630)" to="(350,680)"/>
    <wire from="(600,720)" to="(730,720)"/>
    <wire from="(900,780)" to="(910,780)"/>
    <wire from="(1090,630)" to="(1090,670)"/>
    <wire from="(480,680)" to="(610,680)"/>
    <wire from="(610,630)" to="(610,680)"/>
    <wire from="(860,870)" to="(910,870)"/>
    <wire from="(550,720)" to="(600,720)"/>
    <wire from="(900,790)" to="(1020,790)"/>
    <wire from="(440,610)" to="(490,610)"/>
    <wire from="(550,630)" to="(610,630)"/>
    <wire from="(480,650)" to="(480,660)"/>
    <wire from="(300,730)" to="(300,760)"/>
    <wire from="(900,810)" to="(900,830)"/>
    <wire from="(410,390)" to="(450,390)"/>
    <wire from="(510,390)" to="(600,390)"/>
    <wire from="(730,720)" to="(730,890)"/>
    <wire from="(770,760)" to="(770,800)"/>
    <wire from="(350,720)" to="(380,720)"/>
    <wire from="(320,390)" to="(320,680)"/>
    <wire from="(730,890)" to="(750,890)"/>
    <wire from="(510,350)" to="(720,350)"/>
    <wire from="(350,680)" to="(350,720)"/>
    <wire from="(300,350)" to="(450,350)"/>
    <wire from="(770,760)" to="(800,760)"/>
    <wire from="(900,810)" to="(1030,810)"/>
    <wire from="(480,650)" to="(490,650)"/>
    <wire from="(1020,790)" to="(1020,850)"/>
    <wire from="(1160,690)" to="(1190,690)"/>
    <wire from="(300,590)" to="(380,590)"/>
    <wire from="(900,830)" to="(910,830)"/>
    <wire from="(320,800)" to="(770,800)"/>
    <wire from="(1090,710)" to="(1110,710)"/>
    <wire from="(1090,670)" to="(1110,670)"/>
    <wire from="(320,680)" to="(320,800)"/>
    <wire from="(1030,760)" to="(1030,810)"/>
    <wire from="(770,800)" to="(770,850)"/>
    <comp lib="4" loc="(460,340)" name="D Flip-Flop"/>
    <comp lib="4" loc="(610,380)" name="D Flip-Flop"/>
    <comp lib="1" loc="(770,370)" name="AND Gate"/>
    <comp lib="0" loc="(800,370)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="1" loc="(440,610)" name="NAND Gate"/>
    <comp lib="1" loc="(550,630)" name="OR Gate">
      <a name="negate0" val="true"/>
      <a name="negate1" val="true"/>
    </comp>
    <comp lib="1" loc="(550,720)" name="OR Gate">
      <a name="negate0" val="true"/>
      <a name="negate1" val="true"/>
    </comp>
    <comp lib="1" loc="(440,740)" name="NAND Gate"/>
    <comp lib="0" loc="(270,390)" name="Clock"/>
    <comp lib="0" loc="(240,350)" name="Pin"/>
    <comp lib="1" loc="(300,730)" name="NOT Gate">
      <a name="facing" val="south"/>
    </comp>
    <comp lib="1" loc="(970,760)" name="OR Gate">
      <a name="negate0" val="true"/>
      <a name="negate1" val="true"/>
    </comp>
    <comp lib="1" loc="(970,850)" name="OR Gate">
      <a name="negate0" val="true"/>
      <a name="negate1" val="true"/>
    </comp>
    <comp lib="1" loc="(860,740)" name="NAND Gate"/>
    <comp lib="1" loc="(860,870)" name="NAND Gate"/>
    <comp lib="1" loc="(780,890)" name="NOT Gate"/>
    <comp lib="1" loc="(1160,690)" name="AND Gate"/>
    <comp lib="0" loc="(1190,690)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
  </circuit>
</project>
