
hcsr04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a924  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800aab8  0800aab8  0000bab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0d4  0800b0d4  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b0d4  0800b0d4  0000c0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0dc  0800b0dc  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0dc  0800b0dc  0000c0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b0e0  0800b0e0  0000c0e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b0e4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1d4  2**0
                  CONTENTS
 10 .bss          000005d8  200001d4  200001d4  0000d1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200007ac  200007ac  0000d1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e8dd  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021ca  00000000  00000000  0001bae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc0  00000000  00000000  0001dcb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000abe  00000000  00000000  0001ea70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000221ab  00000000  00000000  0001f52e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000108e1  00000000  00000000  000416d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd697  00000000  00000000  00051fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011f651  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f58  00000000  00000000  0011f694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  001245ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aa9c 	.word	0x0800aa9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800aa9c 	.word	0x0800aa9c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HC_SR04_Delay_Init>:
/**
  * @brief  Initialize microsecond delay timer
  * @param  htim: Timer handle for delay
  * @retval None
  */
void HC_SR04_Delay_Init(TIM_HandleTypeDef *htim) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    delay_timer = htim;
 8001028:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
    HAL_TIM_Base_Start(delay_timer);
 800102e:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f003 f9fc 	bl	8004430 <HAL_TIM_Base_Start>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200003d4 	.word	0x200003d4

08001044 <delay_us>:
/**
  * @brief  Microsecond delay function
  * @param  us: Delay time in microseconds
  * @retval None
  */
void delay_us(uint32_t us) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    if (delay_timer == NULL) return;
 800104c:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <delay_us+0x38>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00d      	beq.n	8001070 <delay_us+0x2c>
    __HAL_TIM_SET_COUNTER(delay_timer, 0);
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <delay_us+0x38>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(delay_timer) < us);
 800105e:	bf00      	nop
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <delay_us+0x38>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d8f8      	bhi.n	8001060 <delay_us+0x1c>
 800106e:	e000      	b.n	8001072 <delay_us+0x2e>
    if (delay_timer == NULL) return;
 8001070:	bf00      	nop
}
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	200003d4 	.word	0x200003d4

08001080 <Sensors_Pin_Init>:

/**
  * @brief  Initialize sensor pin mapping
  * @retval None
  */
static void Sensors_Pin_Init(void) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
    // Sensor 1: TIM1_CH1 (PE9) - Trig PE10
    sensors[0].htim = &htim1;
 8001086:	4b86      	ldr	r3, [pc, #536]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001088:	4a86      	ldr	r2, [pc, #536]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 800108a:	601a      	str	r2, [r3, #0]
    sensors[0].channel = TIM_CHANNEL_1;
 800108c:	4b84      	ldr	r3, [pc, #528]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
    sensors[0].TRIG_PORT = GPIOE;
 8001092:	4b83      	ldr	r3, [pc, #524]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001094:	4a84      	ldr	r2, [pc, #528]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 8001096:	609a      	str	r2, [r3, #8]
    sensors[0].TRIG_PIN = Trig_1_Pin;
 8001098:	4b81      	ldr	r3, [pc, #516]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800109a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800109e:	819a      	strh	r2, [r3, #12]
    sensors[0].name = "US1";
 80010a0:	4b7f      	ldr	r3, [pc, #508]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a2:	4a82      	ldr	r2, [pc, #520]	@ (80012ac <Sensors_Pin_Init+0x22c>)
 80010a4:	611a      	str	r2, [r3, #16]

    // Sensor 2: TIM1_CH2 (PE11) - Trig PE12
    sensors[1].htim = &htim1;
 80010a6:	4b7e      	ldr	r3, [pc, #504]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a8:	4a7e      	ldr	r2, [pc, #504]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    sensors[1].channel = TIM_CHANNEL_2;
 80010ac:	4b7c      	ldr	r3, [pc, #496]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ae:	2204      	movs	r2, #4
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40
    sensors[1].TRIG_PORT = GPIOE;
 80010b2:	4b7b      	ldr	r3, [pc, #492]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010b4:	4a7c      	ldr	r2, [pc, #496]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010b6:	645a      	str	r2, [r3, #68]	@ 0x44
    sensors[1].TRIG_PIN = Trig_2_Pin;
 80010b8:	4b79      	ldr	r3, [pc, #484]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010be:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    sensors[1].name = "US2";
 80010c2:	4b77      	ldr	r3, [pc, #476]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010c4:	4a7a      	ldr	r2, [pc, #488]	@ (80012b0 <Sensors_Pin_Init+0x230>)
 80010c6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Sensor 3: TIM1_CH3 (PE13) - Trig PE14
    sensors[2].htim = &htim1;
 80010c8:	4b75      	ldr	r3, [pc, #468]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ca:	4a76      	ldr	r2, [pc, #472]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010cc:	679a      	str	r2, [r3, #120]	@ 0x78
    sensors[2].channel = TIM_CHANNEL_3;
 80010ce:	4b74      	ldr	r3, [pc, #464]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d0:	2208      	movs	r2, #8
 80010d2:	67da      	str	r2, [r3, #124]	@ 0x7c
    sensors[2].TRIG_PORT = GPIOE;
 80010d4:	4b72      	ldr	r3, [pc, #456]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d6:	4a74      	ldr	r2, [pc, #464]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    sensors[2].TRIG_PIN = Trig_3_Pin;
 80010dc:	4b70      	ldr	r3, [pc, #448]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010e2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    sensors[2].name = "US3";
 80010e6:	4b6e      	ldr	r3, [pc, #440]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010e8:	4a72      	ldr	r2, [pc, #456]	@ (80012b4 <Sensors_Pin_Init+0x234>)
 80010ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    // Sensor 4: TIM1_CH4 (PA11) - Trig PA12
    sensors[3].htim = &htim1;
 80010ee:	4b6c      	ldr	r3, [pc, #432]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f0:	4a6c      	ldr	r2, [pc, #432]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010f2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    sensors[3].channel = TIM_CHANNEL_4;
 80010f6:	4b6a      	ldr	r3, [pc, #424]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f8:	220c      	movs	r2, #12
 80010fa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    sensors[3].TRIG_PORT = Trig_4_GPIO_Port;
 80010fe:	4b68      	ldr	r3, [pc, #416]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001100:	4a6d      	ldr	r2, [pc, #436]	@ (80012b8 <Sensors_Pin_Init+0x238>)
 8001102:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    sensors[3].TRIG_PIN = Trig_4_Pin;
 8001106:	4b66      	ldr	r3, [pc, #408]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001108:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800110c:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
    sensors[3].name = "US4";
 8001110:	4b63      	ldr	r3, [pc, #396]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001112:	4a6a      	ldr	r2, [pc, #424]	@ (80012bc <Sensors_Pin_Init+0x23c>)
 8001114:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    // Sensor 5: TIM8_CH4 (PC9) - Trig PD15
    sensors[4].htim = &htim8;
 8001118:	4b61      	ldr	r3, [pc, #388]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800111a:	4a69      	ldr	r2, [pc, #420]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800111c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    sensors[4].channel = TIM_CHANNEL_4;
 8001120:	4b5f      	ldr	r3, [pc, #380]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001122:	220c      	movs	r2, #12
 8001124:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    sensors[4].TRIG_PORT = GPIOD;
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800112a:	4a66      	ldr	r2, [pc, #408]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 800112c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    sensors[4].TRIG_PIN = Trig_5_Pin;
 8001130:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001132:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001136:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
    sensors[4].name = "US5";
 800113a:	4b59      	ldr	r3, [pc, #356]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800113c:	4a62      	ldr	r2, [pc, #392]	@ (80012c8 <Sensors_Pin_Init+0x248>)
 800113e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    // Sensor 6: TIM8_CH3 (PC8) - Trig PD14
    sensors[5].htim = &htim8;
 8001142:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001144:	4a5e      	ldr	r2, [pc, #376]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001146:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    sensors[5].channel = TIM_CHANNEL_3;
 800114a:	4b55      	ldr	r3, [pc, #340]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800114c:	2208      	movs	r2, #8
 800114e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    sensors[5].TRIG_PORT = GPIOD;
 8001152:	4b53      	ldr	r3, [pc, #332]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001154:	4a5b      	ldr	r2, [pc, #364]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001156:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    sensors[5].TRIG_PIN = Trig_6_Pin;
 800115a:	4b51      	ldr	r3, [pc, #324]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800115c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001160:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    sensors[5].name = "US6";
 8001164:	4b4e      	ldr	r3, [pc, #312]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001166:	4a59      	ldr	r2, [pc, #356]	@ (80012cc <Sensors_Pin_Init+0x24c>)
 8001168:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c

    // Sensor 7: TIM8_CH2 (PC7) - Trig PD13
    sensors[6].htim = &htim8;
 800116c:	4b4c      	ldr	r3, [pc, #304]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001170:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    sensors[6].channel = TIM_CHANNEL_2;
 8001174:	4b4a      	ldr	r3, [pc, #296]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001176:	2204      	movs	r2, #4
 8001178:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    sensors[6].TRIG_PORT = GPIOD;
 800117c:	4b48      	ldr	r3, [pc, #288]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800117e:	4a51      	ldr	r2, [pc, #324]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001180:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    sensors[6].TRIG_PIN = Trig_7_Pin;
 8001184:	4b46      	ldr	r3, [pc, #280]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001186:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800118a:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
    sensors[6].name = "US7";
 800118e:	4b44      	ldr	r3, [pc, #272]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001190:	4a4f      	ldr	r2, [pc, #316]	@ (80012d0 <Sensors_Pin_Init+0x250>)
 8001192:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178

    // Sensor 8: TIM8_CH1 (PC6) - Trig PD12
    sensors[7].htim = &htim8;
 8001196:	4b42      	ldr	r3, [pc, #264]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001198:	4a49      	ldr	r2, [pc, #292]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800119a:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
    sensors[7].channel = TIM_CHANNEL_1;
 800119e:	4b40      	ldr	r3, [pc, #256]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
    sensors[7].TRIG_PORT = GPIOD;
 80011a6:	4b3e      	ldr	r3, [pc, #248]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a8:	4a46      	ldr	r2, [pc, #280]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 80011aa:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
    sensors[7].TRIG_PIN = Trig_8_Pin;
 80011ae:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011b4:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0
    sensors[7].name = "US8";
 80011b8:	4b39      	ldr	r3, [pc, #228]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011ba:	4a46      	ldr	r2, [pc, #280]	@ (80012d4 <Sensors_Pin_Init+0x254>)
 80011bc:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4

    // Initialize all sensor variables
    for (int i = 0; i < NUM_SENSORS; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	e061      	b.n	800128a <Sensors_Pin_Init+0x20a>
        sensors[i].is_first_captured = false;
 80011c6:	4936      	ldr	r1, [pc, #216]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	1a9b      	subs	r3, r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	3320      	adds	r3, #32
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]
        sensors[i].is_captured = false;
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4613      	mov	r3, r2
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	1a9b      	subs	r3, r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	3321      	adds	r3, #33	@ 0x21
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
        sensors[i].difference = 0;
 80011ee:	492c      	ldr	r1, [pc, #176]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	331c      	adds	r3, #28
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
        sensors[i].distance = 0.0f;
 8001202:	4927      	ldr	r1, [pc, #156]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	3334      	adds	r3, #52	@ 0x34
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
        sensors[i].filtered_distance = 0.0f;
 8001218:	4921      	ldr	r1, [pc, #132]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4613      	mov	r3, r2
 800121e:	011b      	lsls	r3, r3, #4
 8001220:	1a9b      	subs	r3, r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	3338      	adds	r3, #56	@ 0x38
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
        sensors[i].buffer_index = 0;
 800122e:	491c      	ldr	r1, [pc, #112]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4613      	mov	r3, r2
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	1a9b      	subs	r3, r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	3330      	adds	r3, #48	@ 0x30
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
        sensors[i].buffer_full = false;
 8001242:	4917      	ldr	r1, [pc, #92]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	1a9b      	subs	r3, r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	440b      	add	r3, r1
 8001250:	3331      	adds	r3, #49	@ 0x31
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]

        for (int j = 0; j < FILTER_SIZE; j++) {
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	e010      	b.n	800127e <Sensors_Pin_Init+0x1fe>
            sensors[i].buffer[j] = 0.0f;
 800125c:	4910      	ldr	r1, [pc, #64]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	4613      	mov	r3, r2
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	1a9b      	subs	r3, r3, r2
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	4413      	add	r3, r2
 800126a:	3308      	adds	r3, #8
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	440b      	add	r3, r1
 8001270:	3304      	adds	r3, #4
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < FILTER_SIZE; j++) {
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	3301      	adds	r3, #1
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2b02      	cmp	r3, #2
 8001282:	ddeb      	ble.n	800125c <Sensors_Pin_Init+0x1dc>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b07      	cmp	r3, #7
 800128e:	dd9a      	ble.n	80011c6 <Sensors_Pin_Init+0x146>
        }
    }
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	200001f0 	.word	0x200001f0
 80012a4:	200003d8 	.word	0x200003d8
 80012a8:	40021000 	.word	0x40021000
 80012ac:	0800aab8 	.word	0x0800aab8
 80012b0:	0800aabc 	.word	0x0800aabc
 80012b4:	0800aac0 	.word	0x0800aac0
 80012b8:	40020000 	.word	0x40020000
 80012bc:	0800aac4 	.word	0x0800aac4
 80012c0:	200004f8 	.word	0x200004f8
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	0800aac8 	.word	0x0800aac8
 80012cc:	0800aacc 	.word	0x0800aacc
 80012d0:	0800aad0 	.word	0x0800aad0
 80012d4:	0800aad4 	.word	0x0800aad4

080012d8 <HC_SR04_Init>:

/**
  * @brief  Initialize all sensors and start input capture
  * @retval None
  */
void HC_SR04_Init(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
    // Initialize pin mapping
    Sensors_Pin_Init();
 80012dc:	f7ff fed0 	bl	8001080 <Sensors_Pin_Init>

    // Start TIM1 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80012e0:	2100      	movs	r1, #0
 80012e2:	4810      	ldr	r0, [pc, #64]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012e4:	f003 fa7e 	bl	80047e4 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80012e8:	2104      	movs	r1, #4
 80012ea:	480e      	ldr	r0, [pc, #56]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012ec:	f003 fa7a 	bl	80047e4 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 80012f0:	2108      	movs	r1, #8
 80012f2:	480c      	ldr	r0, [pc, #48]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012f4:	f003 fa76 	bl	80047e4 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 80012f8:	210c      	movs	r1, #12
 80012fa:	480a      	ldr	r0, [pc, #40]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012fc:	f003 fa72 	bl	80047e4 <HAL_TIM_IC_Start_IT>

    // Start TIM8 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8001300:	2100      	movs	r1, #0
 8001302:	4809      	ldr	r0, [pc, #36]	@ (8001328 <HC_SR04_Init+0x50>)
 8001304:	f003 fa6e 	bl	80047e4 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8001308:	2104      	movs	r1, #4
 800130a:	4807      	ldr	r0, [pc, #28]	@ (8001328 <HC_SR04_Init+0x50>)
 800130c:	f003 fa6a 	bl	80047e4 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
 8001310:	2108      	movs	r1, #8
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <HC_SR04_Init+0x50>)
 8001314:	f003 fa66 	bl	80047e4 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_4);
 8001318:	210c      	movs	r1, #12
 800131a:	4803      	ldr	r0, [pc, #12]	@ (8001328 <HC_SR04_Init+0x50>)
 800131c:	f003 fa62 	bl	80047e4 <HAL_TIM_IC_Start_IT>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200003d8 	.word	0x200003d8
 8001328:	200004f8 	.word	0x200004f8

0800132c <HC_SR04_Trigger_All>:

/**
  * @brief  Trigger all sensors simultaneously
  * @retval None
  */
void HC_SR04_Trigger_All(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
    // Reset flags and counter
    sensors_captured_count = 0;
 8001332:	4b9b      	ldr	r3, [pc, #620]	@ (80015a0 <HC_SR04_Trigger_All+0x274>)
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	e106      	b.n	800154c <HC_SR04_Trigger_All+0x220>
        sensors[i].is_captured = false;
 800133e:	4999      	ldr	r1, [pc, #612]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4613      	mov	r3, r2
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3321      	adds	r3, #33	@ 0x21
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
        sensors[i].is_first_captured = false;
 8001352:	4994      	ldr	r1, [pc, #592]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	4613      	mov	r3, r2
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3320      	adds	r3, #32
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
        // Ensure polarity is set to RISING
        __HAL_TIM_SET_CAPTUREPOLARITY(sensors[i].htim, sensors[i].channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001366:	498f      	ldr	r1, [pc, #572]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	4613      	mov	r3, r2
 800136c:	011b      	lsls	r3, r3, #4
 800136e:	1a9b      	subs	r3, r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	3304      	adds	r3, #4
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d116      	bne.n	80013aa <HC_SR04_Trigger_All+0x7e>
 800137c:	4989      	ldr	r1, [pc, #548]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4613      	mov	r3, r2
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6a19      	ldr	r1, [r3, #32]
 8001390:	4884      	ldr	r0, [pc, #528]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	4613      	mov	r3, r2
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	1a9b      	subs	r3, r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4403      	add	r3, r0
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f021 020a 	bic.w	r2, r1, #10
 80013a6:	621a      	str	r2, [r3, #32]
 80013a8:	e059      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013aa:	497e      	ldr	r1, [pc, #504]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4613      	mov	r3, r2
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	1a9b      	subs	r3, r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3304      	adds	r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d116      	bne.n	80013ee <HC_SR04_Trigger_All+0xc2>
 80013c0:	4978      	ldr	r1, [pc, #480]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4613      	mov	r3, r2
 80013c6:	011b      	lsls	r3, r3, #4
 80013c8:	1a9b      	subs	r3, r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a19      	ldr	r1, [r3, #32]
 80013d4:	4873      	ldr	r0, [pc, #460]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4613      	mov	r3, r2
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4403      	add	r3, r0
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	f021 03a0 	bic.w	r3, r1, #160	@ 0xa0
 80013ea:	6213      	str	r3, [r2, #32]
 80013ec:	e037      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013ee:	496d      	ldr	r1, [pc, #436]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4613      	mov	r3, r2
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	1a9b      	subs	r3, r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3304      	adds	r3, #4
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b08      	cmp	r3, #8
 8001402:	d116      	bne.n	8001432 <HC_SR04_Trigger_All+0x106>
 8001404:	4967      	ldr	r1, [pc, #412]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	4613      	mov	r3, r2
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	1a9b      	subs	r3, r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a19      	ldr	r1, [r3, #32]
 8001418:	4862      	ldr	r0, [pc, #392]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	4613      	mov	r3, r2
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	1a9b      	subs	r3, r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4403      	add	r3, r0
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	f421 6320 	bic.w	r3, r1, #2560	@ 0xa00
 800142e:	6213      	str	r3, [r2, #32]
 8001430:	e015      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 8001432:	495c      	ldr	r1, [pc, #368]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4613      	mov	r3, r2
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	1a9b      	subs	r3, r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	440b      	add	r3, r1
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6a19      	ldr	r1, [r3, #32]
 8001446:	4857      	ldr	r0, [pc, #348]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001448:	68fa      	ldr	r2, [r7, #12]
 800144a:	4613      	mov	r3, r2
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	1a9b      	subs	r3, r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4403      	add	r3, r0
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f421 4320 	bic.w	r3, r1, #40960	@ 0xa000
 800145c:	6213      	str	r3, [r2, #32]
 800145e:	4951      	ldr	r1, [pc, #324]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4613      	mov	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	1a9b      	subs	r3, r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	3304      	adds	r3, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d114      	bne.n	800149e <HC_SR04_Trigger_All+0x172>
 8001474:	494b      	ldr	r1, [pc, #300]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4613      	mov	r3, r2
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	4847      	ldr	r0, [pc, #284]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4613      	mov	r3, r2
 800148c:	011b      	lsls	r3, r3, #4
 800148e:	1a9b      	subs	r3, r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4403      	add	r3, r0
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6a0a      	ldr	r2, [r1, #32]
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	e053      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800149e:	4941      	ldr	r1, [pc, #260]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	4613      	mov	r3, r2
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	1a9b      	subs	r3, r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d114      	bne.n	80014de <HC_SR04_Trigger_All+0x1b2>
 80014b4:	493b      	ldr	r1, [pc, #236]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4613      	mov	r3, r2
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	1a9b      	subs	r3, r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	4837      	ldr	r0, [pc, #220]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4613      	mov	r3, r2
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4403      	add	r3, r0
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	6a0b      	ldr	r3, [r1, #32]
 80014da:	6213      	str	r3, [r2, #32]
 80014dc:	e033      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 80014de:	4931      	ldr	r1, [pc, #196]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4613      	mov	r3, r2
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	3304      	adds	r3, #4
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d114      	bne.n	800151e <HC_SR04_Trigger_All+0x1f2>
 80014f4:	492b      	ldr	r1, [pc, #172]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4613      	mov	r3, r2
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6819      	ldr	r1, [r3, #0]
 8001506:	4827      	ldr	r0, [pc, #156]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4613      	mov	r3, r2
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4403      	add	r3, r0
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	6a0b      	ldr	r3, [r1, #32]
 800151a:	6213      	str	r3, [r2, #32]
 800151c:	e013      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800151e:	4921      	ldr	r1, [pc, #132]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	4613      	mov	r3, r2
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	440b      	add	r3, r1
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6819      	ldr	r1, [r3, #0]
 8001530:	481c      	ldr	r0, [pc, #112]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4613      	mov	r3, r2
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4403      	add	r3, r0
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	6a0b      	ldr	r3, [r1, #32]
 8001544:	6213      	str	r3, [r2, #32]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3301      	adds	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2b07      	cmp	r3, #7
 8001550:	f77f aef5 	ble.w	800133e <HC_SR04_Trigger_All+0x12>
    }

    // Set all trigger pins HIGH
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	e018      	b.n	800158c <HC_SR04_Trigger_All+0x260>
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_SET);
 800155a:	4912      	ldr	r1, [pc, #72]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	4613      	mov	r3, r2
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	1a9b      	subs	r3, r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	440b      	add	r3, r1
 8001568:	3308      	adds	r3, #8
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	490d      	ldr	r1, [pc, #52]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	4613      	mov	r3, r2
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	330c      	adds	r3, #12
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	2201      	movs	r2, #1
 8001580:	4619      	mov	r1, r3
 8001582:	f002 fa93 	bl	8003aac <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	3301      	adds	r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	2b07      	cmp	r3, #7
 8001590:	dde3      	ble.n	800155a <HC_SR04_Trigger_All+0x22e>
    }

    delay_us(12);  // 10-12us trigger pulse
 8001592:	200c      	movs	r0, #12
 8001594:	f7ff fd56 	bl	8001044 <delay_us>

    // Set all trigger pins LOW
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	e01d      	b.n	80015da <HC_SR04_Trigger_All+0x2ae>
 800159e:	bf00      	nop
 80015a0:	200003d0 	.word	0x200003d0
 80015a4:	200001f0 	.word	0x200001f0
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_RESET);
 80015a8:	4914      	ldr	r1, [pc, #80]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	1a9b      	subs	r3, r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	3308      	adds	r3, #8
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	4910      	ldr	r1, [pc, #64]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4613      	mov	r3, r2
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	1a9b      	subs	r3, r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	330c      	adds	r3, #12
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	2200      	movs	r2, #0
 80015ce:	4619      	mov	r1, r3
 80015d0:	f002 fa6c 	bl	8003aac <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3301      	adds	r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b07      	cmp	r3, #7
 80015de:	dde3      	ble.n	80015a8 <HC_SR04_Trigger_All+0x27c>
    }

    // Start timeout timer
    if (delay_timer != NULL) {
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d004      	beq.n	80015f2 <HC_SR04_Trigger_All+0x2c6>
        __HAL_TIM_SET_COUNTER(delay_timer, 0);
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200001f0 	.word	0x200001f0
 8001600:	200003d4 	.word	0x200003d4

08001604 <HC_SR04_Calculate_Distance>:
/**
  * @brief  Calculate distance from pulse width
  * @param  sensor: Pointer to sensor structure
  * @retval Distance in cm (0.0 if invalid)
  */
float HC_SR04_Calculate_Distance(HC_SR04_IC *sensor) {
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    if (!sensor->is_captured) {
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001612:	b2db      	uxtb	r3, r3
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <HC_SR04_Calculate_Distance+0x20>
        return 0.0f;
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e024      	b.n	800166e <HC_SR04_Calculate_Distance+0x6a>
    }

    // Speed of sound = 343 m/s = 0.0343 cm/us
    // Distance = (time * speed) / 2
    // Distance = (time_us * 0.0343) / 2 = time_us * 0.01715
    float distance = (float)sensor->difference * 0.01715f;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	ee07 3a90 	vmov	s15, r3
 800162c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001630:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001680 <HC_SR04_Calculate_Distance+0x7c>
 8001634:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001638:	edc7 7a03 	vstr	s15, [r7, #12]

    // Validate range (2.5cm - 400cm for HC-SR04)
    if (distance < 2.5f || distance > 400.0f) {
 800163c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001640:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001644:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	d408      	bmi.n	8001660 <HC_SR04_Calculate_Distance+0x5c>
 800164e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001652:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001684 <HC_SR04_Calculate_Distance+0x80>
 8001656:	eef4 7ac7 	vcmpe.f32	s15, s14
 800165a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165e:	dd02      	ble.n	8001666 <HC_SR04_Calculate_Distance+0x62>
        return 0.0f;
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	e003      	b.n	800166e <HC_SR04_Calculate_Distance+0x6a>
    }

    sensor->distance = distance;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	635a      	str	r2, [r3, #52]	@ 0x34
    return distance;
 800166c:	68fb      	ldr	r3, [r7, #12]
}
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eeb0 0a67 	vmov.f32	s0, s15
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	3c8c7e28 	.word	0x3c8c7e28
 8001684:	43c80000 	.word	0x43c80000

08001688 <HC_SR04_Capture_Callback>:
/**
  * @brief  Input Capture Callback (to be called from main.c)
  * @param  htim: Timer handle
  * @retval None
  */
void HC_SR04_Capture_Callback(TIM_HandleTypeDef *htim) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
    HC_SR04_IC *sensor = NULL;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
    uint32_t capture_value;

    // Fast sensor lookup
    if (htim->Instance == TIM1) {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a90      	ldr	r2, [pc, #576]	@ (80018dc <HC_SR04_Capture_Callback+0x254>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d124      	bne.n	80016e8 <HC_SR04_Capture_Callback+0x60>
        switch (htim->Channel) {
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	7f1b      	ldrb	r3, [r3, #28]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	2b07      	cmp	r3, #7
 80016a6:	f200 8164 	bhi.w	8001972 <HC_SR04_Capture_Callback+0x2ea>
 80016aa:	a201      	add	r2, pc, #4	@ (adr r2, 80016b0 <HC_SR04_Capture_Callback+0x28>)
 80016ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b0:	080016d1 	.word	0x080016d1
 80016b4:	080016d7 	.word	0x080016d7
 80016b8:	08001973 	.word	0x08001973
 80016bc:	080016dd 	.word	0x080016dd
 80016c0:	08001973 	.word	0x08001973
 80016c4:	08001973 	.word	0x08001973
 80016c8:	08001973 	.word	0x08001973
 80016cc:	080016e3 	.word	0x080016e3
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[0]; break;
 80016d0:	4b83      	ldr	r3, [pc, #524]	@ (80018e0 <HC_SR04_Capture_Callback+0x258>)
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	e034      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[1]; break;
 80016d6:	4b83      	ldr	r3, [pc, #524]	@ (80018e4 <HC_SR04_Capture_Callback+0x25c>)
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	e031      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[2]; break;
 80016dc:	4b82      	ldr	r3, [pc, #520]	@ (80018e8 <HC_SR04_Capture_Callback+0x260>)
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	e02e      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[3]; break;
 80016e2:	4b82      	ldr	r3, [pc, #520]	@ (80018ec <HC_SR04_Capture_Callback+0x264>)
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	e02b      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            default: return;
        }
    }
    else if (htim->Instance == TIM8) {
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a80      	ldr	r2, [pc, #512]	@ (80018f0 <HC_SR04_Capture_Callback+0x268>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	f040 8141 	bne.w	8001976 <HC_SR04_Capture_Callback+0x2ee>
        switch (htim->Channel) {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7f1b      	ldrb	r3, [r3, #28]
 80016f8:	3b01      	subs	r3, #1
 80016fa:	2b07      	cmp	r3, #7
 80016fc:	f200 813d 	bhi.w	800197a <HC_SR04_Capture_Callback+0x2f2>
 8001700:	a201      	add	r2, pc, #4	@ (adr r2, 8001708 <HC_SR04_Capture_Callback+0x80>)
 8001702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001706:	bf00      	nop
 8001708:	08001729 	.word	0x08001729
 800170c:	0800172f 	.word	0x0800172f
 8001710:	0800197b 	.word	0x0800197b
 8001714:	08001735 	.word	0x08001735
 8001718:	0800197b 	.word	0x0800197b
 800171c:	0800197b 	.word	0x0800197b
 8001720:	0800197b 	.word	0x0800197b
 8001724:	0800173b 	.word	0x0800173b
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[7]; break;
 8001728:	4b72      	ldr	r3, [pc, #456]	@ (80018f4 <HC_SR04_Capture_Callback+0x26c>)
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	e008      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[6]; break;
 800172e:	4b72      	ldr	r3, [pc, #456]	@ (80018f8 <HC_SR04_Capture_Callback+0x270>)
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	e005      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[5]; break;
 8001734:	4b71      	ldr	r3, [pc, #452]	@ (80018fc <HC_SR04_Capture_Callback+0x274>)
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	e002      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[4]; break;
 800173a:	4b71      	ldr	r3, [pc, #452]	@ (8001900 <HC_SR04_Capture_Callback+0x278>)
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	bf00      	nop
    }
    else {
        return;
    }

    capture_value = HAL_TIM_ReadCapturedValue(htim, sensor->channel);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	4619      	mov	r1, r3
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f003 fc8a 	bl	8005060 <HAL_TIM_ReadCapturedValue>
 800174c:	60b8      	str	r0, [r7, #8]

    if (!sensor->is_first_captured) {
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	f083 0301 	eor.w	r3, r3, #1
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	d065      	beq.n	800182c <HC_SR04_Capture_Callback+0x1a4>
        // First capture (RISING edge)
        sensor->ic_val1 = capture_value;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	615a      	str	r2, [r3, #20]
        sensor->is_first_captured = true;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2201      	movs	r2, #1
 800176a:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d108      	bne.n	8001788 <HC_SR04_Capture_Callback+0x100>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6a1a      	ldr	r2, [r3, #32]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 020a 	bic.w	r2, r2, #10
 8001784:	621a      	str	r2, [r3, #32]
 8001786:	e021      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b04      	cmp	r3, #4
 800178e:	d108      	bne.n	80017a2 <HC_SR04_Capture_Callback+0x11a>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800179e:	6213      	str	r3, [r2, #32]
 80017a0:	e014      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d108      	bne.n	80017bc <HC_SR04_Capture_Callback+0x134>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	6812      	ldr	r2, [r2, #0]
 80017b4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80017b8:	6213      	str	r3, [r2, #32]
 80017ba:	e007      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	6812      	ldr	r2, [r2, #0]
 80017c6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80017ca:	6213      	str	r3, [r2, #32]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d108      	bne.n	80017e6 <HC_SR04_Capture_Callback+0x15e>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6a1a      	ldr	r2, [r3, #32]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 0202 	orr.w	r2, r2, #2
 80017e2:	621a      	str	r2, [r3, #32]
 80017e4:	e0ca      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	d108      	bne.n	8001800 <HC_SR04_Capture_Callback+0x178>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6812      	ldr	r2, [r2, #0]
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	6213      	str	r3, [r2, #32]
 80017fe:	e0bd      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b08      	cmp	r3, #8
 8001806:	d108      	bne.n	800181a <HC_SR04_Capture_Callback+0x192>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a1b      	ldr	r3, [r3, #32]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6812      	ldr	r2, [r2, #0]
 8001812:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001816:	6213      	str	r3, [r2, #32]
 8001818:	e0b0      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6a1b      	ldr	r3, [r3, #32]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001828:	6213      	str	r3, [r2, #32]
 800182a:	e0a7      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
    }
    else {
        // Second capture (FALLING edge)
        sensor->ic_val2 = capture_value;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	619a      	str	r2, [r3, #24]

        // Calculate pulse width (handle timer overflow)
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	699a      	ldr	r2, [r3, #24]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	695b      	ldr	r3, [r3, #20]
                           (sensor->ic_val2 - sensor->ic_val1) :
 800183a:	429a      	cmp	r2, r3
 800183c:	d305      	bcc.n	800184a <HC_SR04_Capture_Callback+0x1c2>
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	699a      	ldr	r2, [r3, #24]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	e007      	b.n	800185a <HC_SR04_Capture_Callback+0x1d2>
                           (0xFFFF - sensor->ic_val1 + sensor->ic_val2);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	699a      	ldr	r2, [r3, #24]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	1ad3      	subs	r3, r2, r3
                           (sensor->ic_val2 - sensor->ic_val1) :
 8001854:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001858:	33ff      	adds	r3, #255	@ 0xff
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	61d3      	str	r3, [r2, #28]

        // Validate pulse width (150us - 23200us = 2.5cm - 400cm)
        sensor->is_captured = (sensor->difference >= 150 && sensor->difference <= 23200);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	2b95      	cmp	r3, #149	@ 0x95
 8001864:	d907      	bls.n	8001876 <HC_SR04_Capture_Callback+0x1ee>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 800186e:	4293      	cmp	r3, r2
 8001870:	d801      	bhi.n	8001876 <HC_SR04_Capture_Callback+0x1ee>
 8001872:	2301      	movs	r3, #1
 8001874:	e000      	b.n	8001878 <HC_SR04_Capture_Callback+0x1f0>
 8001876:	2300      	movs	r3, #0
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	b2da      	uxtb	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Reset for next measurement
        sensor->is_first_captured = false;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d108      	bne.n	80018a6 <HC_SR04_Capture_Callback+0x21e>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6a1a      	ldr	r2, [r3, #32]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f022 020a 	bic.w	r2, r2, #10
 80018a2:	621a      	str	r2, [r3, #32]
 80018a4:	e036      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d108      	bne.n	80018c0 <HC_SR04_Capture_Callback+0x238>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80018bc:	6213      	str	r3, [r2, #32]
 80018be:	e029      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d11d      	bne.n	8001904 <HC_SR04_Capture_Callback+0x27c>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80018d6:	6213      	str	r3, [r2, #32]
 80018d8:	e01c      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018da:	bf00      	nop
 80018dc:	40010000 	.word	0x40010000
 80018e0:	200001f0 	.word	0x200001f0
 80018e4:	2000022c 	.word	0x2000022c
 80018e8:	20000268 	.word	0x20000268
 80018ec:	200002a4 	.word	0x200002a4
 80018f0:	40010400 	.word	0x40010400
 80018f4:	20000394 	.word	0x20000394
 80018f8:	20000358 	.word	0x20000358
 80018fc:	2000031c 	.word	0x2000031c
 8001900:	200002e0 	.word	0x200002e0
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6812      	ldr	r2, [r2, #0]
 800190e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8001912:	6213      	str	r3, [r2, #32]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d106      	bne.n	800192a <HC_SR04_Capture_Callback+0x2a2>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6a12      	ldr	r2, [r2, #32]
 8001926:	621a      	str	r2, [r3, #32]
 8001928:	e01b      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b04      	cmp	r3, #4
 8001930:	d106      	bne.n	8001940 <HC_SR04_Capture_Callback+0x2b8>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	6213      	str	r3, [r2, #32]
 800193e:	e010      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b08      	cmp	r3, #8
 8001946:	d106      	bne.n	8001956 <HC_SR04_Capture_Callback+0x2ce>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6812      	ldr	r2, [r2, #0]
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	6213      	str	r3, [r2, #32]
 8001954:	e005      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	6213      	str	r3, [r2, #32]

        // Increment completion counter
        sensors_captured_count++;
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <HC_SR04_Capture_Callback+0x2fc>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	3301      	adds	r3, #1
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b05      	ldr	r3, [pc, #20]	@ (8001984 <HC_SR04_Capture_Callback+0x2fc>)
 800196e:	701a      	strb	r2, [r3, #0]
 8001970:	e004      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 8001972:	bf00      	nop
 8001974:	e002      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
        return;
 8001976:	bf00      	nop
 8001978:	e000      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 800197a:	bf00      	nop
    }
}
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200003d0 	.word	0x200003d0

08001988 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ==================== Override printf untuk UART ====================
int _write(int file, char *ptr, int len) {
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	b29a      	uxth	r2, r3
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	4804      	ldr	r0, [pc, #16]	@ (80019b0 <_write+0x28>)
 80019a0:	f004 f8ea 	bl	8005b78 <HAL_UART_Transmit>
    return len;
 80019a4:	687b      	ldr	r3, [r7, #4]
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200005d0 	.word	0x200005d0

080019b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019b4:	b5b0      	push	{r4, r5, r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ba:	f001 fd33 	bl	8003424 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019be:	f000 f8ed 	bl	8001b9c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019c2:	f000 fc79 	bl	80022b8 <MX_GPIO_Init>
  MX_TIM1_Init();
 80019c6:	f000 f953 	bl	8001c70 <MX_TIM1_Init>
  MX_TIM8_Init();
 80019ca:	f000 fb17 	bl	8001ffc <MX_TIM8_Init>
  MX_TIM2_Init();
 80019ce:	f000 f9e3 	bl	8001d98 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80019d2:	f000 fc47 	bl	8002264 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80019d6:	f000 fa5f 	bl	8001e98 <MX_TIM3_Init>
  MX_TIM5_Init();
 80019da:	f000 fac1 	bl	8001f60 <MX_TIM5_Init>
  MX_TIM9_Init();
 80019de:	f000 fba1 	bl	8002124 <MX_TIM9_Init>
  MX_TIM12_Init();
 80019e2:	f000 fbef 	bl	80021c4 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */

  // Initialize HC-SR04 sensor library
  HC_SR04_Delay_Init(&htim5);  // Initialize delay timer
 80019e6:	4861      	ldr	r0, [pc, #388]	@ (8001b6c <main+0x1b8>)
 80019e8:	f7ff fb1a 	bl	8001020 <HC_SR04_Delay_Init>
  HAL_Delay(100);               // Wait for timers to stabilize
 80019ec:	2064      	movs	r0, #100	@ 0x64
 80019ee:	f001 fd8b 	bl	8003508 <HAL_Delay>
  HC_SR04_Init();               // Initialize all 8 sensors + start input capture
 80019f2:	f7ff fc71 	bl	80012d8 <HC_SR04_Init>
  HAL_Delay(200);               // Wait for sensors to settle after power-on
 80019f6:	20c8      	movs	r0, #200	@ 0xc8
 80019f8:	f001 fd86 	bl	8003508 <HAL_Delay>

  // Dummy reads to clear any noise
  HC_SR04_Trigger_All();
 80019fc:	f7ff fc96 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001a00:	203c      	movs	r0, #60	@ 0x3c
 8001a02:	f001 fd81 	bl	8003508 <HAL_Delay>
  HC_SR04_Trigger_All();
 8001a06:	f7ff fc91 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001a0a:	203c      	movs	r0, #60	@ 0x3c
 8001a0c:	f001 fd7c 	bl	8003508 <HAL_Delay>

  Motor_Init();
 8001a10:	f000 fd0e 	bl	8002430 <Motor_Init>

  printf("SYSTEM READY - CONTINUOUS FORWARD MODE\r\n");
 8001a14:	4856      	ldr	r0, [pc, #344]	@ (8001b70 <main+0x1bc>)
 8001a16:	f005 fbf9 	bl	800720c <puts>
  printf("Sensor settling complete.\r\n");
 8001a1a:	4856      	ldr	r0, [pc, #344]	@ (8001b74 <main+0x1c0>)
 8001a1c:	f005 fbf6 	bl	800720c <puts>
  HAL_Delay(100);
 8001a20:	2064      	movs	r0, #100	@ 0x64
 8001a22:	f001 fd71 	bl	8003508 <HAL_Delay>

#else
    // ========================================================================
    // NORMAL MODE: Continuous forward with sensor detection
    // ========================================================================
    const float THRESHOLD = 10.0f;     // cm - safety threshold
 8001a26:	4b54      	ldr	r3, [pc, #336]	@ (8001b78 <main+0x1c4>)
 8001a28:	617b      	str	r3, [r7, #20]
    const int16_t FORWARD_SPEED = 20;  // 20% PWM for forward movement
 8001a2a:	2314      	movs	r3, #20
 8001a2c:	827b      	strh	r3, [r7, #18]

    printf("\r\n=== CONTINUOUS FORWARD MODE ===\r\n");
 8001a2e:	4853      	ldr	r0, [pc, #332]	@ (8001b7c <main+0x1c8>)
 8001a30:	f005 fbec 	bl	800720c <puts>
    printf("Forward Speed: %d%%\r\n", FORWARD_SPEED);
 8001a34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4851      	ldr	r0, [pc, #324]	@ (8001b80 <main+0x1cc>)
 8001a3c:	f005 fb7e 	bl	800713c <iprintf>
    printf("Stop Condition: Sensor A AND B detect obstacle < %.1f cm\r\n\n", THRESHOLD);
 8001a40:	6978      	ldr	r0, [r7, #20]
 8001a42:	f7fe fd81 	bl	8000548 <__aeabi_f2d>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	484e      	ldr	r0, [pc, #312]	@ (8001b84 <main+0x1d0>)
 8001a4c:	f005 fb76 	bl	800713c <iprintf>

    while (1) {
        // Read front sensors A and B
        HC_SR04_Trigger_All();
 8001a50:	f7ff fc6c 	bl	800132c <HC_SR04_Trigger_All>
        HAL_Delay(50);  // Wait for echo (interrupt-based capture)
 8001a54:	2032      	movs	r0, #50	@ 0x32
 8001a56:	f001 fd57 	bl	8003508 <HAL_Delay>

        // Calculate distances for sensor A (US1) and B (US2)
        float sensor_a = HC_SR04_Calculate_Distance(&sensors[0]);  // A - Depan Kiri
 8001a5a:	484b      	ldr	r0, [pc, #300]	@ (8001b88 <main+0x1d4>)
 8001a5c:	f7ff fdd2 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001a60:	ed87 0a03 	vstr	s0, [r7, #12]
        float sensor_b = HC_SR04_Calculate_Distance(&sensors[1]);  // B - Depan Kanan
 8001a64:	4849      	ldr	r0, [pc, #292]	@ (8001b8c <main+0x1d8>)
 8001a66:	f7ff fdcd 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001a6a:	ed87 0a02 	vstr	s0, [r7, #8]

        // Check if BOTH sensor A AND B detect obstacle < threshold
        bool a_detect = (sensor_a > 0 && sensor_a < THRESHOLD);
 8001a6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7a:	dd0a      	ble.n	8001a92 <main+0xde>
 8001a7c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a80:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8c:	d501      	bpl.n	8001a92 <main+0xde>
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e000      	b.n	8001a94 <main+0xe0>
 8001a92:	2300      	movs	r3, #0
 8001a94:	71fb      	strb	r3, [r7, #7]
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	71fb      	strb	r3, [r7, #7]
        bool b_detect = (sensor_b > 0 && sensor_b < THRESHOLD);
 8001a9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aa2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aaa:	dd0a      	ble.n	8001ac2 <main+0x10e>
 8001aac:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ab0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ab4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abc:	d501      	bpl.n	8001ac2 <main+0x10e>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e000      	b.n	8001ac4 <main+0x110>
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	71bb      	strb	r3, [r7, #6]
 8001ac6:	79bb      	ldrb	r3, [r7, #6]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	71bb      	strb	r3, [r7, #6]

        if (a_detect && b_detect) {
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d01d      	beq.n	8001b10 <main+0x15c>
 8001ad4:	79bb      	ldrb	r3, [r7, #6]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d01a      	beq.n	8001b10 <main+0x15c>
            // BOTH sensors detect obstacle - STOP PERMANENTLY
            Motor_Stop_All();
 8001ada:	f000 fd25 	bl	8002528 <Motor_Stop_All>
            printf("STOP! A:%.1f cm, B:%.1f cm - BOTH DETECT OBSTACLE\r\n",
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f7fe fd32 	bl	8000548 <__aeabi_f2d>
 8001ae4:	4604      	mov	r4, r0
 8001ae6:	460d      	mov	r5, r1
 8001ae8:	68b8      	ldr	r0, [r7, #8]
 8001aea:	f7fe fd2d 	bl	8000548 <__aeabi_f2d>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	e9cd 2300 	strd	r2, r3, [sp]
 8001af6:	4622      	mov	r2, r4
 8001af8:	462b      	mov	r3, r5
 8001afa:	4825      	ldr	r0, [pc, #148]	@ (8001b90 <main+0x1dc>)
 8001afc:	f005 fb1e 	bl	800713c <iprintf>
                   sensor_a, sensor_b);
            printf("Robot stopped permanently. Press RESET to restart.\r\n");
 8001b00:	4824      	ldr	r0, [pc, #144]	@ (8001b94 <main+0x1e0>)
 8001b02:	f005 fb83 	bl	800720c <puts>

            // Infinite loop - robot stays stopped
            while (1) {
                HAL_Delay(1000);
 8001b06:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b0a:	f001 fcfd 	bl	8003508 <HAL_Delay>
 8001b0e:	e7fa      	b.n	8001b06 <main+0x152>
            }
        } else {
            // Continue moving forward
            Motor_SetSpeed(MOTOR_1, FORWARD_SPEED);
 8001b10:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b14:	4619      	mov	r1, r3
 8001b16:	2000      	movs	r0, #0
 8001b18:	f000 fdda 	bl	80026d0 <Motor_SetSpeed>
            Motor_SetSpeed(MOTOR_2, FORWARD_SPEED);
 8001b1c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b20:	4619      	mov	r1, r3
 8001b22:	2001      	movs	r0, #1
 8001b24:	f000 fdd4 	bl	80026d0 <Motor_SetSpeed>
            Motor_SetSpeed(MOTOR_3, FORWARD_SPEED);
 8001b28:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	2002      	movs	r0, #2
 8001b30:	f000 fdce 	bl	80026d0 <Motor_SetSpeed>
            Motor_SetSpeed(MOTOR_4, FORWARD_SPEED);
 8001b34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	2003      	movs	r0, #3
 8001b3c:	f000 fdc8 	bl	80026d0 <Motor_SetSpeed>

            printf("FORWARD - A:%.1f cm, B:%.1f cm\r\n", sensor_a, sensor_b);
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f7fe fd01 	bl	8000548 <__aeabi_f2d>
 8001b46:	4604      	mov	r4, r0
 8001b48:	460d      	mov	r5, r1
 8001b4a:	68b8      	ldr	r0, [r7, #8]
 8001b4c:	f7fe fcfc 	bl	8000548 <__aeabi_f2d>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	e9cd 2300 	strd	r2, r3, [sp]
 8001b58:	4622      	mov	r2, r4
 8001b5a:	462b      	mov	r3, r5
 8001b5c:	480e      	ldr	r0, [pc, #56]	@ (8001b98 <main+0x1e4>)
 8001b5e:	f005 faed 	bl	800713c <iprintf>
            HAL_Delay(100);
 8001b62:	2064      	movs	r0, #100	@ 0x64
 8001b64:	f001 fcd0 	bl	8003508 <HAL_Delay>
    while (1) {
 8001b68:	e772      	b.n	8001a50 <main+0x9c>
 8001b6a:	bf00      	nop
 8001b6c:	200004b0 	.word	0x200004b0
 8001b70:	0800ab48 	.word	0x0800ab48
 8001b74:	0800ab70 	.word	0x0800ab70
 8001b78:	41200000 	.word	0x41200000
 8001b7c:	0800ab8c 	.word	0x0800ab8c
 8001b80:	0800abb0 	.word	0x0800abb0
 8001b84:	0800abc8 	.word	0x0800abc8
 8001b88:	200001f0 	.word	0x200001f0
 8001b8c:	2000022c 	.word	0x2000022c
 8001b90:	0800ac04 	.word	0x0800ac04
 8001b94:	0800ac38 	.word	0x0800ac38
 8001b98:	0800ac6c 	.word	0x0800ac6c

08001b9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b094      	sub	sp, #80	@ 0x50
 8001ba0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ba2:	f107 0320 	add.w	r3, r7, #32
 8001ba6:	2230      	movs	r2, #48	@ 0x30
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f005 fc30 	bl	8007410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bb0:	f107 030c 	add.w	r3, r7, #12
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	4b28      	ldr	r3, [pc, #160]	@ (8001c68 <SystemClock_Config+0xcc>)
 8001bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc8:	4a27      	ldr	r2, [pc, #156]	@ (8001c68 <SystemClock_Config+0xcc>)
 8001bca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bce:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bd0:	4b25      	ldr	r3, [pc, #148]	@ (8001c68 <SystemClock_Config+0xcc>)
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd8:	60bb      	str	r3, [r7, #8]
 8001bda:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bdc:	2300      	movs	r3, #0
 8001bde:	607b      	str	r3, [r7, #4]
 8001be0:	4b22      	ldr	r3, [pc, #136]	@ (8001c6c <SystemClock_Config+0xd0>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a21      	ldr	r2, [pc, #132]	@ (8001c6c <SystemClock_Config+0xd0>)
 8001be6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	4b1f      	ldr	r3, [pc, #124]	@ (8001c6c <SystemClock_Config+0xd0>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c00:	2310      	movs	r3, #16
 8001c02:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c04:	2302      	movs	r3, #2
 8001c06:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c0c:	2308      	movs	r3, #8
 8001c0e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c10:	23a8      	movs	r3, #168	@ 0xa8
 8001c12:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c14:	2302      	movs	r3, #2
 8001c16:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c18:	2304      	movs	r3, #4
 8001c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c1c:	f107 0320 	add.w	r3, r7, #32
 8001c20:	4618      	mov	r0, r3
 8001c22:	f001 ff5d 	bl	8003ae0 <HAL_RCC_OscConfig>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c2c:	f000 fbf9 	bl	8002422 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c30:	230f      	movs	r3, #15
 8001c32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c34:	2302      	movs	r3, #2
 8001c36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c3c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c46:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	2105      	movs	r1, #5
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f002 f9be 	bl	8003fd0 <HAL_RCC_ClockConfig>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c5a:	f000 fbe2 	bl	8002422 <Error_Handler>
  }
}
 8001c5e:	bf00      	nop
 8001c60:	3750      	adds	r7, #80	@ 0x50
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40007000 	.word	0x40007000

08001c70 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08a      	sub	sp, #40	@ 0x28
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c76:	f107 0318 	add.w	r3, r7, #24
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c84:	f107 0310 	add.w	r3, r7, #16
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c8e:	463b      	mov	r3, r7
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001c9c:	4a3d      	ldr	r2, [pc, #244]	@ (8001d94 <MX_TIM1_Init+0x124>)
 8001c9e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001ca0:	4b3b      	ldr	r3, [pc, #236]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001ca2:	2253      	movs	r2, #83	@ 0x53
 8001ca4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001cac:	4b38      	ldr	r3, [pc, #224]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001cae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cb2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb4:	4b36      	ldr	r3, [pc, #216]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cba:	4b35      	ldr	r3, [pc, #212]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc0:	4b33      	ldr	r3, [pc, #204]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cc6:	4832      	ldr	r0, [pc, #200]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001cc8:	f002 fb62 	bl	8004390 <HAL_TIM_Base_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001cd2:	f000 fba6 	bl	8002422 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cda:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cdc:	f107 0318 	add.w	r3, r7, #24
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	482b      	ldr	r0, [pc, #172]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001ce4:	f003 f8f4 	bl	8004ed0 <HAL_TIM_ConfigClockSource>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001cee:	f000 fb98 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001cf2:	4827      	ldr	r0, [pc, #156]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001cf4:	f002 fd1c 	bl	8004730 <HAL_TIM_IC_Init>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001cfe:	f000 fb90 	bl	8002422 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d02:	2300      	movs	r3, #0
 8001d04:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d0a:	f107 0310 	add.w	r3, r7, #16
 8001d0e:	4619      	mov	r1, r3
 8001d10:	481f      	ldr	r0, [pc, #124]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001d12:	f003 fe51 	bl	80059b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001d1c:	f000 fb81 	bl	8002422 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d20:	2300      	movs	r3, #0
 8001d22:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d24:	2301      	movs	r3, #1
 8001d26:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d30:	463b      	mov	r3, r7
 8001d32:	2200      	movs	r2, #0
 8001d34:	4619      	mov	r1, r3
 8001d36:	4816      	ldr	r0, [pc, #88]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001d38:	f002 ff6c 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001d42:	f000 fb6e 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d46:	463b      	mov	r3, r7
 8001d48:	2204      	movs	r2, #4
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4810      	ldr	r0, [pc, #64]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001d4e:	f002 ff61 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001d58:	f000 fb63 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001d5c:	463b      	mov	r3, r7
 8001d5e:	2208      	movs	r2, #8
 8001d60:	4619      	mov	r1, r3
 8001d62:	480b      	ldr	r0, [pc, #44]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001d64:	f002 ff56 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8001d6e:	f000 fb58 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001d72:	463b      	mov	r3, r7
 8001d74:	220c      	movs	r2, #12
 8001d76:	4619      	mov	r1, r3
 8001d78:	4805      	ldr	r0, [pc, #20]	@ (8001d90 <MX_TIM1_Init+0x120>)
 8001d7a:	f002 ff4b 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001d84:	f000 fb4d 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */

}
 8001d88:	bf00      	nop
 8001d8a:	3728      	adds	r7, #40	@ 0x28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	200003d8 	.word	0x200003d8
 8001d94:	40010000 	.word	0x40010000

08001d98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08e      	sub	sp, #56	@ 0x38
 8001d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dac:	f107 0320 	add.w	r3, r7, #32
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001db6:	1d3b      	adds	r3, r7, #4
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	611a      	str	r2, [r3, #16]
 8001dc4:	615a      	str	r2, [r3, #20]
 8001dc6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dc8:	4b32      	ldr	r3, [pc, #200]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001dca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001dd0:	4b30      	ldr	r3, [pc, #192]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd6:	4b2f      	ldr	r3, [pc, #188]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001dde:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001de2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dea:	4b2a      	ldr	r3, [pc, #168]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001dec:	2280      	movs	r2, #128	@ 0x80
 8001dee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001df0:	4828      	ldr	r0, [pc, #160]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001df2:	f002 facd 	bl	8004390 <HAL_TIM_Base_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001dfc:	f000 fb11 	bl	8002422 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e04:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4821      	ldr	r0, [pc, #132]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001e0e:	f003 f85f 	bl	8004ed0 <HAL_TIM_ConfigClockSource>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e18:	f000 fb03 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e1c:	481d      	ldr	r0, [pc, #116]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001e1e:	f002 fb6f 	bl	8004500 <HAL_TIM_PWM_Init>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e28:	f000 fafb 	bl	8002422 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e34:	f107 0320 	add.w	r3, r7, #32
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4816      	ldr	r0, [pc, #88]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001e3c:	f003 fdbc 	bl	80059b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e46:	f000 faec 	bl	8002422 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e4a:	2360      	movs	r3, #96	@ 0x60
 8001e4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	4619      	mov	r1, r3
 8001e60:	480c      	ldr	r0, [pc, #48]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001e62:	f002 ff73 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e6c:	f000 fad9 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	2204      	movs	r2, #4
 8001e74:	4619      	mov	r1, r3
 8001e76:	4807      	ldr	r0, [pc, #28]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001e78:	f002 ff68 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001e82:	f000 face 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e86:	4803      	ldr	r0, [pc, #12]	@ (8001e94 <MX_TIM2_Init+0xfc>)
 8001e88:	f001 f868 	bl	8002f5c <HAL_TIM_MspPostInit>

}
 8001e8c:	bf00      	nop
 8001e8e:	3738      	adds	r7, #56	@ 0x38
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000420 	.word	0x20000420

08001e98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	@ 0x28
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e9e:	f107 0320 	add.w	r3, r7, #32
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]
 8001eb0:	609a      	str	r2, [r3, #8]
 8001eb2:	60da      	str	r2, [r3, #12]
 8001eb4:	611a      	str	r2, [r3, #16]
 8001eb6:	615a      	str	r2, [r3, #20]
 8001eb8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eba:	4b27      	ldr	r3, [pc, #156]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001ebc:	4a27      	ldr	r2, [pc, #156]	@ (8001f5c <MX_TIM3_Init+0xc4>)
 8001ebe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001ec0:	4b25      	ldr	r3, [pc, #148]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec6:	4b24      	ldr	r3, [pc, #144]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 8001ecc:	4b22      	ldr	r3, [pc, #136]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001ece:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001ed2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed4:	4b20      	ldr	r3, [pc, #128]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eda:	4b1f      	ldr	r3, [pc, #124]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ee0:	481d      	ldr	r0, [pc, #116]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001ee2:	f002 fb0d 	bl	8004500 <HAL_TIM_PWM_Init>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001eec:	f000 fa99 	bl	8002422 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ef8:	f107 0320 	add.w	r3, r7, #32
 8001efc:	4619      	mov	r1, r3
 8001efe:	4816      	ldr	r0, [pc, #88]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001f00:	f003 fd5a 	bl	80059b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001f0a:	f000 fa8a 	bl	8002422 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f0e:	2360      	movs	r3, #96	@ 0x60
 8001f10:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f1e:	1d3b      	adds	r3, r7, #4
 8001f20:	2208      	movs	r2, #8
 8001f22:	4619      	mov	r1, r3
 8001f24:	480c      	ldr	r0, [pc, #48]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001f26:	f002 ff11 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001f30:	f000 fa77 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f34:	1d3b      	adds	r3, r7, #4
 8001f36:	220c      	movs	r2, #12
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4807      	ldr	r0, [pc, #28]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001f3c:	f002 ff06 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001f46:	f000 fa6c 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f4a:	4803      	ldr	r0, [pc, #12]	@ (8001f58 <MX_TIM3_Init+0xc0>)
 8001f4c:	f001 f806 	bl	8002f5c <HAL_TIM_MspPostInit>

}
 8001f50:	bf00      	nop
 8001f52:	3728      	adds	r7, #40	@ 0x28
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000468 	.word	0x20000468
 8001f5c:	40000400 	.word	0x40000400

08001f60 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f66:	f107 0308 	add.w	r3, r7, #8
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	605a      	str	r2, [r3, #4]
 8001f70:	609a      	str	r2, [r3, #8]
 8001f72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f74:	463b      	mov	r3, r7
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001f7e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff8 <MX_TIM5_Init+0x98>)
 8001f80:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 8001f82:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001f84:	220f      	movs	r2, #15
 8001f86:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001f8e:	4b19      	ldr	r3, [pc, #100]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001f90:	f04f 32ff 	mov.w	r2, #4294967295
 8001f94:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f96:	4b17      	ldr	r3, [pc, #92]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f9c:	4b15      	ldr	r3, [pc, #84]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001f9e:	2280      	movs	r2, #128	@ 0x80
 8001fa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001fa2:	4814      	ldr	r0, [pc, #80]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001fa4:	f002 f9f4 	bl	8004390 <HAL_TIM_Base_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001fae:	f000 fa38 	bl	8002422 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fb6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	480d      	ldr	r0, [pc, #52]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001fc0:	f002 ff86 	bl	8004ed0 <HAL_TIM_ConfigClockSource>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001fca:	f000 fa2a 	bl	8002422 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001fd6:	463b      	mov	r3, r7
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4806      	ldr	r0, [pc, #24]	@ (8001ff4 <MX_TIM5_Init+0x94>)
 8001fdc:	f003 fcec 	bl	80059b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001fe6:	f000 fa1c 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001fea:	bf00      	nop
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200004b0 	.word	0x200004b0
 8001ff8:	40000c00 	.word	0x40000c00

08001ffc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08a      	sub	sp, #40	@ 0x28
 8002000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */
  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002002:	f107 0318 	add.w	r3, r7, #24
 8002006:	2200      	movs	r2, #0
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	605a      	str	r2, [r3, #4]
 800200c:	609a      	str	r2, [r3, #8]
 800200e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002010:	f107 0310 	add.w	r3, r7, #16
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800201a:	463b      	mov	r3, r7
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002026:	4b3d      	ldr	r3, [pc, #244]	@ (800211c <MX_TIM8_Init+0x120>)
 8002028:	4a3d      	ldr	r2, [pc, #244]	@ (8002120 <MX_TIM8_Init+0x124>)
 800202a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 800202c:	4b3b      	ldr	r3, [pc, #236]	@ (800211c <MX_TIM8_Init+0x120>)
 800202e:	2253      	movs	r2, #83	@ 0x53
 8002030:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002032:	4b3a      	ldr	r3, [pc, #232]	@ (800211c <MX_TIM8_Init+0x120>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002038:	4b38      	ldr	r3, [pc, #224]	@ (800211c <MX_TIM8_Init+0x120>)
 800203a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800203e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002040:	4b36      	ldr	r3, [pc, #216]	@ (800211c <MX_TIM8_Init+0x120>)
 8002042:	2200      	movs	r2, #0
 8002044:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002046:	4b35      	ldr	r3, [pc, #212]	@ (800211c <MX_TIM8_Init+0x120>)
 8002048:	2200      	movs	r2, #0
 800204a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800204c:	4b33      	ldr	r3, [pc, #204]	@ (800211c <MX_TIM8_Init+0x120>)
 800204e:	2200      	movs	r2, #0
 8002050:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002052:	4832      	ldr	r0, [pc, #200]	@ (800211c <MX_TIM8_Init+0x120>)
 8002054:	f002 f99c 	bl	8004390 <HAL_TIM_Base_Init>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800205e:	f000 f9e0 	bl	8002422 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002062:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002066:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002068:	f107 0318 	add.w	r3, r7, #24
 800206c:	4619      	mov	r1, r3
 800206e:	482b      	ldr	r0, [pc, #172]	@ (800211c <MX_TIM8_Init+0x120>)
 8002070:	f002 ff2e 	bl	8004ed0 <HAL_TIM_ConfigClockSource>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800207a:	f000 f9d2 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 800207e:	4827      	ldr	r0, [pc, #156]	@ (800211c <MX_TIM8_Init+0x120>)
 8002080:	f002 fb56 	bl	8004730 <HAL_TIM_IC_Init>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 800208a:	f000 f9ca 	bl	8002422 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002096:	f107 0310 	add.w	r3, r7, #16
 800209a:	4619      	mov	r1, r3
 800209c:	481f      	ldr	r0, [pc, #124]	@ (800211c <MX_TIM8_Init+0x120>)
 800209e:	f003 fc8b 	bl	80059b8 <HAL_TIMEx_MasterConfigSynchronization>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 80020a8:	f000 f9bb 	bl	8002422 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80020ac:	2300      	movs	r3, #0
 80020ae:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020b0:	2301      	movs	r3, #1
 80020b2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80020bc:	463b      	mov	r3, r7
 80020be:	2200      	movs	r2, #0
 80020c0:	4619      	mov	r1, r3
 80020c2:	4816      	ldr	r0, [pc, #88]	@ (800211c <MX_TIM8_Init+0x120>)
 80020c4:	f002 fda6 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80020ce:	f000 f9a8 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80020d2:	463b      	mov	r3, r7
 80020d4:	2204      	movs	r2, #4
 80020d6:	4619      	mov	r1, r3
 80020d8:	4810      	ldr	r0, [pc, #64]	@ (800211c <MX_TIM8_Init+0x120>)
 80020da:	f002 fd9b 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 80020e4:	f000 f99d 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80020e8:	463b      	mov	r3, r7
 80020ea:	2208      	movs	r2, #8
 80020ec:	4619      	mov	r1, r3
 80020ee:	480b      	ldr	r0, [pc, #44]	@ (800211c <MX_TIM8_Init+0x120>)
 80020f0:	f002 fd90 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_TIM8_Init+0x102>
  {
    Error_Handler();
 80020fa:	f000 f992 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80020fe:	463b      	mov	r3, r7
 8002100:	220c      	movs	r2, #12
 8002102:	4619      	mov	r1, r3
 8002104:	4805      	ldr	r0, [pc, #20]	@ (800211c <MX_TIM8_Init+0x120>)
 8002106:	f002 fd85 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8002110:	f000 f987 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* USER CODE END TIM8_Init 2 */

}
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	@ 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	200004f8 	.word	0x200004f8
 8002120:	40010400 	.word	0x40010400

08002124 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
 8002138:	615a      	str	r2, [r3, #20]
 800213a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800213c:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <MX_TIM9_Init+0x98>)
 800213e:	4a20      	ldr	r2, [pc, #128]	@ (80021c0 <MX_TIM9_Init+0x9c>)
 8002140:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 8002142:	4b1e      	ldr	r3, [pc, #120]	@ (80021bc <MX_TIM9_Init+0x98>)
 8002144:	2201      	movs	r2, #1
 8002146:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002148:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <MX_TIM9_Init+0x98>)
 800214a:	2200      	movs	r2, #0
 800214c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4199;
 800214e:	4b1b      	ldr	r3, [pc, #108]	@ (80021bc <MX_TIM9_Init+0x98>)
 8002150:	f241 0267 	movw	r2, #4199	@ 0x1067
 8002154:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002156:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <MX_TIM9_Init+0x98>)
 8002158:	2200      	movs	r2, #0
 800215a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800215c:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <MX_TIM9_Init+0x98>)
 800215e:	2200      	movs	r2, #0
 8002160:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002162:	4816      	ldr	r0, [pc, #88]	@ (80021bc <MX_TIM9_Init+0x98>)
 8002164:	f002 f9cc 	bl	8004500 <HAL_TIM_PWM_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 800216e:	f000 f958 	bl	8002422 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002172:	2360      	movs	r3, #96	@ 0x60
 8002174:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217e:	2300      	movs	r3, #0
 8002180:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002182:	1d3b      	adds	r3, r7, #4
 8002184:	2200      	movs	r2, #0
 8002186:	4619      	mov	r1, r3
 8002188:	480c      	ldr	r0, [pc, #48]	@ (80021bc <MX_TIM9_Init+0x98>)
 800218a:	f002 fddf 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8002194:	f000 f945 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	2204      	movs	r2, #4
 800219c:	4619      	mov	r1, r3
 800219e:	4807      	ldr	r0, [pc, #28]	@ (80021bc <MX_TIM9_Init+0x98>)
 80021a0:	f002 fdd4 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 80021aa:	f000 f93a 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80021ae:	4803      	ldr	r0, [pc, #12]	@ (80021bc <MX_TIM9_Init+0x98>)
 80021b0:	f000 fed4 	bl	8002f5c <HAL_TIM_MspPostInit>

}
 80021b4:	bf00      	nop
 80021b6:	3720      	adds	r7, #32
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20000540 	.word	0x20000540
 80021c0:	40014000 	.word	0x40014000

080021c4 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b088      	sub	sp, #32
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80021ca:	1d3b      	adds	r3, r7, #4
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	60da      	str	r2, [r3, #12]
 80021d6:	611a      	str	r2, [r3, #16]
 80021d8:	615a      	str	r2, [r3, #20]
 80021da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80021dc:	4b1f      	ldr	r3, [pc, #124]	@ (800225c <MX_TIM12_Init+0x98>)
 80021de:	4a20      	ldr	r2, [pc, #128]	@ (8002260 <MX_TIM12_Init+0x9c>)
 80021e0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 80021e2:	4b1e      	ldr	r3, [pc, #120]	@ (800225c <MX_TIM12_Init+0x98>)
 80021e4:	2201      	movs	r2, #1
 80021e6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021e8:	4b1c      	ldr	r3, [pc, #112]	@ (800225c <MX_TIM12_Init+0x98>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4199;
 80021ee:	4b1b      	ldr	r3, [pc, #108]	@ (800225c <MX_TIM12_Init+0x98>)
 80021f0:	f241 0267 	movw	r2, #4199	@ 0x1067
 80021f4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f6:	4b19      	ldr	r3, [pc, #100]	@ (800225c <MX_TIM12_Init+0x98>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021fc:	4b17      	ldr	r3, [pc, #92]	@ (800225c <MX_TIM12_Init+0x98>)
 80021fe:	2280      	movs	r2, #128	@ 0x80
 8002200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002202:	4816      	ldr	r0, [pc, #88]	@ (800225c <MX_TIM12_Init+0x98>)
 8002204:	f002 f97c 	bl	8004500 <HAL_TIM_PWM_Init>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800220e:	f000 f908 	bl	8002422 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002212:	2360      	movs	r3, #96	@ 0x60
 8002214:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002222:	1d3b      	adds	r3, r7, #4
 8002224:	2200      	movs	r2, #0
 8002226:	4619      	mov	r1, r3
 8002228:	480c      	ldr	r0, [pc, #48]	@ (800225c <MX_TIM12_Init+0x98>)
 800222a:	f002 fd8f 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002234:	f000 f8f5 	bl	8002422 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002238:	1d3b      	adds	r3, r7, #4
 800223a:	2204      	movs	r2, #4
 800223c:	4619      	mov	r1, r3
 800223e:	4807      	ldr	r0, [pc, #28]	@ (800225c <MX_TIM12_Init+0x98>)
 8002240:	f002 fd84 	bl	8004d4c <HAL_TIM_PWM_ConfigChannel>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 800224a:	f000 f8ea 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800224e:	4803      	ldr	r0, [pc, #12]	@ (800225c <MX_TIM12_Init+0x98>)
 8002250:	f000 fe84 	bl	8002f5c <HAL_TIM_MspPostInit>

}
 8002254:	bf00      	nop
 8002256:	3720      	adds	r7, #32
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000588 	.word	0x20000588
 8002260:	40001800 	.word	0x40001800

08002264 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002268:	4b11      	ldr	r3, [pc, #68]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 800226a:	4a12      	ldr	r2, [pc, #72]	@ (80022b4 <MX_USART1_UART_Init+0x50>)
 800226c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800226e:	4b10      	ldr	r3, [pc, #64]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 8002270:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002274:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002276:	4b0e      	ldr	r3, [pc, #56]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800227c:	4b0c      	ldr	r3, [pc, #48]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 800227e:	2200      	movs	r2, #0
 8002280:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002282:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 8002284:	2200      	movs	r2, #0
 8002286:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002288:	4b09      	ldr	r3, [pc, #36]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 800228a:	220c      	movs	r2, #12
 800228c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228e:	4b08      	ldr	r3, [pc, #32]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 8002290:	2200      	movs	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 8002296:	2200      	movs	r2, #0
 8002298:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800229a:	4805      	ldr	r0, [pc, #20]	@ (80022b0 <MX_USART1_UART_Init+0x4c>)
 800229c:	f003 fc1c 	bl	8005ad8 <HAL_UART_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022a6:	f000 f8bc 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200005d0 	.word	0x200005d0
 80022b4:	40011000 	.word	0x40011000

080022b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08c      	sub	sp, #48	@ 0x30
 80022bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022be:	f107 031c 	add.w	r3, r7, #28
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	605a      	str	r2, [r3, #4]
 80022c8:	609a      	str	r2, [r3, #8]
 80022ca:	60da      	str	r2, [r3, #12]
 80022cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	61bb      	str	r3, [r7, #24]
 80022d2:	4b4a      	ldr	r3, [pc, #296]	@ (80023fc <MX_GPIO_Init+0x144>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	4a49      	ldr	r2, [pc, #292]	@ (80023fc <MX_GPIO_Init+0x144>)
 80022d8:	f043 0310 	orr.w	r3, r3, #16
 80022dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022de:	4b47      	ldr	r3, [pc, #284]	@ (80023fc <MX_GPIO_Init+0x144>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	61bb      	str	r3, [r7, #24]
 80022e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	4b43      	ldr	r3, [pc, #268]	@ (80023fc <MX_GPIO_Init+0x144>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f2:	4a42      	ldr	r2, [pc, #264]	@ (80023fc <MX_GPIO_Init+0x144>)
 80022f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fa:	4b40      	ldr	r3, [pc, #256]	@ (80023fc <MX_GPIO_Init+0x144>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]
 800230a:	4b3c      	ldr	r3, [pc, #240]	@ (80023fc <MX_GPIO_Init+0x144>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a3b      	ldr	r2, [pc, #236]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b39      	ldr	r3, [pc, #228]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	4b35      	ldr	r3, [pc, #212]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	4a34      	ldr	r2, [pc, #208]	@ (80023fc <MX_GPIO_Init+0x144>)
 800232c:	f043 0302 	orr.w	r3, r3, #2
 8002330:	6313      	str	r3, [r2, #48]	@ 0x30
 8002332:	4b32      	ldr	r3, [pc, #200]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	60bb      	str	r3, [r7, #8]
 8002342:	4b2e      	ldr	r3, [pc, #184]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002346:	4a2d      	ldr	r2, [pc, #180]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002348:	f043 0308 	orr.w	r3, r3, #8
 800234c:	6313      	str	r3, [r2, #48]	@ 0x30
 800234e:	4b2b      	ldr	r3, [pc, #172]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	60bb      	str	r3, [r7, #8]
 8002358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	607b      	str	r3, [r7, #4]
 800235e:	4b27      	ldr	r3, [pc, #156]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	4a26      	ldr	r2, [pc, #152]	@ (80023fc <MX_GPIO_Init+0x144>)
 8002364:	f043 0304 	orr.w	r3, r3, #4
 8002368:	6313      	str	r3, [r2, #48]	@ 0x30
 800236a:	4b24      	ldr	r3, [pc, #144]	@ (80023fc <MX_GPIO_Init+0x144>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	607b      	str	r3, [r7, #4]
 8002374:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Trig_1_Pin|Trig_2_Pin|Trig_3_Pin, GPIO_PIN_RESET);
 8002376:	2200      	movs	r2, #0
 8002378:	f44f 41a8 	mov.w	r1, #21504	@ 0x5400
 800237c:	4820      	ldr	r0, [pc, #128]	@ (8002400 <MX_GPIO_Init+0x148>)
 800237e:	f001 fb95 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin, GPIO_PIN_RESET);
 8002382:	2200      	movs	r2, #0
 8002384:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8002388:	481e      	ldr	r0, [pc, #120]	@ (8002404 <MX_GPIO_Init+0x14c>)
 800238a:	f001 fb8f 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_4_GPIO_Port, Trig_4_Pin, GPIO_PIN_RESET);
 800238e:	2200      	movs	r2, #0
 8002390:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002394:	481c      	ldr	r0, [pc, #112]	@ (8002408 <MX_GPIO_Init+0x150>)
 8002396:	f001 fb89 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Trig_1_Pin Trig_2_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = Trig_1_Pin|Trig_2_Pin|Trig_3_Pin;
 800239a:	f44f 43a8 	mov.w	r3, #21504	@ 0x5400
 800239e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a0:	2301      	movs	r3, #1
 80023a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a8:	2300      	movs	r3, #0
 80023aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023ac:	f107 031c 	add.w	r3, r7, #28
 80023b0:	4619      	mov	r1, r3
 80023b2:	4813      	ldr	r0, [pc, #76]	@ (8002400 <MX_GPIO_Init+0x148>)
 80023b4:	f001 f9de 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_8_Pin Trig_7_Pin Trig_6_Pin Trig_5_Pin */
  GPIO_InitStruct.Pin = Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin;
 80023b8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80023bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023be:	2301      	movs	r3, #1
 80023c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c6:	2300      	movs	r3, #0
 80023c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023ca:	f107 031c 	add.w	r3, r7, #28
 80023ce:	4619      	mov	r1, r3
 80023d0:	480c      	ldr	r0, [pc, #48]	@ (8002404 <MX_GPIO_Init+0x14c>)
 80023d2:	f001 f9cf 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_4_Pin */
  GPIO_InitStruct.Pin = Trig_4_Pin;
 80023d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023dc:	2301      	movs	r3, #1
 80023de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e4:	2300      	movs	r3, #0
 80023e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Trig_4_GPIO_Port, &GPIO_InitStruct);
 80023e8:	f107 031c 	add.w	r3, r7, #28
 80023ec:	4619      	mov	r1, r3
 80023ee:	4806      	ldr	r0, [pc, #24]	@ (8002408 <MX_GPIO_Init+0x150>)
 80023f0:	f001 f9c0 	bl	8003774 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023f4:	bf00      	nop
 80023f6:	3730      	adds	r7, #48	@ 0x30
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40023800 	.word	0x40023800
 8002400:	40021000 	.word	0x40021000
 8002404:	40020c00 	.word	0x40020c00
 8002408:	40020000 	.word	0x40020000

0800240c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// Forward interrupt to sensor library
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
    HC_SR04_Capture_Callback(htim);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff f937 	bl	8001688 <HC_SR04_Capture_Callback>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002426:	b672      	cpsid	i
}
 8002428:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 800242a:	bf00      	nop
 800242c:	e7fd      	b.n	800242a <Error_Handler+0x8>
	...

08002430 <Motor_Init>:
  * @note   IMPORTANT: Motor kiri (C & D) polaritas terbalik!
  *         - Motor Kanan (A & B): RPWM = maju, LPWM = mundur (normal)
  *         - Motor Kiri (C & D): LPWM = maju, RPWM = mundur (inversi)
  * @retval None
  */
void Motor_Init(void) {
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
    // Motor 1 (B - Kanan Depan): TIM9 CH1+CH2 (PE5/PE6) - Full H-bridge control
    motors[MOTOR_1].htim = &htim9;
 8002434:	4b37      	ldr	r3, [pc, #220]	@ (8002514 <Motor_Init+0xe4>)
 8002436:	4a38      	ldr	r2, [pc, #224]	@ (8002518 <Motor_Init+0xe8>)
 8002438:	601a      	str	r2, [r3, #0]
    motors[MOTOR_1].channel_rpwm = TIM_CHANNEL_1;  // PE5 - RPWM (forward)
 800243a:	4b36      	ldr	r3, [pc, #216]	@ (8002514 <Motor_Init+0xe4>)
 800243c:	2200      	movs	r2, #0
 800243e:	605a      	str	r2, [r3, #4]
    motors[MOTOR_1].channel_lpwm = TIM_CHANNEL_2;  // PE6 - LPWM (reverse)
 8002440:	4b34      	ldr	r3, [pc, #208]	@ (8002514 <Motor_Init+0xe4>)
 8002442:	2204      	movs	r2, #4
 8002444:	609a      	str	r2, [r3, #8]
    motors[MOTOR_1].current_speed = 0;
 8002446:	4b33      	ldr	r3, [pc, #204]	@ (8002514 <Motor_Init+0xe4>)
 8002448:	2200      	movs	r2, #0
 800244a:	819a      	strh	r2, [r3, #12]
    motors[MOTOR_1].direction = MOTOR_DIR_STOP;
 800244c:	4b31      	ldr	r3, [pc, #196]	@ (8002514 <Motor_Init+0xe4>)
 800244e:	2200      	movs	r2, #0
 8002450:	739a      	strb	r2, [r3, #14]
    motors[MOTOR_1].is_initialized = true;
 8002452:	4b30      	ldr	r3, [pc, #192]	@ (8002514 <Motor_Init+0xe4>)
 8002454:	2201      	movs	r2, #1
 8002456:	73da      	strb	r2, [r3, #15]

    // Motor 2 (C - Kiri Depan): TIM12 CH1+CH2 (PB14/PB15) - Full H-bridge control
    motors[MOTOR_2].htim = &htim12;
 8002458:	4b2e      	ldr	r3, [pc, #184]	@ (8002514 <Motor_Init+0xe4>)
 800245a:	4a30      	ldr	r2, [pc, #192]	@ (800251c <Motor_Init+0xec>)
 800245c:	611a      	str	r2, [r3, #16]
    motors[MOTOR_2].channel_rpwm = TIM_CHANNEL_1;  // PB14 - RPWM (forward)
 800245e:	4b2d      	ldr	r3, [pc, #180]	@ (8002514 <Motor_Init+0xe4>)
 8002460:	2200      	movs	r2, #0
 8002462:	615a      	str	r2, [r3, #20]
    motors[MOTOR_2].channel_lpwm = TIM_CHANNEL_2;  // PB15 - LPWM (reverse)
 8002464:	4b2b      	ldr	r3, [pc, #172]	@ (8002514 <Motor_Init+0xe4>)
 8002466:	2204      	movs	r2, #4
 8002468:	619a      	str	r2, [r3, #24]
    motors[MOTOR_2].current_speed = 0;
 800246a:	4b2a      	ldr	r3, [pc, #168]	@ (8002514 <Motor_Init+0xe4>)
 800246c:	2200      	movs	r2, #0
 800246e:	839a      	strh	r2, [r3, #28]
    motors[MOTOR_2].direction = MOTOR_DIR_STOP;
 8002470:	4b28      	ldr	r3, [pc, #160]	@ (8002514 <Motor_Init+0xe4>)
 8002472:	2200      	movs	r2, #0
 8002474:	779a      	strb	r2, [r3, #30]
    motors[MOTOR_2].is_initialized = true;
 8002476:	4b27      	ldr	r3, [pc, #156]	@ (8002514 <Motor_Init+0xe4>)
 8002478:	2201      	movs	r2, #1
 800247a:	77da      	strb	r2, [r3, #31]

    // Motor 3 (A - Kanan Belakang): TIM3 CH3+CH4 (PB0/PB1) - Full H-bridge control
    motors[MOTOR_3].htim = &htim3;
 800247c:	4b25      	ldr	r3, [pc, #148]	@ (8002514 <Motor_Init+0xe4>)
 800247e:	4a28      	ldr	r2, [pc, #160]	@ (8002520 <Motor_Init+0xf0>)
 8002480:	621a      	str	r2, [r3, #32]
    motors[MOTOR_3].channel_rpwm = TIM_CHANNEL_3;  // PB0 - RPWM (forward)
 8002482:	4b24      	ldr	r3, [pc, #144]	@ (8002514 <Motor_Init+0xe4>)
 8002484:	2208      	movs	r2, #8
 8002486:	625a      	str	r2, [r3, #36]	@ 0x24
    motors[MOTOR_3].channel_lpwm = TIM_CHANNEL_4;  // PB1 - LPWM (reverse)
 8002488:	4b22      	ldr	r3, [pc, #136]	@ (8002514 <Motor_Init+0xe4>)
 800248a:	220c      	movs	r2, #12
 800248c:	629a      	str	r2, [r3, #40]	@ 0x28
    motors[MOTOR_3].current_speed = 0;
 800248e:	4b21      	ldr	r3, [pc, #132]	@ (8002514 <Motor_Init+0xe4>)
 8002490:	2200      	movs	r2, #0
 8002492:	859a      	strh	r2, [r3, #44]	@ 0x2c
    motors[MOTOR_3].direction = MOTOR_DIR_STOP;
 8002494:	4b1f      	ldr	r3, [pc, #124]	@ (8002514 <Motor_Init+0xe4>)
 8002496:	2200      	movs	r2, #0
 8002498:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    motors[MOTOR_3].is_initialized = true;
 800249c:	4b1d      	ldr	r3, [pc, #116]	@ (8002514 <Motor_Init+0xe4>)
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

    // Motor 4 (D - Kiri Belakang): TIM2 CH1+CH2 (PA0/PA1) - Full H-bridge control
    motors[MOTOR_4].htim = &htim2;
 80024a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002514 <Motor_Init+0xe4>)
 80024a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002524 <Motor_Init+0xf4>)
 80024a8:	631a      	str	r2, [r3, #48]	@ 0x30
    motors[MOTOR_4].channel_rpwm = TIM_CHANNEL_1;  // PA0 - RPWM (forward)
 80024aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002514 <Motor_Init+0xe4>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	635a      	str	r2, [r3, #52]	@ 0x34
    motors[MOTOR_4].channel_lpwm = TIM_CHANNEL_2;  // PA1 - LPWM (reverse)
 80024b0:	4b18      	ldr	r3, [pc, #96]	@ (8002514 <Motor_Init+0xe4>)
 80024b2:	2204      	movs	r2, #4
 80024b4:	639a      	str	r2, [r3, #56]	@ 0x38
    motors[MOTOR_4].current_speed = 0;
 80024b6:	4b17      	ldr	r3, [pc, #92]	@ (8002514 <Motor_Init+0xe4>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
    motors[MOTOR_4].direction = MOTOR_DIR_STOP;
 80024bc:	4b15      	ldr	r3, [pc, #84]	@ (8002514 <Motor_Init+0xe4>)
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    motors[MOTOR_4].is_initialized = true;
 80024c4:	4b13      	ldr	r3, [pc, #76]	@ (8002514 <Motor_Init+0xe4>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

    // Start all PWM channels
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);   // Motor 1 RPWM (PE5)
 80024cc:	2100      	movs	r1, #0
 80024ce:	4812      	ldr	r0, [pc, #72]	@ (8002518 <Motor_Init+0xe8>)
 80024d0:	f002 f866 	bl	80045a0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);   // Motor 1 LPWM (PE6)
 80024d4:	2104      	movs	r1, #4
 80024d6:	4810      	ldr	r0, [pc, #64]	@ (8002518 <Motor_Init+0xe8>)
 80024d8:	f002 f862 	bl	80045a0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Motor 2 RPWM (PB14)
 80024dc:	2100      	movs	r1, #0
 80024de:	480f      	ldr	r0, [pc, #60]	@ (800251c <Motor_Init+0xec>)
 80024e0:	f002 f85e 	bl	80045a0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Motor 2 LPWM (PB15)
 80024e4:	2104      	movs	r1, #4
 80024e6:	480d      	ldr	r0, [pc, #52]	@ (800251c <Motor_Init+0xec>)
 80024e8:	f002 f85a 	bl	80045a0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // Motor 3 RPWM (PB0)
 80024ec:	2108      	movs	r1, #8
 80024ee:	480c      	ldr	r0, [pc, #48]	@ (8002520 <Motor_Init+0xf0>)
 80024f0:	f002 f856 	bl	80045a0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // Motor 3 LPWM (PB1)
 80024f4:	210c      	movs	r1, #12
 80024f6:	480a      	ldr	r0, [pc, #40]	@ (8002520 <Motor_Init+0xf0>)
 80024f8:	f002 f852 	bl	80045a0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);   // Motor 4 RPWM (PA0)
 80024fc:	2100      	movs	r1, #0
 80024fe:	4809      	ldr	r0, [pc, #36]	@ (8002524 <Motor_Init+0xf4>)
 8002500:	f002 f84e 	bl	80045a0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);   // Motor 4 LPWM (PA1)
 8002504:	2104      	movs	r1, #4
 8002506:	4807      	ldr	r0, [pc, #28]	@ (8002524 <Motor_Init+0xf4>)
 8002508:	f002 f84a 	bl	80045a0 <HAL_TIM_PWM_Start>

    // Initialize all motors to stopped state
    Motor_Stop_All();
 800250c:	f000 f80c 	bl	8002528 <Motor_Stop_All>
}
 8002510:	bf00      	nop
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20000618 	.word	0x20000618
 8002518:	20000540 	.word	0x20000540
 800251c:	20000588 	.word	0x20000588
 8002520:	20000468 	.word	0x20000468
 8002524:	20000420 	.word	0x20000420

08002528 <Motor_Stop_All>:

/**
  * @brief  Stop all motors
  * @retval None
  */
void Motor_Stop_All(void) {
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 800252e:	2300      	movs	r3, #0
 8002530:	71fb      	strb	r3, [r7, #7]
 8002532:	e08f      	b.n	8002654 <Motor_Stop_All+0x12c>
        if (motors[i].is_initialized) {
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	4a4d      	ldr	r2, [pc, #308]	@ (800266c <Motor_Stop_All+0x144>)
 8002538:	011b      	lsls	r3, r3, #4
 800253a:	4413      	add	r3, r2
 800253c:	330f      	adds	r3, #15
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 8084 	beq.w	800264e <Motor_Stop_All+0x126>
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_rpwm, 0);
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	4a48      	ldr	r2, [pc, #288]	@ (800266c <Motor_Stop_All+0x144>)
 800254a:	011b      	lsls	r3, r3, #4
 800254c:	4413      	add	r3, r2
 800254e:	3304      	adds	r3, #4
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d108      	bne.n	8002568 <Motor_Stop_All+0x40>
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	4a44      	ldr	r2, [pc, #272]	@ (800266c <Motor_Stop_All+0x144>)
 800255a:	011b      	lsls	r3, r3, #4
 800255c:	4413      	add	r3, r2
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2200      	movs	r2, #0
 8002564:	635a      	str	r2, [r3, #52]	@ 0x34
 8002566:	e029      	b.n	80025bc <Motor_Stop_All+0x94>
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	4a40      	ldr	r2, [pc, #256]	@ (800266c <Motor_Stop_All+0x144>)
 800256c:	011b      	lsls	r3, r3, #4
 800256e:	4413      	add	r3, r2
 8002570:	3304      	adds	r3, #4
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b04      	cmp	r3, #4
 8002576:	d108      	bne.n	800258a <Motor_Stop_All+0x62>
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	4a3c      	ldr	r2, [pc, #240]	@ (800266c <Motor_Stop_All+0x144>)
 800257c:	011b      	lsls	r3, r3, #4
 800257e:	4413      	add	r3, r2
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	2300      	movs	r3, #0
 8002586:	6393      	str	r3, [r2, #56]	@ 0x38
 8002588:	e018      	b.n	80025bc <Motor_Stop_All+0x94>
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	4a37      	ldr	r2, [pc, #220]	@ (800266c <Motor_Stop_All+0x144>)
 800258e:	011b      	lsls	r3, r3, #4
 8002590:	4413      	add	r3, r2
 8002592:	3304      	adds	r3, #4
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2b08      	cmp	r3, #8
 8002598:	d108      	bne.n	80025ac <Motor_Stop_All+0x84>
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	4a33      	ldr	r2, [pc, #204]	@ (800266c <Motor_Stop_All+0x144>)
 800259e:	011b      	lsls	r3, r3, #4
 80025a0:	4413      	add	r3, r2
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	2300      	movs	r3, #0
 80025a8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80025aa:	e007      	b.n	80025bc <Motor_Stop_All+0x94>
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	4a2f      	ldr	r2, [pc, #188]	@ (800266c <Motor_Stop_All+0x144>)
 80025b0:	011b      	lsls	r3, r3, #4
 80025b2:	4413      	add	r3, r2
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	2300      	movs	r3, #0
 80025ba:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_lpwm, 0);
 80025bc:	79fb      	ldrb	r3, [r7, #7]
 80025be:	4a2b      	ldr	r2, [pc, #172]	@ (800266c <Motor_Stop_All+0x144>)
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	4413      	add	r3, r2
 80025c4:	3308      	adds	r3, #8
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d108      	bne.n	80025de <Motor_Stop_All+0xb6>
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	4a27      	ldr	r2, [pc, #156]	@ (800266c <Motor_Stop_All+0x144>)
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	4413      	add	r3, r2
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2200      	movs	r2, #0
 80025da:	635a      	str	r2, [r3, #52]	@ 0x34
 80025dc:	e029      	b.n	8002632 <Motor_Stop_All+0x10a>
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	4a22      	ldr	r2, [pc, #136]	@ (800266c <Motor_Stop_All+0x144>)
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	4413      	add	r3, r2
 80025e6:	3308      	adds	r3, #8
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	d108      	bne.n	8002600 <Motor_Stop_All+0xd8>
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	4a1e      	ldr	r2, [pc, #120]	@ (800266c <Motor_Stop_All+0x144>)
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	4413      	add	r3, r2
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	2300      	movs	r3, #0
 80025fc:	6393      	str	r3, [r2, #56]	@ 0x38
 80025fe:	e018      	b.n	8002632 <Motor_Stop_All+0x10a>
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	4a1a      	ldr	r2, [pc, #104]	@ (800266c <Motor_Stop_All+0x144>)
 8002604:	011b      	lsls	r3, r3, #4
 8002606:	4413      	add	r3, r2
 8002608:	3308      	adds	r3, #8
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2b08      	cmp	r3, #8
 800260e:	d108      	bne.n	8002622 <Motor_Stop_All+0xfa>
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	4a16      	ldr	r2, [pc, #88]	@ (800266c <Motor_Stop_All+0x144>)
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	4413      	add	r3, r2
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	2300      	movs	r3, #0
 800261e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002620:	e007      	b.n	8002632 <Motor_Stop_All+0x10a>
 8002622:	79fb      	ldrb	r3, [r7, #7]
 8002624:	4a11      	ldr	r2, [pc, #68]	@ (800266c <Motor_Stop_All+0x144>)
 8002626:	011b      	lsls	r3, r3, #4
 8002628:	4413      	add	r3, r2
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	2300      	movs	r3, #0
 8002630:	6413      	str	r3, [r2, #64]	@ 0x40
            motors[i].current_speed = 0;
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	4a0d      	ldr	r2, [pc, #52]	@ (800266c <Motor_Stop_All+0x144>)
 8002636:	011b      	lsls	r3, r3, #4
 8002638:	4413      	add	r3, r2
 800263a:	330c      	adds	r3, #12
 800263c:	2200      	movs	r2, #0
 800263e:	801a      	strh	r2, [r3, #0]
            motors[i].direction = MOTOR_DIR_STOP;
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	4a0a      	ldr	r2, [pc, #40]	@ (800266c <Motor_Stop_All+0x144>)
 8002644:	011b      	lsls	r3, r3, #4
 8002646:	4413      	add	r3, r2
 8002648:	330e      	adds	r3, #14
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	3301      	adds	r3, #1
 8002652:	71fb      	strb	r3, [r7, #7]
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	2b03      	cmp	r3, #3
 8002658:	f67f af6c 	bls.w	8002534 <Motor_Stop_All+0xc>
        }
    }
}
 800265c:	bf00      	nop
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	20000618 	.word	0x20000618

08002670 <speed_to_duty>:
/**
  * @brief  Convert speed percentage to PWM duty cycle
  * @param  speed: Speed percentage (-100 to +100)
  * @retval PWM duty cycle value (0-4199)
  */
static uint16_t speed_to_duty(int16_t speed) {
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	80fb      	strh	r3, [r7, #6]
    // Clamp speed to valid range
    if (speed > 100) speed = 100;
 800267a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800267e:	2b64      	cmp	r3, #100	@ 0x64
 8002680:	dd01      	ble.n	8002686 <speed_to_duty+0x16>
 8002682:	2364      	movs	r3, #100	@ 0x64
 8002684:	80fb      	strh	r3, [r7, #6]
    if (speed < -100) speed = -100;
 8002686:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800268a:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 800268e:	da02      	bge.n	8002696 <speed_to_duty+0x26>
 8002690:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 8002694:	80fb      	strh	r3, [r7, #6]

    // Get absolute value
    int16_t abs_speed = (speed < 0) ? -speed : speed;
 8002696:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800269a:	2b00      	cmp	r3, #0
 800269c:	bfb8      	it	lt
 800269e:	425b      	neglt	r3, r3
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	81fb      	strh	r3, [r7, #14]

    // Convert to duty cycle (0-4199)
    return (uint16_t)((abs_speed * MOTOR_PWM_MAX) / 100);
 80026a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026a8:	f241 0267 	movw	r2, #4199	@ 0x1067
 80026ac:	fb02 f303 	mul.w	r3, r2, r3
 80026b0:	4a06      	ldr	r2, [pc, #24]	@ (80026cc <speed_to_duty+0x5c>)
 80026b2:	fb82 1203 	smull	r1, r2, r2, r3
 80026b6:	1152      	asrs	r2, r2, #5
 80026b8:	17db      	asrs	r3, r3, #31
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	b29b      	uxth	r3, r3
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3714      	adds	r7, #20
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	51eb851f 	.word	0x51eb851f

080026d0 <Motor_SetSpeed>:
  * @brief  Set motor speed and direction
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval None
  */
void Motor_SetSpeed(uint8_t motor_id, int16_t speed) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	460a      	mov	r2, r1
 80026da:	71fb      	strb	r3, [r7, #7]
 80026dc:	4613      	mov	r3, r2
 80026de:	80bb      	strh	r3, [r7, #4]
    if (motor_id >= MOTOR_COUNT || !motors[motor_id].is_initialized) {
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	2b03      	cmp	r3, #3
 80026e4:	f200 82a5 	bhi.w	8002c32 <Motor_SetSpeed+0x562>
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	4a8e      	ldr	r2, [pc, #568]	@ (8002924 <Motor_SetSpeed+0x254>)
 80026ec:	011b      	lsls	r3, r3, #4
 80026ee:	4413      	add	r3, r2
 80026f0:	330f      	adds	r3, #15
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	f083 0301 	eor.w	r3, r3, #1
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f040 8299 	bne.w	8002c32 <Motor_SetSpeed+0x562>
        return;
    }

    uint16_t duty = speed_to_duty(speed);
 8002700:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff ffb3 	bl	8002670 <speed_to_duty>
 800270a:	4603      	mov	r3, r0
 800270c:	81fb      	strh	r3, [r7, #14]

    // Motor kiri (C & D) polaritas terbalik, perlu inversi
    bool is_left_motor = (motor_id == MOTOR_2 || motor_id == MOTOR_4);  // C = MOTOR_2, D = MOTOR_4
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d002      	beq.n	800271a <Motor_SetSpeed+0x4a>
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	2b03      	cmp	r3, #3
 8002718:	d101      	bne.n	800271e <Motor_SetSpeed+0x4e>
 800271a:	2301      	movs	r3, #1
 800271c:	e000      	b.n	8002720 <Motor_SetSpeed+0x50>
 800271e:	2300      	movs	r3, #0
 8002720:	737b      	strb	r3, [r7, #13]
 8002722:	7b7b      	ldrb	r3, [r7, #13]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	737b      	strb	r3, [r7, #13]

    if (speed > 0) {
 800272a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	f340 80fa 	ble.w	8002928 <Motor_SetSpeed+0x258>
        // Forward - INVERTED: All motors use LPWM for forward
        motors[motor_id].direction = MOTOR_DIR_FORWARD;
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	4a7b      	ldr	r2, [pc, #492]	@ (8002924 <Motor_SetSpeed+0x254>)
 8002738:	011b      	lsls	r3, r3, #4
 800273a:	4413      	add	r3, r2
 800273c:	330e      	adds	r3, #14
 800273e:	2201      	movs	r2, #1
 8002740:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 8002742:	7b7b      	ldrb	r3, [r7, #13]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d076      	beq.n	8002836 <Motor_SetSpeed+0x166>
            // Motor kiri: RPWM = maju, LPWM = 0 (INVERTED)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	4a76      	ldr	r2, [pc, #472]	@ (8002924 <Motor_SetSpeed+0x254>)
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	4413      	add	r3, r2
 8002750:	3304      	adds	r3, #4
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d108      	bne.n	800276a <Motor_SetSpeed+0x9a>
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	4a72      	ldr	r2, [pc, #456]	@ (8002924 <Motor_SetSpeed+0x254>)
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	4413      	add	r3, r2
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	89fa      	ldrh	r2, [r7, #14]
 8002766:	635a      	str	r2, [r3, #52]	@ 0x34
 8002768:	e029      	b.n	80027be <Motor_SetSpeed+0xee>
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	4a6d      	ldr	r2, [pc, #436]	@ (8002924 <Motor_SetSpeed+0x254>)
 800276e:	011b      	lsls	r3, r3, #4
 8002770:	4413      	add	r3, r2
 8002772:	3304      	adds	r3, #4
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2b04      	cmp	r3, #4
 8002778:	d108      	bne.n	800278c <Motor_SetSpeed+0xbc>
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	4a69      	ldr	r2, [pc, #420]	@ (8002924 <Motor_SetSpeed+0x254>)
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	4413      	add	r3, r2
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	89fb      	ldrh	r3, [r7, #14]
 8002788:	6393      	str	r3, [r2, #56]	@ 0x38
 800278a:	e018      	b.n	80027be <Motor_SetSpeed+0xee>
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	4a65      	ldr	r2, [pc, #404]	@ (8002924 <Motor_SetSpeed+0x254>)
 8002790:	011b      	lsls	r3, r3, #4
 8002792:	4413      	add	r3, r2
 8002794:	3304      	adds	r3, #4
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b08      	cmp	r3, #8
 800279a:	d108      	bne.n	80027ae <Motor_SetSpeed+0xde>
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	4a61      	ldr	r2, [pc, #388]	@ (8002924 <Motor_SetSpeed+0x254>)
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	4413      	add	r3, r2
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	89fb      	ldrh	r3, [r7, #14]
 80027aa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80027ac:	e007      	b.n	80027be <Motor_SetSpeed+0xee>
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	4a5c      	ldr	r2, [pc, #368]	@ (8002924 <Motor_SetSpeed+0x254>)
 80027b2:	011b      	lsls	r3, r3, #4
 80027b4:	4413      	add	r3, r2
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	89fb      	ldrh	r3, [r7, #14]
 80027bc:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	4a58      	ldr	r2, [pc, #352]	@ (8002924 <Motor_SetSpeed+0x254>)
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	4413      	add	r3, r2
 80027c6:	3308      	adds	r3, #8
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d108      	bne.n	80027e0 <Motor_SetSpeed+0x110>
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	4a54      	ldr	r2, [pc, #336]	@ (8002924 <Motor_SetSpeed+0x254>)
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	4413      	add	r3, r2
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2200      	movs	r2, #0
 80027dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80027de:	e220      	b.n	8002c22 <Motor_SetSpeed+0x552>
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	4a50      	ldr	r2, [pc, #320]	@ (8002924 <Motor_SetSpeed+0x254>)
 80027e4:	011b      	lsls	r3, r3, #4
 80027e6:	4413      	add	r3, r2
 80027e8:	3308      	adds	r3, #8
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b04      	cmp	r3, #4
 80027ee:	d108      	bne.n	8002802 <Motor_SetSpeed+0x132>
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	4a4c      	ldr	r2, [pc, #304]	@ (8002924 <Motor_SetSpeed+0x254>)
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	4413      	add	r3, r2
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	2300      	movs	r3, #0
 80027fe:	6393      	str	r3, [r2, #56]	@ 0x38
 8002800:	e20f      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002802:	79fb      	ldrb	r3, [r7, #7]
 8002804:	4a47      	ldr	r2, [pc, #284]	@ (8002924 <Motor_SetSpeed+0x254>)
 8002806:	011b      	lsls	r3, r3, #4
 8002808:	4413      	add	r3, r2
 800280a:	3308      	adds	r3, #8
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2b08      	cmp	r3, #8
 8002810:	d108      	bne.n	8002824 <Motor_SetSpeed+0x154>
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	4a43      	ldr	r2, [pc, #268]	@ (8002924 <Motor_SetSpeed+0x254>)
 8002816:	011b      	lsls	r3, r3, #4
 8002818:	4413      	add	r3, r2
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	2300      	movs	r3, #0
 8002820:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002822:	e1fe      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002824:	79fb      	ldrb	r3, [r7, #7]
 8002826:	4a3f      	ldr	r2, [pc, #252]	@ (8002924 <Motor_SetSpeed+0x254>)
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	4413      	add	r3, r2
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	2300      	movs	r3, #0
 8002832:	6413      	str	r3, [r2, #64]	@ 0x40
 8002834:	e1f5      	b.n	8002c22 <Motor_SetSpeed+0x552>
        } else {
            // Motor kanan: LPWM = maju, RPWM = 0 (INVERTED)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8002836:	79fb      	ldrb	r3, [r7, #7]
 8002838:	4a3a      	ldr	r2, [pc, #232]	@ (8002924 <Motor_SetSpeed+0x254>)
 800283a:	011b      	lsls	r3, r3, #4
 800283c:	4413      	add	r3, r2
 800283e:	3304      	adds	r3, #4
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d108      	bne.n	8002858 <Motor_SetSpeed+0x188>
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	4a36      	ldr	r2, [pc, #216]	@ (8002924 <Motor_SetSpeed+0x254>)
 800284a:	011b      	lsls	r3, r3, #4
 800284c:	4413      	add	r3, r2
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2200      	movs	r2, #0
 8002854:	635a      	str	r2, [r3, #52]	@ 0x34
 8002856:	e029      	b.n	80028ac <Motor_SetSpeed+0x1dc>
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	4a32      	ldr	r2, [pc, #200]	@ (8002924 <Motor_SetSpeed+0x254>)
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	4413      	add	r3, r2
 8002860:	3304      	adds	r3, #4
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b04      	cmp	r3, #4
 8002866:	d108      	bne.n	800287a <Motor_SetSpeed+0x1aa>
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	4a2e      	ldr	r2, [pc, #184]	@ (8002924 <Motor_SetSpeed+0x254>)
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	4413      	add	r3, r2
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	2300      	movs	r3, #0
 8002876:	6393      	str	r3, [r2, #56]	@ 0x38
 8002878:	e018      	b.n	80028ac <Motor_SetSpeed+0x1dc>
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	4a29      	ldr	r2, [pc, #164]	@ (8002924 <Motor_SetSpeed+0x254>)
 800287e:	011b      	lsls	r3, r3, #4
 8002880:	4413      	add	r3, r2
 8002882:	3304      	adds	r3, #4
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b08      	cmp	r3, #8
 8002888:	d108      	bne.n	800289c <Motor_SetSpeed+0x1cc>
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	4a25      	ldr	r2, [pc, #148]	@ (8002924 <Motor_SetSpeed+0x254>)
 800288e:	011b      	lsls	r3, r3, #4
 8002890:	4413      	add	r3, r2
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	2300      	movs	r3, #0
 8002898:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800289a:	e007      	b.n	80028ac <Motor_SetSpeed+0x1dc>
 800289c:	79fb      	ldrb	r3, [r7, #7]
 800289e:	4a21      	ldr	r2, [pc, #132]	@ (8002924 <Motor_SetSpeed+0x254>)
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	4413      	add	r3, r2
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2300      	movs	r3, #0
 80028aa:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002924 <Motor_SetSpeed+0x254>)
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	4413      	add	r3, r2
 80028b4:	3308      	adds	r3, #8
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d108      	bne.n	80028ce <Motor_SetSpeed+0x1fe>
 80028bc:	79fb      	ldrb	r3, [r7, #7]
 80028be:	4a19      	ldr	r2, [pc, #100]	@ (8002924 <Motor_SetSpeed+0x254>)
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	4413      	add	r3, r2
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	89fa      	ldrh	r2, [r7, #14]
 80028ca:	635a      	str	r2, [r3, #52]	@ 0x34
 80028cc:	e1a9      	b.n	8002c22 <Motor_SetSpeed+0x552>
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	4a14      	ldr	r2, [pc, #80]	@ (8002924 <Motor_SetSpeed+0x254>)
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	4413      	add	r3, r2
 80028d6:	3308      	adds	r3, #8
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2b04      	cmp	r3, #4
 80028dc:	d108      	bne.n	80028f0 <Motor_SetSpeed+0x220>
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	4a10      	ldr	r2, [pc, #64]	@ (8002924 <Motor_SetSpeed+0x254>)
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	4413      	add	r3, r2
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	89fb      	ldrh	r3, [r7, #14]
 80028ec:	6393      	str	r3, [r2, #56]	@ 0x38
 80028ee:	e198      	b.n	8002c22 <Motor_SetSpeed+0x552>
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002924 <Motor_SetSpeed+0x254>)
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	4413      	add	r3, r2
 80028f8:	3308      	adds	r3, #8
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2b08      	cmp	r3, #8
 80028fe:	d108      	bne.n	8002912 <Motor_SetSpeed+0x242>
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	4a08      	ldr	r2, [pc, #32]	@ (8002924 <Motor_SetSpeed+0x254>)
 8002904:	011b      	lsls	r3, r3, #4
 8002906:	4413      	add	r3, r2
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	89fb      	ldrh	r3, [r7, #14]
 800290e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002910:	e187      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	4a03      	ldr	r2, [pc, #12]	@ (8002924 <Motor_SetSpeed+0x254>)
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	4413      	add	r3, r2
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	89fb      	ldrh	r3, [r7, #14]
 8002920:	6413      	str	r3, [r2, #64]	@ 0x40
 8002922:	e17e      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002924:	20000618 	.word	0x20000618
        }
    }
    else if (speed < 0) {
 8002928:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	f280 80f8 	bge.w	8002b22 <Motor_SetSpeed+0x452>
        // Reverse - INVERTED: All motors use RPWM for reverse
        motors[motor_id].direction = MOTOR_DIR_REVERSE;
 8002932:	79fb      	ldrb	r3, [r7, #7]
 8002934:	4a98      	ldr	r2, [pc, #608]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002936:	011b      	lsls	r3, r3, #4
 8002938:	4413      	add	r3, r2
 800293a:	330e      	adds	r3, #14
 800293c:	2202      	movs	r2, #2
 800293e:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 8002940:	7b7b      	ldrb	r3, [r7, #13]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d076      	beq.n	8002a34 <Motor_SetSpeed+0x364>
            // Motor kiri: LPWM = mundur, RPWM = 0 (INVERTED)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	4a93      	ldr	r2, [pc, #588]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 800294a:	011b      	lsls	r3, r3, #4
 800294c:	4413      	add	r3, r2
 800294e:	3304      	adds	r3, #4
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d108      	bne.n	8002968 <Motor_SetSpeed+0x298>
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	4a8f      	ldr	r2, [pc, #572]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	4413      	add	r3, r2
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2200      	movs	r2, #0
 8002964:	635a      	str	r2, [r3, #52]	@ 0x34
 8002966:	e029      	b.n	80029bc <Motor_SetSpeed+0x2ec>
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	4a8b      	ldr	r2, [pc, #556]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 800296c:	011b      	lsls	r3, r3, #4
 800296e:	4413      	add	r3, r2
 8002970:	3304      	adds	r3, #4
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b04      	cmp	r3, #4
 8002976:	d108      	bne.n	800298a <Motor_SetSpeed+0x2ba>
 8002978:	79fb      	ldrb	r3, [r7, #7]
 800297a:	4a87      	ldr	r2, [pc, #540]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 800297c:	011b      	lsls	r3, r3, #4
 800297e:	4413      	add	r3, r2
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	2300      	movs	r3, #0
 8002986:	6393      	str	r3, [r2, #56]	@ 0x38
 8002988:	e018      	b.n	80029bc <Motor_SetSpeed+0x2ec>
 800298a:	79fb      	ldrb	r3, [r7, #7]
 800298c:	4a82      	ldr	r2, [pc, #520]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 800298e:	011b      	lsls	r3, r3, #4
 8002990:	4413      	add	r3, r2
 8002992:	3304      	adds	r3, #4
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b08      	cmp	r3, #8
 8002998:	d108      	bne.n	80029ac <Motor_SetSpeed+0x2dc>
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	4a7e      	ldr	r2, [pc, #504]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	4413      	add	r3, r2
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	2300      	movs	r3, #0
 80029a8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80029aa:	e007      	b.n	80029bc <Motor_SetSpeed+0x2ec>
 80029ac:	79fb      	ldrb	r3, [r7, #7]
 80029ae:	4a7a      	ldr	r2, [pc, #488]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 80029b0:	011b      	lsls	r3, r3, #4
 80029b2:	4413      	add	r3, r2
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	2300      	movs	r3, #0
 80029ba:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	4a76      	ldr	r2, [pc, #472]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 80029c0:	011b      	lsls	r3, r3, #4
 80029c2:	4413      	add	r3, r2
 80029c4:	3308      	adds	r3, #8
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d108      	bne.n	80029de <Motor_SetSpeed+0x30e>
 80029cc:	79fb      	ldrb	r3, [r7, #7]
 80029ce:	4a72      	ldr	r2, [pc, #456]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 80029d0:	011b      	lsls	r3, r3, #4
 80029d2:	4413      	add	r3, r2
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	89fa      	ldrh	r2, [r7, #14]
 80029da:	635a      	str	r2, [r3, #52]	@ 0x34
 80029dc:	e121      	b.n	8002c22 <Motor_SetSpeed+0x552>
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	4a6d      	ldr	r2, [pc, #436]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	4413      	add	r3, r2
 80029e6:	3308      	adds	r3, #8
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	d108      	bne.n	8002a00 <Motor_SetSpeed+0x330>
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	4a69      	ldr	r2, [pc, #420]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	4413      	add	r3, r2
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	89fb      	ldrh	r3, [r7, #14]
 80029fc:	6393      	str	r3, [r2, #56]	@ 0x38
 80029fe:	e110      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	4a65      	ldr	r2, [pc, #404]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	4413      	add	r3, r2
 8002a08:	3308      	adds	r3, #8
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2b08      	cmp	r3, #8
 8002a0e:	d108      	bne.n	8002a22 <Motor_SetSpeed+0x352>
 8002a10:	79fb      	ldrb	r3, [r7, #7]
 8002a12:	4a61      	ldr	r2, [pc, #388]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	4413      	add	r3, r2
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	89fb      	ldrh	r3, [r7, #14]
 8002a1e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002a20:	e0ff      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	4a5c      	ldr	r2, [pc, #368]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	4413      	add	r3, r2
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	89fb      	ldrh	r3, [r7, #14]
 8002a30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a32:	e0f6      	b.n	8002c22 <Motor_SetSpeed+0x552>
        } else {
            // Motor kanan: RPWM = mundur, LPWM = 0 (INVERTED)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8002a34:	79fb      	ldrb	r3, [r7, #7]
 8002a36:	4a58      	ldr	r2, [pc, #352]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	4413      	add	r3, r2
 8002a3c:	3304      	adds	r3, #4
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d108      	bne.n	8002a56 <Motor_SetSpeed+0x386>
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	4a54      	ldr	r2, [pc, #336]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a48:	011b      	lsls	r3, r3, #4
 8002a4a:	4413      	add	r3, r2
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	89fa      	ldrh	r2, [r7, #14]
 8002a52:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a54:	e029      	b.n	8002aaa <Motor_SetSpeed+0x3da>
 8002a56:	79fb      	ldrb	r3, [r7, #7]
 8002a58:	4a4f      	ldr	r2, [pc, #316]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	4413      	add	r3, r2
 8002a5e:	3304      	adds	r3, #4
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d108      	bne.n	8002a78 <Motor_SetSpeed+0x3a8>
 8002a66:	79fb      	ldrb	r3, [r7, #7]
 8002a68:	4a4b      	ldr	r2, [pc, #300]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	4413      	add	r3, r2
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	89fb      	ldrh	r3, [r7, #14]
 8002a74:	6393      	str	r3, [r2, #56]	@ 0x38
 8002a76:	e018      	b.n	8002aaa <Motor_SetSpeed+0x3da>
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	4a47      	ldr	r2, [pc, #284]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a7c:	011b      	lsls	r3, r3, #4
 8002a7e:	4413      	add	r3, r2
 8002a80:	3304      	adds	r3, #4
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d108      	bne.n	8002a9a <Motor_SetSpeed+0x3ca>
 8002a88:	79fb      	ldrb	r3, [r7, #7]
 8002a8a:	4a43      	ldr	r2, [pc, #268]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	4413      	add	r3, r2
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	89fb      	ldrh	r3, [r7, #14]
 8002a96:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002a98:	e007      	b.n	8002aaa <Motor_SetSpeed+0x3da>
 8002a9a:	79fb      	ldrb	r3, [r7, #7]
 8002a9c:	4a3e      	ldr	r2, [pc, #248]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	4413      	add	r3, r2
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	89fb      	ldrh	r3, [r7, #14]
 8002aa8:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	4a3a      	ldr	r2, [pc, #232]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	4413      	add	r3, r2
 8002ab2:	3308      	adds	r3, #8
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d108      	bne.n	8002acc <Motor_SetSpeed+0x3fc>
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	4a36      	ldr	r2, [pc, #216]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002abe:	011b      	lsls	r3, r3, #4
 8002ac0:	4413      	add	r3, r2
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002aca:	e0aa      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002acc:	79fb      	ldrb	r3, [r7, #7]
 8002ace:	4a32      	ldr	r2, [pc, #200]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002ad0:	011b      	lsls	r3, r3, #4
 8002ad2:	4413      	add	r3, r2
 8002ad4:	3308      	adds	r3, #8
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2b04      	cmp	r3, #4
 8002ada:	d108      	bne.n	8002aee <Motor_SetSpeed+0x41e>
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	4a2e      	ldr	r2, [pc, #184]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	4413      	add	r3, r2
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	2300      	movs	r3, #0
 8002aea:	6393      	str	r3, [r2, #56]	@ 0x38
 8002aec:	e099      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002aee:	79fb      	ldrb	r3, [r7, #7]
 8002af0:	4a29      	ldr	r2, [pc, #164]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002af2:	011b      	lsls	r3, r3, #4
 8002af4:	4413      	add	r3, r2
 8002af6:	3308      	adds	r3, #8
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d108      	bne.n	8002b10 <Motor_SetSpeed+0x440>
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	4a25      	ldr	r2, [pc, #148]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	4413      	add	r3, r2
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002b0e:	e088      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	4a21      	ldr	r2, [pc, #132]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b14:	011b      	lsls	r3, r3, #4
 8002b16:	4413      	add	r3, r2
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b20:	e07f      	b.n	8002c22 <Motor_SetSpeed+0x552>
        }
    }
    else {
        // Stop
        motors[motor_id].direction = MOTOR_DIR_STOP;
 8002b22:	79fb      	ldrb	r3, [r7, #7]
 8002b24:	4a1c      	ldr	r2, [pc, #112]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	4413      	add	r3, r2
 8002b2a:	330e      	adds	r3, #14
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	701a      	strb	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8002b30:	79fb      	ldrb	r3, [r7, #7]
 8002b32:	4a19      	ldr	r2, [pc, #100]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	4413      	add	r3, r2
 8002b38:	3304      	adds	r3, #4
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d108      	bne.n	8002b52 <Motor_SetSpeed+0x482>
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	4a15      	ldr	r2, [pc, #84]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	4413      	add	r3, r2
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b50:	e02c      	b.n	8002bac <Motor_SetSpeed+0x4dc>
 8002b52:	79fb      	ldrb	r3, [r7, #7]
 8002b54:	4a10      	ldr	r2, [pc, #64]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	4413      	add	r3, r2
 8002b5a:	3304      	adds	r3, #4
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d108      	bne.n	8002b74 <Motor_SetSpeed+0x4a4>
 8002b62:	79fb      	ldrb	r3, [r7, #7]
 8002b64:	4a0c      	ldr	r2, [pc, #48]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	4413      	add	r3, r2
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	2300      	movs	r3, #0
 8002b70:	6393      	str	r3, [r2, #56]	@ 0x38
 8002b72:	e01b      	b.n	8002bac <Motor_SetSpeed+0x4dc>
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	4a08      	ldr	r2, [pc, #32]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	4413      	add	r3, r2
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d10b      	bne.n	8002b9c <Motor_SetSpeed+0x4cc>
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	4a04      	ldr	r2, [pc, #16]	@ (8002b98 <Motor_SetSpeed+0x4c8>)
 8002b88:	011b      	lsls	r3, r3, #4
 8002b8a:	4413      	add	r3, r2
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	2300      	movs	r3, #0
 8002b92:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002b94:	e00a      	b.n	8002bac <Motor_SetSpeed+0x4dc>
 8002b96:	bf00      	nop
 8002b98:	20000618 	.word	0x20000618
 8002b9c:	79fb      	ldrb	r3, [r7, #7]
 8002b9e:	4a27      	ldr	r2, [pc, #156]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	4413      	add	r3, r2
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	2300      	movs	r3, #0
 8002baa:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	4a23      	ldr	r2, [pc, #140]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	4413      	add	r3, r2
 8002bb4:	3308      	adds	r3, #8
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d108      	bne.n	8002bce <Motor_SetSpeed+0x4fe>
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002bc0:	011b      	lsls	r3, r3, #4
 8002bc2:	4413      	add	r3, r2
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bcc:	e029      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002bce:	79fb      	ldrb	r3, [r7, #7]
 8002bd0:	4a1a      	ldr	r2, [pc, #104]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	4413      	add	r3, r2
 8002bd6:	3308      	adds	r3, #8
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b04      	cmp	r3, #4
 8002bdc:	d108      	bne.n	8002bf0 <Motor_SetSpeed+0x520>
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	4a16      	ldr	r2, [pc, #88]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002be2:	011b      	lsls	r3, r3, #4
 8002be4:	4413      	add	r3, r2
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	2300      	movs	r3, #0
 8002bec:	6393      	str	r3, [r2, #56]	@ 0x38
 8002bee:	e018      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	4a12      	ldr	r2, [pc, #72]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	4413      	add	r3, r2
 8002bf8:	3308      	adds	r3, #8
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d108      	bne.n	8002c12 <Motor_SetSpeed+0x542>
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	4a0e      	ldr	r2, [pc, #56]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002c04:	011b      	lsls	r3, r3, #4
 8002c06:	4413      	add	r3, r2
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002c10:	e007      	b.n	8002c22 <Motor_SetSpeed+0x552>
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	4a09      	ldr	r2, [pc, #36]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	4413      	add	r3, r2
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	2300      	movs	r3, #0
 8002c20:	6413      	str	r3, [r2, #64]	@ 0x40
    }

    motors[motor_id].current_speed = duty;
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	4a05      	ldr	r2, [pc, #20]	@ (8002c3c <Motor_SetSpeed+0x56c>)
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	4413      	add	r3, r2
 8002c2a:	330c      	adds	r3, #12
 8002c2c:	89fa      	ldrh	r2, [r7, #14]
 8002c2e:	801a      	strh	r2, [r3, #0]
 8002c30:	e000      	b.n	8002c34 <Motor_SetSpeed+0x564>
        return;
 8002c32:	bf00      	nop
}
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20000618 	.word	0x20000618

08002c40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
 8002c4a:	4b10      	ldr	r3, [pc, #64]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4e:	4a0f      	ldr	r2, [pc, #60]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c56:	4b0d      	ldr	r3, [pc, #52]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	603b      	str	r3, [r7, #0]
 8002c66:	4b09      	ldr	r3, [pc, #36]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	4a08      	ldr	r2, [pc, #32]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c72:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40023800 	.word	0x40023800

08002c90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08e      	sub	sp, #56	@ 0x38
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a76      	ldr	r2, [pc, #472]	@ (8002e88 <HAL_TIM_Base_MspInit+0x1f8>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d16c      	bne.n	8002d8c <HAL_TIM_Base_MspInit+0xfc>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	623b      	str	r3, [r7, #32]
 8002cb6:	4b75      	ldr	r3, [pc, #468]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	4a74      	ldr	r2, [pc, #464]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002cbc:	f043 0301 	orr.w	r3, r3, #1
 8002cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cc2:	4b72      	ldr	r3, [pc, #456]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	623b      	str	r3, [r7, #32]
 8002ccc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	61fb      	str	r3, [r7, #28]
 8002cd2:	4b6e      	ldr	r3, [pc, #440]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	4a6d      	ldr	r2, [pc, #436]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002cd8:	f043 0310 	orr.w	r3, r3, #16
 8002cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cde:	4b6b      	ldr	r3, [pc, #428]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	f003 0310 	and.w	r3, r3, #16
 8002ce6:	61fb      	str	r3, [r7, #28]
 8002ce8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	61bb      	str	r3, [r7, #24]
 8002cee:	4b67      	ldr	r3, [pc, #412]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf2:	4a66      	ldr	r2, [pc, #408]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cfa:	4b64      	ldr	r3, [pc, #400]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	61bb      	str	r3, [r7, #24]
 8002d04:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Echo_1_Pin|Echo_2_Pin|Echo_3_Pin;
 8002d06:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8002d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d10:	2302      	movs	r3, #2
 8002d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d14:	2300      	movs	r3, #0
 8002d16:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d20:	4619      	mov	r1, r3
 8002d22:	485b      	ldr	r0, [pc, #364]	@ (8002e90 <HAL_TIM_Base_MspInit+0x200>)
 8002d24:	f000 fd26 	bl	8003774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Echo_4_Pin;
 8002d28:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d2e:	2302      	movs	r3, #2
 8002d30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d32:	2302      	movs	r3, #2
 8002d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d36:	2300      	movs	r3, #0
 8002d38:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Echo_4_GPIO_Port, &GPIO_InitStruct);
 8002d3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d42:	4619      	mov	r1, r3
 8002d44:	4853      	ldr	r0, [pc, #332]	@ (8002e94 <HAL_TIM_Base_MspInit+0x204>)
 8002d46:	f000 fd15 	bl	8003774 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	2018      	movs	r0, #24
 8002d50:	f000 fcd9 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002d54:	2018      	movs	r0, #24
 8002d56:	f000 fcf2 	bl	800373e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	2019      	movs	r0, #25
 8002d60:	f000 fcd1 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d64:	2019      	movs	r0, #25
 8002d66:	f000 fcea 	bl	800373e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	201a      	movs	r0, #26
 8002d70:	f000 fcc9 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002d74:	201a      	movs	r0, #26
 8002d76:	f000 fce2 	bl	800373e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	201b      	movs	r0, #27
 8002d80:	f000 fcc1 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002d84:	201b      	movs	r0, #27
 8002d86:	f000 fcda 	bl	800373e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002d8a:	e079      	b.n	8002e80 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM2)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d94:	d10e      	bne.n	8002db4 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	4b3c      	ldr	r3, [pc, #240]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002da0:	f043 0301 	orr.w	r3, r3, #1
 8002da4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002da6:	4b39      	ldr	r3, [pc, #228]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	617b      	str	r3, [r7, #20]
 8002db0:	697b      	ldr	r3, [r7, #20]
}
 8002db2:	e065      	b.n	8002e80 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM5)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a37      	ldr	r2, [pc, #220]	@ (8002e98 <HAL_TIM_Base_MspInit+0x208>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d10e      	bne.n	8002ddc <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	613b      	str	r3, [r7, #16]
 8002dc2:	4b32      	ldr	r3, [pc, #200]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	4a31      	ldr	r2, [pc, #196]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002dc8:	f043 0308 	orr.w	r3, r3, #8
 8002dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dce:	4b2f      	ldr	r3, [pc, #188]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd2:	f003 0308 	and.w	r3, r3, #8
 8002dd6:	613b      	str	r3, [r7, #16]
 8002dd8:	693b      	ldr	r3, [r7, #16]
}
 8002dda:	e051      	b.n	8002e80 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM8)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a2e      	ldr	r2, [pc, #184]	@ (8002e9c <HAL_TIM_Base_MspInit+0x20c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d14c      	bne.n	8002e80 <HAL_TIM_Base_MspInit+0x1f0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	4b28      	ldr	r3, [pc, #160]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dee:	4a27      	ldr	r2, [pc, #156]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002df0:	f043 0302 	orr.w	r3, r3, #2
 8002df4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002df6:	4b25      	ldr	r3, [pc, #148]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	4b21      	ldr	r3, [pc, #132]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	4a20      	ldr	r2, [pc, #128]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002e0c:	f043 0304 	orr.w	r3, r3, #4
 8002e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e12:	4b1e      	ldr	r3, [pc, #120]	@ (8002e8c <HAL_TIM_Base_MspInit+0x1fc>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	60bb      	str	r3, [r7, #8]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Echo_8_Pin|Echo_7_Pin|Echo_6_Pin|Echo_5_Pin;
 8002e1e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002e22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e24:	2302      	movs	r3, #2
 8002e26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e28:	2302      	movs	r3, #2
 8002e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002e30:	2303      	movs	r3, #3
 8002e32:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4819      	ldr	r0, [pc, #100]	@ (8002ea0 <HAL_TIM_Base_MspInit+0x210>)
 8002e3c:	f000 fc9a 	bl	8003774 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002e40:	2200      	movs	r2, #0
 8002e42:	2100      	movs	r1, #0
 8002e44:	202b      	movs	r0, #43	@ 0x2b
 8002e46:	f000 fc5e 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002e4a:	202b      	movs	r0, #43	@ 0x2b
 8002e4c:	f000 fc77 	bl	800373e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002e50:	2200      	movs	r2, #0
 8002e52:	2100      	movs	r1, #0
 8002e54:	202c      	movs	r0, #44	@ 0x2c
 8002e56:	f000 fc56 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002e5a:	202c      	movs	r0, #44	@ 0x2c
 8002e5c:	f000 fc6f 	bl	800373e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002e60:	2200      	movs	r2, #0
 8002e62:	2100      	movs	r1, #0
 8002e64:	202d      	movs	r0, #45	@ 0x2d
 8002e66:	f000 fc4e 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002e6a:	202d      	movs	r0, #45	@ 0x2d
 8002e6c:	f000 fc67 	bl	800373e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002e70:	2200      	movs	r2, #0
 8002e72:	2100      	movs	r1, #0
 8002e74:	202e      	movs	r0, #46	@ 0x2e
 8002e76:	f000 fc46 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002e7a:	202e      	movs	r0, #46	@ 0x2e
 8002e7c:	f000 fc5f 	bl	800373e <HAL_NVIC_EnableIRQ>
}
 8002e80:	bf00      	nop
 8002e82:	3738      	adds	r7, #56	@ 0x38
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40010000 	.word	0x40010000
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40020000 	.word	0x40020000
 8002e98:	40000c00 	.word	0x40000c00
 8002e9c:	40010400 	.word	0x40010400
 8002ea0:	40020800 	.word	0x40020800

08002ea4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a26      	ldr	r2, [pc, #152]	@ (8002f4c <HAL_TIM_PWM_MspInit+0xa8>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d10e      	bne.n	8002ed4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	617b      	str	r3, [r7, #20]
 8002eba:	4b25      	ldr	r3, [pc, #148]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebe:	4a24      	ldr	r2, [pc, #144]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002ec0:	f043 0302 	orr.w	r3, r3, #2
 8002ec4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ec6:	4b22      	ldr	r3, [pc, #136]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002ed2:	e036      	b.n	8002f42 <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM9)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8002f54 <HAL_TIM_PWM_MspInit+0xb0>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d116      	bne.n	8002f0c <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
 8002ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	4a1a      	ldr	r2, [pc, #104]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002ee8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eee:	4b18      	ldr	r3, [pc, #96]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ef6:	613b      	str	r3, [r7, #16]
 8002ef8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002efa:	2200      	movs	r2, #0
 8002efc:	2100      	movs	r1, #0
 8002efe:	2018      	movs	r0, #24
 8002f00:	f000 fc01 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002f04:	2018      	movs	r0, #24
 8002f06:	f000 fc1a 	bl	800373e <HAL_NVIC_EnableIRQ>
}
 8002f0a:	e01a      	b.n	8002f42 <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM12)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a11      	ldr	r2, [pc, #68]	@ (8002f58 <HAL_TIM_PWM_MspInit+0xb4>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d115      	bne.n	8002f42 <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	4a0c      	ldr	r2, [pc, #48]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002f20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f26:	4b0a      	ldr	r3, [pc, #40]	@ (8002f50 <HAL_TIM_PWM_MspInit+0xac>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002f32:	2200      	movs	r2, #0
 8002f34:	2100      	movs	r1, #0
 8002f36:	202b      	movs	r0, #43	@ 0x2b
 8002f38:	f000 fbe5 	bl	8003706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002f3c:	202b      	movs	r0, #43	@ 0x2b
 8002f3e:	f000 fbfe 	bl	800373e <HAL_NVIC_EnableIRQ>
}
 8002f42:	bf00      	nop
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40000400 	.word	0x40000400
 8002f50:	40023800 	.word	0x40023800
 8002f54:	40014000 	.word	0x40014000
 8002f58:	40001800 	.word	0x40001800

08002f5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b08c      	sub	sp, #48	@ 0x30
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f64:	f107 031c 	add.w	r3, r7, #28
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	609a      	str	r2, [r3, #8]
 8002f70:	60da      	str	r2, [r3, #12]
 8002f72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f7c:	d11e      	bne.n	8002fbc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	61bb      	str	r3, [r7, #24]
 8002f82:	4b46      	ldr	r3, [pc, #280]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f86:	4a45      	ldr	r2, [pc, #276]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f8e:	4b43      	ldr	r3, [pc, #268]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	61bb      	str	r3, [r7, #24]
 8002f98:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002faa:	2301      	movs	r3, #1
 8002fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fae:	f107 031c 	add.w	r3, r7, #28
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	483a      	ldr	r0, [pc, #232]	@ (80030a0 <HAL_TIM_MspPostInit+0x144>)
 8002fb6:	f000 fbdd 	bl	8003774 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002fba:	e06b      	b.n	8003094 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a38      	ldr	r2, [pc, #224]	@ (80030a4 <HAL_TIM_MspPostInit+0x148>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d11e      	bne.n	8003004 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
 8002fca:	4b34      	ldr	r3, [pc, #208]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fce:	4a33      	ldr	r2, [pc, #204]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8002fd0:	f043 0302 	orr.w	r3, r3, #2
 8002fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd6:	4b31      	ldr	r3, [pc, #196]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	617b      	str	r3, [r7, #20]
 8002fe0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff6:	f107 031c 	add.w	r3, r7, #28
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	482a      	ldr	r0, [pc, #168]	@ (80030a8 <HAL_TIM_MspPostInit+0x14c>)
 8002ffe:	f000 fbb9 	bl	8003774 <HAL_GPIO_Init>
}
 8003002:	e047      	b.n	8003094 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM9)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a28      	ldr	r2, [pc, #160]	@ (80030ac <HAL_TIM_MspPostInit+0x150>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d11e      	bne.n	800304c <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	613b      	str	r3, [r7, #16]
 8003012:	4b22      	ldr	r3, [pc, #136]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003016:	4a21      	ldr	r2, [pc, #132]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8003018:	f043 0310 	orr.w	r3, r3, #16
 800301c:	6313      	str	r3, [r2, #48]	@ 0x30
 800301e:	4b1f      	ldr	r3, [pc, #124]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8003020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003022:	f003 0310 	and.w	r3, r3, #16
 8003026:	613b      	str	r3, [r7, #16]
 8003028:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800302a:	2360      	movs	r3, #96	@ 0x60
 800302c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302e:	2302      	movs	r3, #2
 8003030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003032:	2300      	movs	r3, #0
 8003034:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003036:	2300      	movs	r3, #0
 8003038:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800303a:	2303      	movs	r3, #3
 800303c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800303e:	f107 031c 	add.w	r3, r7, #28
 8003042:	4619      	mov	r1, r3
 8003044:	481a      	ldr	r0, [pc, #104]	@ (80030b0 <HAL_TIM_MspPostInit+0x154>)
 8003046:	f000 fb95 	bl	8003774 <HAL_GPIO_Init>
}
 800304a:	e023      	b.n	8003094 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM12)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a18      	ldr	r2, [pc, #96]	@ (80030b4 <HAL_TIM_MspPostInit+0x158>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d11e      	bne.n	8003094 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	4b10      	ldr	r3, [pc, #64]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 800305c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305e:	4a0f      	ldr	r2, [pc, #60]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8003060:	f043 0302 	orr.w	r3, r3, #2
 8003064:	6313      	str	r3, [r2, #48]	@ 0x30
 8003066:	4b0d      	ldr	r3, [pc, #52]	@ (800309c <HAL_TIM_MspPostInit+0x140>)
 8003068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003072:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003076:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003078:	2302      	movs	r3, #2
 800307a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307c:	2300      	movs	r3, #0
 800307e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003080:	2300      	movs	r3, #0
 8003082:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003084:	2309      	movs	r3, #9
 8003086:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003088:	f107 031c 	add.w	r3, r7, #28
 800308c:	4619      	mov	r1, r3
 800308e:	4806      	ldr	r0, [pc, #24]	@ (80030a8 <HAL_TIM_MspPostInit+0x14c>)
 8003090:	f000 fb70 	bl	8003774 <HAL_GPIO_Init>
}
 8003094:	bf00      	nop
 8003096:	3730      	adds	r7, #48	@ 0x30
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40023800 	.word	0x40023800
 80030a0:	40020000 	.word	0x40020000
 80030a4:	40000400 	.word	0x40000400
 80030a8:	40020400 	.word	0x40020400
 80030ac:	40014000 	.word	0x40014000
 80030b0:	40021000 	.word	0x40021000
 80030b4:	40001800 	.word	0x40001800

080030b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b08a      	sub	sp, #40	@ 0x28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c0:	f107 0314 	add.w	r3, r7, #20
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	60da      	str	r2, [r3, #12]
 80030ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a19      	ldr	r2, [pc, #100]	@ (800313c <HAL_UART_MspInit+0x84>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d12c      	bne.n	8003134 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	613b      	str	r3, [r7, #16]
 80030de:	4b18      	ldr	r3, [pc, #96]	@ (8003140 <HAL_UART_MspInit+0x88>)
 80030e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e2:	4a17      	ldr	r2, [pc, #92]	@ (8003140 <HAL_UART_MspInit+0x88>)
 80030e4:	f043 0310 	orr.w	r3, r3, #16
 80030e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80030ea:	4b15      	ldr	r3, [pc, #84]	@ (8003140 <HAL_UART_MspInit+0x88>)
 80030ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ee:	f003 0310 	and.w	r3, r3, #16
 80030f2:	613b      	str	r3, [r7, #16]
 80030f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	4b11      	ldr	r3, [pc, #68]	@ (8003140 <HAL_UART_MspInit+0x88>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fe:	4a10      	ldr	r2, [pc, #64]	@ (8003140 <HAL_UART_MspInit+0x88>)
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	6313      	str	r3, [r2, #48]	@ 0x30
 8003106:	4b0e      	ldr	r3, [pc, #56]	@ (8003140 <HAL_UART_MspInit+0x88>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003112:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003118:	2302      	movs	r3, #2
 800311a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800311c:	2300      	movs	r3, #0
 800311e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003120:	2303      	movs	r3, #3
 8003122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003124:	2307      	movs	r3, #7
 8003126:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003128:	f107 0314 	add.w	r3, r7, #20
 800312c:	4619      	mov	r1, r3
 800312e:	4805      	ldr	r0, [pc, #20]	@ (8003144 <HAL_UART_MspInit+0x8c>)
 8003130:	f000 fb20 	bl	8003774 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8003134:	bf00      	nop
 8003136:	3728      	adds	r7, #40	@ 0x28
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40011000 	.word	0x40011000
 8003140:	40023800 	.word	0x40023800
 8003144:	40020000 	.word	0x40020000

08003148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800314c:	bf00      	nop
 800314e:	e7fd      	b.n	800314c <NMI_Handler+0x4>

08003150 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003150:	b480      	push	{r7}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003154:	bf00      	nop
 8003156:	e7fd      	b.n	8003154 <HardFault_Handler+0x4>

08003158 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800315c:	bf00      	nop
 800315e:	e7fd      	b.n	800315c <MemManage_Handler+0x4>

08003160 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003164:	bf00      	nop
 8003166:	e7fd      	b.n	8003164 <BusFault_Handler+0x4>

08003168 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800316c:	bf00      	nop
 800316e:	e7fd      	b.n	800316c <UsageFault_Handler+0x4>

08003170 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003174:	bf00      	nop
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800317e:	b480      	push	{r7}
 8003180:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003182:	bf00      	nop
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003190:	bf00      	nop
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800319e:	f000 f993 	bl	80034c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
	...

080031a8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031ac:	4803      	ldr	r0, [pc, #12]	@ (80031bc <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80031ae:	f001 fc41 	bl	8004a34 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80031b2:	4803      	ldr	r0, [pc, #12]	@ (80031c0 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80031b4:	f001 fc3e 	bl	8004a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80031b8:	bf00      	nop
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	200003d8 	.word	0x200003d8
 80031c0:	20000540 	.word	0x20000540

080031c4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031c8:	4802      	ldr	r0, [pc, #8]	@ (80031d4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80031ca:	f001 fc33 	bl	8004a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031ce:	bf00      	nop
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	200003d8 	.word	0x200003d8

080031d8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031dc:	4802      	ldr	r0, [pc, #8]	@ (80031e8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80031de:	f001 fc29 	bl	8004a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	200003d8 	.word	0x200003d8

080031ec <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031f0:	4802      	ldr	r0, [pc, #8]	@ (80031fc <TIM1_CC_IRQHandler+0x10>)
 80031f2:	f001 fc1f 	bl	8004a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80031f6:	bf00      	nop
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	200003d8 	.word	0x200003d8

08003200 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003204:	4803      	ldr	r0, [pc, #12]	@ (8003214 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8003206:	f001 fc15 	bl	8004a34 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800320a:	4803      	ldr	r0, [pc, #12]	@ (8003218 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 800320c:	f001 fc12 	bl	8004a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8003210:	bf00      	nop
 8003212:	bd80      	pop	{r7, pc}
 8003214:	200004f8 	.word	0x200004f8
 8003218:	20000588 	.word	0x20000588

0800321c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003220:	4802      	ldr	r0, [pc, #8]	@ (800322c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8003222:	f001 fc07 	bl	8004a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003226:	bf00      	nop
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	200004f8 	.word	0x200004f8

08003230 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003234:	4802      	ldr	r0, [pc, #8]	@ (8003240 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8003236:	f001 fbfd 	bl	8004a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800323a:	bf00      	nop
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	200004f8 	.word	0x200004f8

08003244 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003248:	4802      	ldr	r0, [pc, #8]	@ (8003254 <TIM8_CC_IRQHandler+0x10>)
 800324a:	f001 fbf3 	bl	8004a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	200004f8 	.word	0x200004f8

08003258 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  return 1;
 800325c:	2301      	movs	r3, #1
}
 800325e:	4618      	mov	r0, r3
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <_kill>:

int _kill(int pid, int sig)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003272:	f004 f91f 	bl	80074b4 <__errno>
 8003276:	4603      	mov	r3, r0
 8003278:	2216      	movs	r2, #22
 800327a:	601a      	str	r2, [r3, #0]
  return -1;
 800327c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003280:	4618      	mov	r0, r3
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <_exit>:

void _exit (int status)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003290:	f04f 31ff 	mov.w	r1, #4294967295
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7ff ffe7 	bl	8003268 <_kill>
  while (1) {}    /* Make sure we hang here */
 800329a:	bf00      	nop
 800329c:	e7fd      	b.n	800329a <_exit+0x12>

0800329e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b086      	sub	sp, #24
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	60f8      	str	r0, [r7, #12]
 80032a6:	60b9      	str	r1, [r7, #8]
 80032a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
 80032ae:	e00a      	b.n	80032c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032b0:	f3af 8000 	nop.w
 80032b4:	4601      	mov	r1, r0
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	1c5a      	adds	r2, r3, #1
 80032ba:	60ba      	str	r2, [r7, #8]
 80032bc:	b2ca      	uxtb	r2, r1
 80032be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	3301      	adds	r3, #1
 80032c4:	617b      	str	r3, [r7, #20]
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	dbf0      	blt.n	80032b0 <_read+0x12>
  }

  return len;
 80032ce:	687b      	ldr	r3, [r7, #4]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003300:	605a      	str	r2, [r3, #4]
  return 0;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <_isatty>:

int _isatty(int file)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003318:	2301      	movs	r3, #1
}
 800331a:	4618      	mov	r0, r3
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003326:	b480      	push	{r7}
 8003328:	b085      	sub	sp, #20
 800332a:	af00      	add	r7, sp, #0
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3714      	adds	r7, #20
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003348:	4a14      	ldr	r2, [pc, #80]	@ (800339c <_sbrk+0x5c>)
 800334a:	4b15      	ldr	r3, [pc, #84]	@ (80033a0 <_sbrk+0x60>)
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003354:	4b13      	ldr	r3, [pc, #76]	@ (80033a4 <_sbrk+0x64>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d102      	bne.n	8003362 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800335c:	4b11      	ldr	r3, [pc, #68]	@ (80033a4 <_sbrk+0x64>)
 800335e:	4a12      	ldr	r2, [pc, #72]	@ (80033a8 <_sbrk+0x68>)
 8003360:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003362:	4b10      	ldr	r3, [pc, #64]	@ (80033a4 <_sbrk+0x64>)
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4413      	add	r3, r2
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	429a      	cmp	r2, r3
 800336e:	d207      	bcs.n	8003380 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003370:	f004 f8a0 	bl	80074b4 <__errno>
 8003374:	4603      	mov	r3, r0
 8003376:	220c      	movs	r2, #12
 8003378:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800337a:	f04f 33ff 	mov.w	r3, #4294967295
 800337e:	e009      	b.n	8003394 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003380:	4b08      	ldr	r3, [pc, #32]	@ (80033a4 <_sbrk+0x64>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003386:	4b07      	ldr	r3, [pc, #28]	@ (80033a4 <_sbrk+0x64>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4413      	add	r3, r2
 800338e:	4a05      	ldr	r2, [pc, #20]	@ (80033a4 <_sbrk+0x64>)
 8003390:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003392:	68fb      	ldr	r3, [r7, #12]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3718      	adds	r7, #24
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	20020000 	.word	0x20020000
 80033a0:	00000400 	.word	0x00000400
 80033a4:	20000658 	.word	0x20000658
 80033a8:	200007b0 	.word	0x200007b0

080033ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033b0:	4b06      	ldr	r3, [pc, #24]	@ (80033cc <SystemInit+0x20>)
 80033b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b6:	4a05      	ldr	r2, [pc, #20]	@ (80033cc <SystemInit+0x20>)
 80033b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80033bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033c0:	bf00      	nop
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	e000ed00 	.word	0xe000ed00

080033d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80033d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003408 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80033d4:	f7ff ffea 	bl	80033ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033d8:	480c      	ldr	r0, [pc, #48]	@ (800340c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033da:	490d      	ldr	r1, [pc, #52]	@ (8003410 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003414 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033e0:	e002      	b.n	80033e8 <LoopCopyDataInit>

080033e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033e6:	3304      	adds	r3, #4

080033e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033ec:	d3f9      	bcc.n	80033e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003418 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033f0:	4c0a      	ldr	r4, [pc, #40]	@ (800341c <LoopFillZerobss+0x22>)
  movs r3, #0
 80033f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033f4:	e001      	b.n	80033fa <LoopFillZerobss>

080033f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033f8:	3204      	adds	r2, #4

080033fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033fc:	d3fb      	bcc.n	80033f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033fe:	f004 f85f 	bl	80074c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003402:	f7fe fad7 	bl	80019b4 <main>
  bx  lr    
 8003406:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003408:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800340c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003410:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003414:	0800b0e4 	.word	0x0800b0e4
  ldr r2, =_sbss
 8003418:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800341c:	200007ac 	.word	0x200007ac

08003420 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003420:	e7fe      	b.n	8003420 <ADC_IRQHandler>
	...

08003424 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003428:	4b0e      	ldr	r3, [pc, #56]	@ (8003464 <HAL_Init+0x40>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a0d      	ldr	r2, [pc, #52]	@ (8003464 <HAL_Init+0x40>)
 800342e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003432:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003434:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <HAL_Init+0x40>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a0a      	ldr	r2, [pc, #40]	@ (8003464 <HAL_Init+0x40>)
 800343a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800343e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003440:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <HAL_Init+0x40>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a07      	ldr	r2, [pc, #28]	@ (8003464 <HAL_Init+0x40>)
 8003446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800344a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800344c:	2003      	movs	r0, #3
 800344e:	f000 f94f 	bl	80036f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003452:	200f      	movs	r0, #15
 8003454:	f000 f808 	bl	8003468 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003458:	f7ff fbf2 	bl	8002c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40023c00 	.word	0x40023c00

08003468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003470:	4b12      	ldr	r3, [pc, #72]	@ (80034bc <HAL_InitTick+0x54>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4b12      	ldr	r3, [pc, #72]	@ (80034c0 <HAL_InitTick+0x58>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	4619      	mov	r1, r3
 800347a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800347e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003482:	fbb2 f3f3 	udiv	r3, r2, r3
 8003486:	4618      	mov	r0, r3
 8003488:	f000 f967 	bl	800375a <HAL_SYSTICK_Config>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e00e      	b.n	80034b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b0f      	cmp	r3, #15
 800349a:	d80a      	bhi.n	80034b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800349c:	2200      	movs	r2, #0
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	f04f 30ff 	mov.w	r0, #4294967295
 80034a4:	f000 f92f 	bl	8003706 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034a8:	4a06      	ldr	r2, [pc, #24]	@ (80034c4 <HAL_InitTick+0x5c>)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
 80034b0:	e000      	b.n	80034b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	20000000 	.word	0x20000000
 80034c0:	20000008 	.word	0x20000008
 80034c4:	20000004 	.word	0x20000004

080034c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034cc:	4b06      	ldr	r3, [pc, #24]	@ (80034e8 <HAL_IncTick+0x20>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	461a      	mov	r2, r3
 80034d2:	4b06      	ldr	r3, [pc, #24]	@ (80034ec <HAL_IncTick+0x24>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4413      	add	r3, r2
 80034d8:	4a04      	ldr	r2, [pc, #16]	@ (80034ec <HAL_IncTick+0x24>)
 80034da:	6013      	str	r3, [r2, #0]
}
 80034dc:	bf00      	nop
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	20000008 	.word	0x20000008
 80034ec:	2000065c 	.word	0x2000065c

080034f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  return uwTick;
 80034f4:	4b03      	ldr	r3, [pc, #12]	@ (8003504 <HAL_GetTick+0x14>)
 80034f6:	681b      	ldr	r3, [r3, #0]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	2000065c 	.word	0x2000065c

08003508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003510:	f7ff ffee 	bl	80034f0 <HAL_GetTick>
 8003514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003520:	d005      	beq.n	800352e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003522:	4b0a      	ldr	r3, [pc, #40]	@ (800354c <HAL_Delay+0x44>)
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	461a      	mov	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4413      	add	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800352e:	bf00      	nop
 8003530:	f7ff ffde 	bl	80034f0 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	429a      	cmp	r2, r3
 800353e:	d8f7      	bhi.n	8003530 <HAL_Delay+0x28>
  {
  }
}
 8003540:	bf00      	nop
 8003542:	bf00      	nop
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20000008 	.word	0x20000008

08003550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003550:	b480      	push	{r7}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003560:	4b0c      	ldr	r3, [pc, #48]	@ (8003594 <__NVIC_SetPriorityGrouping+0x44>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003566:	68ba      	ldr	r2, [r7, #8]
 8003568:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800356c:	4013      	ands	r3, r2
 800356e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003578:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800357c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003582:	4a04      	ldr	r2, [pc, #16]	@ (8003594 <__NVIC_SetPriorityGrouping+0x44>)
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	60d3      	str	r3, [r2, #12]
}
 8003588:	bf00      	nop
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr
 8003594:	e000ed00 	.word	0xe000ed00

08003598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800359c:	4b04      	ldr	r3, [pc, #16]	@ (80035b0 <__NVIC_GetPriorityGrouping+0x18>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	0a1b      	lsrs	r3, r3, #8
 80035a2:	f003 0307 	and.w	r3, r3, #7
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	db0b      	blt.n	80035de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035c6:	79fb      	ldrb	r3, [r7, #7]
 80035c8:	f003 021f 	and.w	r2, r3, #31
 80035cc:	4907      	ldr	r1, [pc, #28]	@ (80035ec <__NVIC_EnableIRQ+0x38>)
 80035ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d2:	095b      	lsrs	r3, r3, #5
 80035d4:	2001      	movs	r0, #1
 80035d6:	fa00 f202 	lsl.w	r2, r0, r2
 80035da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	e000e100 	.word	0xe000e100

080035f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	6039      	str	r1, [r7, #0]
 80035fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003600:	2b00      	cmp	r3, #0
 8003602:	db0a      	blt.n	800361a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	b2da      	uxtb	r2, r3
 8003608:	490c      	ldr	r1, [pc, #48]	@ (800363c <__NVIC_SetPriority+0x4c>)
 800360a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360e:	0112      	lsls	r2, r2, #4
 8003610:	b2d2      	uxtb	r2, r2
 8003612:	440b      	add	r3, r1
 8003614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003618:	e00a      	b.n	8003630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	b2da      	uxtb	r2, r3
 800361e:	4908      	ldr	r1, [pc, #32]	@ (8003640 <__NVIC_SetPriority+0x50>)
 8003620:	79fb      	ldrb	r3, [r7, #7]
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	3b04      	subs	r3, #4
 8003628:	0112      	lsls	r2, r2, #4
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	440b      	add	r3, r1
 800362e:	761a      	strb	r2, [r3, #24]
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	e000e100 	.word	0xe000e100
 8003640:	e000ed00 	.word	0xe000ed00

08003644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003644:	b480      	push	{r7}
 8003646:	b089      	sub	sp, #36	@ 0x24
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	f1c3 0307 	rsb	r3, r3, #7
 800365e:	2b04      	cmp	r3, #4
 8003660:	bf28      	it	cs
 8003662:	2304      	movcs	r3, #4
 8003664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	3304      	adds	r3, #4
 800366a:	2b06      	cmp	r3, #6
 800366c:	d902      	bls.n	8003674 <NVIC_EncodePriority+0x30>
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	3b03      	subs	r3, #3
 8003672:	e000      	b.n	8003676 <NVIC_EncodePriority+0x32>
 8003674:	2300      	movs	r3, #0
 8003676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003678:	f04f 32ff 	mov.w	r2, #4294967295
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	43da      	mvns	r2, r3
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	401a      	ands	r2, r3
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800368c:	f04f 31ff 	mov.w	r1, #4294967295
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	fa01 f303 	lsl.w	r3, r1, r3
 8003696:	43d9      	mvns	r1, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800369c:	4313      	orrs	r3, r2
         );
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3724      	adds	r7, #36	@ 0x24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
	...

080036ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3b01      	subs	r3, #1
 80036b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036bc:	d301      	bcc.n	80036c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036be:	2301      	movs	r3, #1
 80036c0:	e00f      	b.n	80036e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036c2:	4a0a      	ldr	r2, [pc, #40]	@ (80036ec <SysTick_Config+0x40>)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036ca:	210f      	movs	r1, #15
 80036cc:	f04f 30ff 	mov.w	r0, #4294967295
 80036d0:	f7ff ff8e 	bl	80035f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036d4:	4b05      	ldr	r3, [pc, #20]	@ (80036ec <SysTick_Config+0x40>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036da:	4b04      	ldr	r3, [pc, #16]	@ (80036ec <SysTick_Config+0x40>)
 80036dc:	2207      	movs	r2, #7
 80036de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	e000e010 	.word	0xe000e010

080036f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7ff ff29 	bl	8003550 <__NVIC_SetPriorityGrouping>
}
 80036fe:	bf00      	nop
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003706:	b580      	push	{r7, lr}
 8003708:	b086      	sub	sp, #24
 800370a:	af00      	add	r7, sp, #0
 800370c:	4603      	mov	r3, r0
 800370e:	60b9      	str	r1, [r7, #8]
 8003710:	607a      	str	r2, [r7, #4]
 8003712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003714:	2300      	movs	r3, #0
 8003716:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003718:	f7ff ff3e 	bl	8003598 <__NVIC_GetPriorityGrouping>
 800371c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68b9      	ldr	r1, [r7, #8]
 8003722:	6978      	ldr	r0, [r7, #20]
 8003724:	f7ff ff8e 	bl	8003644 <NVIC_EncodePriority>
 8003728:	4602      	mov	r2, r0
 800372a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800372e:	4611      	mov	r1, r2
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff ff5d 	bl	80035f0 <__NVIC_SetPriority>
}
 8003736:	bf00      	nop
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	4603      	mov	r3, r0
 8003746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374c:	4618      	mov	r0, r3
 800374e:	f7ff ff31 	bl	80035b4 <__NVIC_EnableIRQ>
}
 8003752:	bf00      	nop
 8003754:	3708      	adds	r7, #8
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b082      	sub	sp, #8
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f7ff ffa2 	bl	80036ac <SysTick_Config>
 8003768:	4603      	mov	r3, r0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	@ 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003786:	2300      	movs	r3, #0
 8003788:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800378a:	2300      	movs	r3, #0
 800378c:	61fb      	str	r3, [r7, #28]
 800378e:	e16b      	b.n	8003a68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003790:	2201      	movs	r2, #1
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	4013      	ands	r3, r2
 80037a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	f040 815a 	bne.w	8003a62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d005      	beq.n	80037c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d130      	bne.n	8003828 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	2203      	movs	r2, #3
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	43db      	mvns	r3, r3
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	4013      	ands	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68da      	ldr	r2, [r3, #12]
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037fc:	2201      	movs	r2, #1
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	43db      	mvns	r3, r3
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	4013      	ands	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	091b      	lsrs	r3, r3, #4
 8003812:	f003 0201 	and.w	r2, r3, #1
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b03      	cmp	r3, #3
 8003832:	d017      	beq.n	8003864 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	2203      	movs	r2, #3
 8003840:	fa02 f303 	lsl.w	r3, r2, r3
 8003844:	43db      	mvns	r3, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4013      	ands	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	689a      	ldr	r2, [r3, #8]
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4313      	orrs	r3, r2
 800385c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d123      	bne.n	80038b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	08da      	lsrs	r2, r3, #3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3208      	adds	r2, #8
 8003878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800387c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	220f      	movs	r2, #15
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4013      	ands	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	691a      	ldr	r2, [r3, #16]
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	08da      	lsrs	r2, r3, #3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3208      	adds	r2, #8
 80038b2:	69b9      	ldr	r1, [r7, #24]
 80038b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	2203      	movs	r2, #3
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	43db      	mvns	r3, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4013      	ands	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f003 0203 	and.w	r2, r3, #3
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 80b4 	beq.w	8003a62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	4b60      	ldr	r3, [pc, #384]	@ (8003a80 <HAL_GPIO_Init+0x30c>)
 8003900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003902:	4a5f      	ldr	r2, [pc, #380]	@ (8003a80 <HAL_GPIO_Init+0x30c>)
 8003904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003908:	6453      	str	r3, [r2, #68]	@ 0x44
 800390a:	4b5d      	ldr	r3, [pc, #372]	@ (8003a80 <HAL_GPIO_Init+0x30c>)
 800390c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003916:	4a5b      	ldr	r2, [pc, #364]	@ (8003a84 <HAL_GPIO_Init+0x310>)
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	089b      	lsrs	r3, r3, #2
 800391c:	3302      	adds	r3, #2
 800391e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	220f      	movs	r2, #15
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	43db      	mvns	r3, r3
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	4013      	ands	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a52      	ldr	r2, [pc, #328]	@ (8003a88 <HAL_GPIO_Init+0x314>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d02b      	beq.n	800399a <HAL_GPIO_Init+0x226>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a51      	ldr	r2, [pc, #324]	@ (8003a8c <HAL_GPIO_Init+0x318>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d025      	beq.n	8003996 <HAL_GPIO_Init+0x222>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a50      	ldr	r2, [pc, #320]	@ (8003a90 <HAL_GPIO_Init+0x31c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d01f      	beq.n	8003992 <HAL_GPIO_Init+0x21e>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a4f      	ldr	r2, [pc, #316]	@ (8003a94 <HAL_GPIO_Init+0x320>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d019      	beq.n	800398e <HAL_GPIO_Init+0x21a>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a4e      	ldr	r2, [pc, #312]	@ (8003a98 <HAL_GPIO_Init+0x324>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d013      	beq.n	800398a <HAL_GPIO_Init+0x216>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a4d      	ldr	r2, [pc, #308]	@ (8003a9c <HAL_GPIO_Init+0x328>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00d      	beq.n	8003986 <HAL_GPIO_Init+0x212>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a4c      	ldr	r2, [pc, #304]	@ (8003aa0 <HAL_GPIO_Init+0x32c>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d007      	beq.n	8003982 <HAL_GPIO_Init+0x20e>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a4b      	ldr	r2, [pc, #300]	@ (8003aa4 <HAL_GPIO_Init+0x330>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d101      	bne.n	800397e <HAL_GPIO_Init+0x20a>
 800397a:	2307      	movs	r3, #7
 800397c:	e00e      	b.n	800399c <HAL_GPIO_Init+0x228>
 800397e:	2308      	movs	r3, #8
 8003980:	e00c      	b.n	800399c <HAL_GPIO_Init+0x228>
 8003982:	2306      	movs	r3, #6
 8003984:	e00a      	b.n	800399c <HAL_GPIO_Init+0x228>
 8003986:	2305      	movs	r3, #5
 8003988:	e008      	b.n	800399c <HAL_GPIO_Init+0x228>
 800398a:	2304      	movs	r3, #4
 800398c:	e006      	b.n	800399c <HAL_GPIO_Init+0x228>
 800398e:	2303      	movs	r3, #3
 8003990:	e004      	b.n	800399c <HAL_GPIO_Init+0x228>
 8003992:	2302      	movs	r3, #2
 8003994:	e002      	b.n	800399c <HAL_GPIO_Init+0x228>
 8003996:	2301      	movs	r3, #1
 8003998:	e000      	b.n	800399c <HAL_GPIO_Init+0x228>
 800399a:	2300      	movs	r3, #0
 800399c:	69fa      	ldr	r2, [r7, #28]
 800399e:	f002 0203 	and.w	r2, r2, #3
 80039a2:	0092      	lsls	r2, r2, #2
 80039a4:	4093      	lsls	r3, r2
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039ac:	4935      	ldr	r1, [pc, #212]	@ (8003a84 <HAL_GPIO_Init+0x310>)
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	089b      	lsrs	r3, r3, #2
 80039b2:	3302      	adds	r3, #2
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039ba:	4b3b      	ldr	r3, [pc, #236]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	43db      	mvns	r3, r3
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	4013      	ands	r3, r2
 80039c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80039d6:	69ba      	ldr	r2, [r7, #24]
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	4313      	orrs	r3, r2
 80039dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039de:	4a32      	ldr	r2, [pc, #200]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039e4:	4b30      	ldr	r3, [pc, #192]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	43db      	mvns	r3, r3
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	4013      	ands	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a08:	4a27      	ldr	r2, [pc, #156]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a0e:	4b26      	ldr	r3, [pc, #152]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	43db      	mvns	r3, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a32:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a38:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	43db      	mvns	r3, r3
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4013      	ands	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a5c:	4a12      	ldr	r2, [pc, #72]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	3301      	adds	r3, #1
 8003a66:	61fb      	str	r3, [r7, #28]
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	2b0f      	cmp	r3, #15
 8003a6c:	f67f ae90 	bls.w	8003790 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a70:	bf00      	nop
 8003a72:	bf00      	nop
 8003a74:	3724      	adds	r7, #36	@ 0x24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800
 8003a84:	40013800 	.word	0x40013800
 8003a88:	40020000 	.word	0x40020000
 8003a8c:	40020400 	.word	0x40020400
 8003a90:	40020800 	.word	0x40020800
 8003a94:	40020c00 	.word	0x40020c00
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	40021400 	.word	0x40021400
 8003aa0:	40021800 	.word	0x40021800
 8003aa4:	40021c00 	.word	0x40021c00
 8003aa8:	40013c00 	.word	0x40013c00

08003aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	807b      	strh	r3, [r7, #2]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003abc:	787b      	ldrb	r3, [r7, #1]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ac2:	887a      	ldrh	r2, [r7, #2]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ac8:	e003      	b.n	8003ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003aca:	887b      	ldrh	r3, [r7, #2]
 8003acc:	041a      	lsls	r2, r3, #16
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	619a      	str	r2, [r3, #24]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e267      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d075      	beq.n	8003bea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003afe:	4b88      	ldr	r3, [pc, #544]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f003 030c 	and.w	r3, r3, #12
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d00c      	beq.n	8003b24 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b0a:	4b85      	ldr	r3, [pc, #532]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b12:	2b08      	cmp	r3, #8
 8003b14:	d112      	bne.n	8003b3c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b16:	4b82      	ldr	r3, [pc, #520]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b22:	d10b      	bne.n	8003b3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b24:	4b7e      	ldr	r3, [pc, #504]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d05b      	beq.n	8003be8 <HAL_RCC_OscConfig+0x108>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d157      	bne.n	8003be8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e242      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b44:	d106      	bne.n	8003b54 <HAL_RCC_OscConfig+0x74>
 8003b46:	4b76      	ldr	r3, [pc, #472]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a75      	ldr	r2, [pc, #468]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b50:	6013      	str	r3, [r2, #0]
 8003b52:	e01d      	b.n	8003b90 <HAL_RCC_OscConfig+0xb0>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b5c:	d10c      	bne.n	8003b78 <HAL_RCC_OscConfig+0x98>
 8003b5e:	4b70      	ldr	r3, [pc, #448]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a6f      	ldr	r2, [pc, #444]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b68:	6013      	str	r3, [r2, #0]
 8003b6a:	4b6d      	ldr	r3, [pc, #436]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a6c      	ldr	r2, [pc, #432]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	e00b      	b.n	8003b90 <HAL_RCC_OscConfig+0xb0>
 8003b78:	4b69      	ldr	r3, [pc, #420]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a68      	ldr	r2, [pc, #416]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b82:	6013      	str	r3, [r2, #0]
 8003b84:	4b66      	ldr	r3, [pc, #408]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a65      	ldr	r2, [pc, #404]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003b8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d013      	beq.n	8003bc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b98:	f7ff fcaa 	bl	80034f0 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ba0:	f7ff fca6 	bl	80034f0 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b64      	cmp	r3, #100	@ 0x64
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e207      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0xc0>
 8003bbe:	e014      	b.n	8003bea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc0:	f7ff fc96 	bl	80034f0 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bc8:	f7ff fc92 	bl	80034f0 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b64      	cmp	r3, #100	@ 0x64
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e1f3      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bda:	4b51      	ldr	r3, [pc, #324]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0xe8>
 8003be6:	e000      	b.n	8003bea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d063      	beq.n	8003cbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 030c 	and.w	r3, r3, #12
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00b      	beq.n	8003c1a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c02:	4b47      	ldr	r3, [pc, #284]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c0a:	2b08      	cmp	r3, #8
 8003c0c:	d11c      	bne.n	8003c48 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c0e:	4b44      	ldr	r3, [pc, #272]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d116      	bne.n	8003c48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c1a:	4b41      	ldr	r3, [pc, #260]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d005      	beq.n	8003c32 <HAL_RCC_OscConfig+0x152>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d001      	beq.n	8003c32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e1c7      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c32:	4b3b      	ldr	r3, [pc, #236]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	4937      	ldr	r1, [pc, #220]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c46:	e03a      	b.n	8003cbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d020      	beq.n	8003c92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c50:	4b34      	ldr	r3, [pc, #208]	@ (8003d24 <HAL_RCC_OscConfig+0x244>)
 8003c52:	2201      	movs	r2, #1
 8003c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c56:	f7ff fc4b 	bl	80034f0 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c5e:	f7ff fc47 	bl	80034f0 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e1a8      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c70:	4b2b      	ldr	r3, [pc, #172]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0f0      	beq.n	8003c5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c7c:	4b28      	ldr	r3, [pc, #160]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	4925      	ldr	r1, [pc, #148]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	600b      	str	r3, [r1, #0]
 8003c90:	e015      	b.n	8003cbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c92:	4b24      	ldr	r3, [pc, #144]	@ (8003d24 <HAL_RCC_OscConfig+0x244>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c98:	f7ff fc2a 	bl	80034f0 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ca0:	f7ff fc26 	bl	80034f0 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e187      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1f0      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0308 	and.w	r3, r3, #8
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d036      	beq.n	8003d38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d016      	beq.n	8003d00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cd2:	4b15      	ldr	r3, [pc, #84]	@ (8003d28 <HAL_RCC_OscConfig+0x248>)
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd8:	f7ff fc0a 	bl	80034f0 <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ce0:	f7ff fc06 	bl	80034f0 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e167      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8003d20 <HAL_RCC_OscConfig+0x240>)
 8003cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d0f0      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x200>
 8003cfe:	e01b      	b.n	8003d38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d00:	4b09      	ldr	r3, [pc, #36]	@ (8003d28 <HAL_RCC_OscConfig+0x248>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d06:	f7ff fbf3 	bl	80034f0 <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d0c:	e00e      	b.n	8003d2c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d0e:	f7ff fbef 	bl	80034f0 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d907      	bls.n	8003d2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e150      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
 8003d20:	40023800 	.word	0x40023800
 8003d24:	42470000 	.word	0x42470000
 8003d28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d2c:	4b88      	ldr	r3, [pc, #544]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1ea      	bne.n	8003d0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 8097 	beq.w	8003e74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d46:	2300      	movs	r3, #0
 8003d48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d4a:	4b81      	ldr	r3, [pc, #516]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10f      	bne.n	8003d76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d56:	2300      	movs	r3, #0
 8003d58:	60bb      	str	r3, [r7, #8]
 8003d5a:	4b7d      	ldr	r3, [pc, #500]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5e:	4a7c      	ldr	r2, [pc, #496]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003d60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d66:	4b7a      	ldr	r3, [pc, #488]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d6e:	60bb      	str	r3, [r7, #8]
 8003d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d72:	2301      	movs	r3, #1
 8003d74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d76:	4b77      	ldr	r3, [pc, #476]	@ (8003f54 <HAL_RCC_OscConfig+0x474>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d118      	bne.n	8003db4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d82:	4b74      	ldr	r3, [pc, #464]	@ (8003f54 <HAL_RCC_OscConfig+0x474>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a73      	ldr	r2, [pc, #460]	@ (8003f54 <HAL_RCC_OscConfig+0x474>)
 8003d88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d8e:	f7ff fbaf 	bl	80034f0 <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d96:	f7ff fbab 	bl	80034f0 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e10c      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da8:	4b6a      	ldr	r3, [pc, #424]	@ (8003f54 <HAL_RCC_OscConfig+0x474>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0f0      	beq.n	8003d96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d106      	bne.n	8003dca <HAL_RCC_OscConfig+0x2ea>
 8003dbc:	4b64      	ldr	r3, [pc, #400]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc0:	4a63      	ldr	r2, [pc, #396]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003dc2:	f043 0301 	orr.w	r3, r3, #1
 8003dc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dc8:	e01c      	b.n	8003e04 <HAL_RCC_OscConfig+0x324>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	2b05      	cmp	r3, #5
 8003dd0:	d10c      	bne.n	8003dec <HAL_RCC_OscConfig+0x30c>
 8003dd2:	4b5f      	ldr	r3, [pc, #380]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd6:	4a5e      	ldr	r2, [pc, #376]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003dd8:	f043 0304 	orr.w	r3, r3, #4
 8003ddc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dde:	4b5c      	ldr	r3, [pc, #368]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de2:	4a5b      	ldr	r2, [pc, #364]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003de4:	f043 0301 	orr.w	r3, r3, #1
 8003de8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dea:	e00b      	b.n	8003e04 <HAL_RCC_OscConfig+0x324>
 8003dec:	4b58      	ldr	r3, [pc, #352]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003df0:	4a57      	ldr	r2, [pc, #348]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003df2:	f023 0301 	bic.w	r3, r3, #1
 8003df6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003df8:	4b55      	ldr	r3, [pc, #340]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfc:	4a54      	ldr	r2, [pc, #336]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003dfe:	f023 0304 	bic.w	r3, r3, #4
 8003e02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d015      	beq.n	8003e38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e0c:	f7ff fb70 	bl	80034f0 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e12:	e00a      	b.n	8003e2a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e14:	f7ff fb6c 	bl	80034f0 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e0cb      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e2a:	4b49      	ldr	r3, [pc, #292]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d0ee      	beq.n	8003e14 <HAL_RCC_OscConfig+0x334>
 8003e36:	e014      	b.n	8003e62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e38:	f7ff fb5a 	bl	80034f0 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e3e:	e00a      	b.n	8003e56 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e40:	f7ff fb56 	bl	80034f0 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e0b5      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e56:	4b3e      	ldr	r3, [pc, #248]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1ee      	bne.n	8003e40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e62:	7dfb      	ldrb	r3, [r7, #23]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d105      	bne.n	8003e74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e68:	4b39      	ldr	r3, [pc, #228]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6c:	4a38      	ldr	r2, [pc, #224]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003e6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f000 80a1 	beq.w	8003fc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e7e:	4b34      	ldr	r3, [pc, #208]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 030c 	and.w	r3, r3, #12
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	d05c      	beq.n	8003f44 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	699b      	ldr	r3, [r3, #24]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d141      	bne.n	8003f16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e92:	4b31      	ldr	r3, [pc, #196]	@ (8003f58 <HAL_RCC_OscConfig+0x478>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e98:	f7ff fb2a 	bl	80034f0 <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea0:	f7ff fb26 	bl	80034f0 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e087      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eb2:	4b27      	ldr	r3, [pc, #156]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1f0      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	69da      	ldr	r2, [r3, #28]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ecc:	019b      	lsls	r3, r3, #6
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed4:	085b      	lsrs	r3, r3, #1
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	041b      	lsls	r3, r3, #16
 8003eda:	431a      	orrs	r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee0:	061b      	lsls	r3, r3, #24
 8003ee2:	491b      	ldr	r1, [pc, #108]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8003f58 <HAL_RCC_OscConfig+0x478>)
 8003eea:	2201      	movs	r2, #1
 8003eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eee:	f7ff faff 	bl	80034f0 <HAL_GetTick>
 8003ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ef4:	e008      	b.n	8003f08 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef6:	f7ff fafb 	bl	80034f0 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e05c      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f08:	4b11      	ldr	r3, [pc, #68]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d0f0      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x416>
 8003f14:	e054      	b.n	8003fc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f16:	4b10      	ldr	r3, [pc, #64]	@ (8003f58 <HAL_RCC_OscConfig+0x478>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1c:	f7ff fae8 	bl	80034f0 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f24:	f7ff fae4 	bl	80034f0 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e045      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f36:	4b06      	ldr	r3, [pc, #24]	@ (8003f50 <HAL_RCC_OscConfig+0x470>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f0      	bne.n	8003f24 <HAL_RCC_OscConfig+0x444>
 8003f42:	e03d      	b.n	8003fc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d107      	bne.n	8003f5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e038      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
 8003f50:	40023800 	.word	0x40023800
 8003f54:	40007000 	.word	0x40007000
 8003f58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fcc <HAL_RCC_OscConfig+0x4ec>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d028      	beq.n	8003fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d121      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d11a      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d111      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa2:	085b      	lsrs	r3, r3, #1
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d107      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d001      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e000      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	40023800 	.word	0x40023800

08003fd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e0cc      	b.n	800417e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fe4:	4b68      	ldr	r3, [pc, #416]	@ (8004188 <HAL_RCC_ClockConfig+0x1b8>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d90c      	bls.n	800400c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff2:	4b65      	ldr	r3, [pc, #404]	@ (8004188 <HAL_RCC_ClockConfig+0x1b8>)
 8003ff4:	683a      	ldr	r2, [r7, #0]
 8003ff6:	b2d2      	uxtb	r2, r2
 8003ff8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ffa:	4b63      	ldr	r3, [pc, #396]	@ (8004188 <HAL_RCC_ClockConfig+0x1b8>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0307 	and.w	r3, r3, #7
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	429a      	cmp	r2, r3
 8004006:	d001      	beq.n	800400c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0b8      	b.n	800417e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0302 	and.w	r3, r3, #2
 8004014:	2b00      	cmp	r3, #0
 8004016:	d020      	beq.n	800405a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0304 	and.w	r3, r3, #4
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004024:	4b59      	ldr	r3, [pc, #356]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	4a58      	ldr	r2, [pc, #352]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 800402a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800402e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0308 	and.w	r3, r3, #8
 8004038:	2b00      	cmp	r3, #0
 800403a:	d005      	beq.n	8004048 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800403c:	4b53      	ldr	r3, [pc, #332]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	4a52      	ldr	r2, [pc, #328]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004042:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004046:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004048:	4b50      	ldr	r3, [pc, #320]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	494d      	ldr	r1, [pc, #308]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004056:	4313      	orrs	r3, r2
 8004058:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	2b00      	cmp	r3, #0
 8004064:	d044      	beq.n	80040f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d107      	bne.n	800407e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800406e:	4b47      	ldr	r3, [pc, #284]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d119      	bne.n	80040ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e07f      	b.n	800417e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	2b02      	cmp	r3, #2
 8004084:	d003      	beq.n	800408e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800408a:	2b03      	cmp	r3, #3
 800408c:	d107      	bne.n	800409e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800408e:	4b3f      	ldr	r3, [pc, #252]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d109      	bne.n	80040ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e06f      	b.n	800417e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800409e:	4b3b      	ldr	r3, [pc, #236]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d101      	bne.n	80040ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e067      	b.n	800417e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040ae:	4b37      	ldr	r3, [pc, #220]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f023 0203 	bic.w	r2, r3, #3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	4934      	ldr	r1, [pc, #208]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040c0:	f7ff fa16 	bl	80034f0 <HAL_GetTick>
 80040c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040c6:	e00a      	b.n	80040de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040c8:	f7ff fa12 	bl	80034f0 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e04f      	b.n	800417e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040de:	4b2b      	ldr	r3, [pc, #172]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f003 020c 	and.w	r2, r3, #12
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d1eb      	bne.n	80040c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040f0:	4b25      	ldr	r3, [pc, #148]	@ (8004188 <HAL_RCC_ClockConfig+0x1b8>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0307 	and.w	r3, r3, #7
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d20c      	bcs.n	8004118 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fe:	4b22      	ldr	r3, [pc, #136]	@ (8004188 <HAL_RCC_ClockConfig+0x1b8>)
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	b2d2      	uxtb	r2, r2
 8004104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004106:	4b20      	ldr	r3, [pc, #128]	@ (8004188 <HAL_RCC_ClockConfig+0x1b8>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0307 	and.w	r3, r3, #7
 800410e:	683a      	ldr	r2, [r7, #0]
 8004110:	429a      	cmp	r2, r3
 8004112:	d001      	beq.n	8004118 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e032      	b.n	800417e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0304 	and.w	r3, r3, #4
 8004120:	2b00      	cmp	r3, #0
 8004122:	d008      	beq.n	8004136 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004124:	4b19      	ldr	r3, [pc, #100]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	4916      	ldr	r1, [pc, #88]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004132:	4313      	orrs	r3, r2
 8004134:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0308 	and.w	r3, r3, #8
 800413e:	2b00      	cmp	r3, #0
 8004140:	d009      	beq.n	8004156 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004142:	4b12      	ldr	r3, [pc, #72]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	00db      	lsls	r3, r3, #3
 8004150:	490e      	ldr	r1, [pc, #56]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 8004152:	4313      	orrs	r3, r2
 8004154:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004156:	f000 f821 	bl	800419c <HAL_RCC_GetSysClockFreq>
 800415a:	4602      	mov	r2, r0
 800415c:	4b0b      	ldr	r3, [pc, #44]	@ (800418c <HAL_RCC_ClockConfig+0x1bc>)
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	091b      	lsrs	r3, r3, #4
 8004162:	f003 030f 	and.w	r3, r3, #15
 8004166:	490a      	ldr	r1, [pc, #40]	@ (8004190 <HAL_RCC_ClockConfig+0x1c0>)
 8004168:	5ccb      	ldrb	r3, [r1, r3]
 800416a:	fa22 f303 	lsr.w	r3, r2, r3
 800416e:	4a09      	ldr	r2, [pc, #36]	@ (8004194 <HAL_RCC_ClockConfig+0x1c4>)
 8004170:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004172:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <HAL_RCC_ClockConfig+0x1c8>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4618      	mov	r0, r3
 8004178:	f7ff f976 	bl	8003468 <HAL_InitTick>

  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	40023c00 	.word	0x40023c00
 800418c:	40023800 	.word	0x40023800
 8004190:	0800ac90 	.word	0x0800ac90
 8004194:	20000000 	.word	0x20000000
 8004198:	20000004 	.word	0x20000004

0800419c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800419c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041a0:	b090      	sub	sp, #64	@ 0x40
 80041a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041b4:	4b59      	ldr	r3, [pc, #356]	@ (800431c <HAL_RCC_GetSysClockFreq+0x180>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 030c 	and.w	r3, r3, #12
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d00d      	beq.n	80041dc <HAL_RCC_GetSysClockFreq+0x40>
 80041c0:	2b08      	cmp	r3, #8
 80041c2:	f200 80a1 	bhi.w	8004308 <HAL_RCC_GetSysClockFreq+0x16c>
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <HAL_RCC_GetSysClockFreq+0x34>
 80041ca:	2b04      	cmp	r3, #4
 80041cc:	d003      	beq.n	80041d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80041ce:	e09b      	b.n	8004308 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041d0:	4b53      	ldr	r3, [pc, #332]	@ (8004320 <HAL_RCC_GetSysClockFreq+0x184>)
 80041d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80041d4:	e09b      	b.n	800430e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041d6:	4b53      	ldr	r3, [pc, #332]	@ (8004324 <HAL_RCC_GetSysClockFreq+0x188>)
 80041d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80041da:	e098      	b.n	800430e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041dc:	4b4f      	ldr	r3, [pc, #316]	@ (800431c <HAL_RCC_GetSysClockFreq+0x180>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041e6:	4b4d      	ldr	r3, [pc, #308]	@ (800431c <HAL_RCC_GetSysClockFreq+0x180>)
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d028      	beq.n	8004244 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041f2:	4b4a      	ldr	r3, [pc, #296]	@ (800431c <HAL_RCC_GetSysClockFreq+0x180>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	099b      	lsrs	r3, r3, #6
 80041f8:	2200      	movs	r2, #0
 80041fa:	623b      	str	r3, [r7, #32]
 80041fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80041fe:	6a3b      	ldr	r3, [r7, #32]
 8004200:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004204:	2100      	movs	r1, #0
 8004206:	4b47      	ldr	r3, [pc, #284]	@ (8004324 <HAL_RCC_GetSysClockFreq+0x188>)
 8004208:	fb03 f201 	mul.w	r2, r3, r1
 800420c:	2300      	movs	r3, #0
 800420e:	fb00 f303 	mul.w	r3, r0, r3
 8004212:	4413      	add	r3, r2
 8004214:	4a43      	ldr	r2, [pc, #268]	@ (8004324 <HAL_RCC_GetSysClockFreq+0x188>)
 8004216:	fba0 1202 	umull	r1, r2, r0, r2
 800421a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800421c:	460a      	mov	r2, r1
 800421e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004220:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004222:	4413      	add	r3, r2
 8004224:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004228:	2200      	movs	r2, #0
 800422a:	61bb      	str	r3, [r7, #24]
 800422c:	61fa      	str	r2, [r7, #28]
 800422e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004232:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004236:	f7fc fd27 	bl	8000c88 <__aeabi_uldivmod>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	4613      	mov	r3, r2
 8004240:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004242:	e053      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004244:	4b35      	ldr	r3, [pc, #212]	@ (800431c <HAL_RCC_GetSysClockFreq+0x180>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	099b      	lsrs	r3, r3, #6
 800424a:	2200      	movs	r2, #0
 800424c:	613b      	str	r3, [r7, #16]
 800424e:	617a      	str	r2, [r7, #20]
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004256:	f04f 0b00 	mov.w	fp, #0
 800425a:	4652      	mov	r2, sl
 800425c:	465b      	mov	r3, fp
 800425e:	f04f 0000 	mov.w	r0, #0
 8004262:	f04f 0100 	mov.w	r1, #0
 8004266:	0159      	lsls	r1, r3, #5
 8004268:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800426c:	0150      	lsls	r0, r2, #5
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	ebb2 080a 	subs.w	r8, r2, sl
 8004276:	eb63 090b 	sbc.w	r9, r3, fp
 800427a:	f04f 0200 	mov.w	r2, #0
 800427e:	f04f 0300 	mov.w	r3, #0
 8004282:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004286:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800428a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800428e:	ebb2 0408 	subs.w	r4, r2, r8
 8004292:	eb63 0509 	sbc.w	r5, r3, r9
 8004296:	f04f 0200 	mov.w	r2, #0
 800429a:	f04f 0300 	mov.w	r3, #0
 800429e:	00eb      	lsls	r3, r5, #3
 80042a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042a4:	00e2      	lsls	r2, r4, #3
 80042a6:	4614      	mov	r4, r2
 80042a8:	461d      	mov	r5, r3
 80042aa:	eb14 030a 	adds.w	r3, r4, sl
 80042ae:	603b      	str	r3, [r7, #0]
 80042b0:	eb45 030b 	adc.w	r3, r5, fp
 80042b4:	607b      	str	r3, [r7, #4]
 80042b6:	f04f 0200 	mov.w	r2, #0
 80042ba:	f04f 0300 	mov.w	r3, #0
 80042be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80042c2:	4629      	mov	r1, r5
 80042c4:	028b      	lsls	r3, r1, #10
 80042c6:	4621      	mov	r1, r4
 80042c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042cc:	4621      	mov	r1, r4
 80042ce:	028a      	lsls	r2, r1, #10
 80042d0:	4610      	mov	r0, r2
 80042d2:	4619      	mov	r1, r3
 80042d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042d6:	2200      	movs	r2, #0
 80042d8:	60bb      	str	r3, [r7, #8]
 80042da:	60fa      	str	r2, [r7, #12]
 80042dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042e0:	f7fc fcd2 	bl	8000c88 <__aeabi_uldivmod>
 80042e4:	4602      	mov	r2, r0
 80042e6:	460b      	mov	r3, r1
 80042e8:	4613      	mov	r3, r2
 80042ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80042ec:	4b0b      	ldr	r3, [pc, #44]	@ (800431c <HAL_RCC_GetSysClockFreq+0x180>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	0c1b      	lsrs	r3, r3, #16
 80042f2:	f003 0303 	and.w	r3, r3, #3
 80042f6:	3301      	adds	r3, #1
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80042fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80042fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004300:	fbb2 f3f3 	udiv	r3, r2, r3
 8004304:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004306:	e002      	b.n	800430e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004308:	4b05      	ldr	r3, [pc, #20]	@ (8004320 <HAL_RCC_GetSysClockFreq+0x184>)
 800430a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800430c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800430e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004310:	4618      	mov	r0, r3
 8004312:	3740      	adds	r7, #64	@ 0x40
 8004314:	46bd      	mov	sp, r7
 8004316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800431a:	bf00      	nop
 800431c:	40023800 	.word	0x40023800
 8004320:	00f42400 	.word	0x00f42400
 8004324:	017d7840 	.word	0x017d7840

08004328 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800432c:	4b03      	ldr	r3, [pc, #12]	@ (800433c <HAL_RCC_GetHCLKFreq+0x14>)
 800432e:	681b      	ldr	r3, [r3, #0]
}
 8004330:	4618      	mov	r0, r3
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	20000000 	.word	0x20000000

08004340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004344:	f7ff fff0 	bl	8004328 <HAL_RCC_GetHCLKFreq>
 8004348:	4602      	mov	r2, r0
 800434a:	4b05      	ldr	r3, [pc, #20]	@ (8004360 <HAL_RCC_GetPCLK1Freq+0x20>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	0a9b      	lsrs	r3, r3, #10
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	4903      	ldr	r1, [pc, #12]	@ (8004364 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004356:	5ccb      	ldrb	r3, [r1, r3]
 8004358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800435c:	4618      	mov	r0, r3
 800435e:	bd80      	pop	{r7, pc}
 8004360:	40023800 	.word	0x40023800
 8004364:	0800aca0 	.word	0x0800aca0

08004368 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800436c:	f7ff ffdc 	bl	8004328 <HAL_RCC_GetHCLKFreq>
 8004370:	4602      	mov	r2, r0
 8004372:	4b05      	ldr	r3, [pc, #20]	@ (8004388 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	0b5b      	lsrs	r3, r3, #13
 8004378:	f003 0307 	and.w	r3, r3, #7
 800437c:	4903      	ldr	r1, [pc, #12]	@ (800438c <HAL_RCC_GetPCLK2Freq+0x24>)
 800437e:	5ccb      	ldrb	r3, [r1, r3]
 8004380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004384:	4618      	mov	r0, r3
 8004386:	bd80      	pop	{r7, pc}
 8004388:	40023800 	.word	0x40023800
 800438c:	0800aca0 	.word	0x0800aca0

08004390 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e041      	b.n	8004426 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d106      	bne.n	80043bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7fe fc6a 	bl	8002c90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2202      	movs	r2, #2
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	3304      	adds	r3, #4
 80043cc:	4619      	mov	r1, r3
 80043ce:	4610      	mov	r0, r2
 80043d0:	f000 feb2 	bl	8005138 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
	...

08004430 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b01      	cmp	r3, #1
 8004442:	d001      	beq.n	8004448 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e046      	b.n	80044d6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2202      	movs	r2, #2
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a23      	ldr	r2, [pc, #140]	@ (80044e4 <HAL_TIM_Base_Start+0xb4>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d022      	beq.n	80044a0 <HAL_TIM_Base_Start+0x70>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004462:	d01d      	beq.n	80044a0 <HAL_TIM_Base_Start+0x70>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a1f      	ldr	r2, [pc, #124]	@ (80044e8 <HAL_TIM_Base_Start+0xb8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d018      	beq.n	80044a0 <HAL_TIM_Base_Start+0x70>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a1e      	ldr	r2, [pc, #120]	@ (80044ec <HAL_TIM_Base_Start+0xbc>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d013      	beq.n	80044a0 <HAL_TIM_Base_Start+0x70>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a1c      	ldr	r2, [pc, #112]	@ (80044f0 <HAL_TIM_Base_Start+0xc0>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d00e      	beq.n	80044a0 <HAL_TIM_Base_Start+0x70>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a1b      	ldr	r2, [pc, #108]	@ (80044f4 <HAL_TIM_Base_Start+0xc4>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d009      	beq.n	80044a0 <HAL_TIM_Base_Start+0x70>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a19      	ldr	r2, [pc, #100]	@ (80044f8 <HAL_TIM_Base_Start+0xc8>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d004      	beq.n	80044a0 <HAL_TIM_Base_Start+0x70>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a18      	ldr	r2, [pc, #96]	@ (80044fc <HAL_TIM_Base_Start+0xcc>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d111      	bne.n	80044c4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 0307 	and.w	r3, r3, #7
 80044aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b06      	cmp	r3, #6
 80044b0:	d010      	beq.n	80044d4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f042 0201 	orr.w	r2, r2, #1
 80044c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044c2:	e007      	b.n	80044d4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0201 	orr.w	r2, r2, #1
 80044d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	40010000 	.word	0x40010000
 80044e8:	40000400 	.word	0x40000400
 80044ec:	40000800 	.word	0x40000800
 80044f0:	40000c00 	.word	0x40000c00
 80044f4:	40010400 	.word	0x40010400
 80044f8:	40014000 	.word	0x40014000
 80044fc:	40001800 	.word	0x40001800

08004500 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e041      	b.n	8004596 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d106      	bne.n	800452c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fe fcbc 	bl	8002ea4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	3304      	adds	r3, #4
 800453c:	4619      	mov	r1, r3
 800453e:	4610      	mov	r0, r2
 8004540:	f000 fdfa 	bl	8005138 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d109      	bne.n	80045c4 <HAL_TIM_PWM_Start+0x24>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	bf14      	ite	ne
 80045bc:	2301      	movne	r3, #1
 80045be:	2300      	moveq	r3, #0
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	e022      	b.n	800460a <HAL_TIM_PWM_Start+0x6a>
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	d109      	bne.n	80045de <HAL_TIM_PWM_Start+0x3e>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	bf14      	ite	ne
 80045d6:	2301      	movne	r3, #1
 80045d8:	2300      	moveq	r3, #0
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	e015      	b.n	800460a <HAL_TIM_PWM_Start+0x6a>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d109      	bne.n	80045f8 <HAL_TIM_PWM_Start+0x58>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	bf14      	ite	ne
 80045f0:	2301      	movne	r3, #1
 80045f2:	2300      	moveq	r3, #0
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	e008      	b.n	800460a <HAL_TIM_PWM_Start+0x6a>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	2b01      	cmp	r3, #1
 8004602:	bf14      	ite	ne
 8004604:	2301      	movne	r3, #1
 8004606:	2300      	moveq	r3, #0
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e07c      	b.n	800470c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d104      	bne.n	8004622 <HAL_TIM_PWM_Start+0x82>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2202      	movs	r2, #2
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004620:	e013      	b.n	800464a <HAL_TIM_PWM_Start+0xaa>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b04      	cmp	r3, #4
 8004626:	d104      	bne.n	8004632 <HAL_TIM_PWM_Start+0x92>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2202      	movs	r2, #2
 800462c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004630:	e00b      	b.n	800464a <HAL_TIM_PWM_Start+0xaa>
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	2b08      	cmp	r3, #8
 8004636:	d104      	bne.n	8004642 <HAL_TIM_PWM_Start+0xa2>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2202      	movs	r2, #2
 800463c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004640:	e003      	b.n	800464a <HAL_TIM_PWM_Start+0xaa>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2202      	movs	r2, #2
 8004646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2201      	movs	r2, #1
 8004650:	6839      	ldr	r1, [r7, #0]
 8004652:	4618      	mov	r0, r3
 8004654:	f001 f98a 	bl	800596c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a2d      	ldr	r2, [pc, #180]	@ (8004714 <HAL_TIM_PWM_Start+0x174>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d004      	beq.n	800466c <HAL_TIM_PWM_Start+0xcc>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a2c      	ldr	r2, [pc, #176]	@ (8004718 <HAL_TIM_PWM_Start+0x178>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d101      	bne.n	8004670 <HAL_TIM_PWM_Start+0xd0>
 800466c:	2301      	movs	r3, #1
 800466e:	e000      	b.n	8004672 <HAL_TIM_PWM_Start+0xd2>
 8004670:	2300      	movs	r3, #0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d007      	beq.n	8004686 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004684:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a22      	ldr	r2, [pc, #136]	@ (8004714 <HAL_TIM_PWM_Start+0x174>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d022      	beq.n	80046d6 <HAL_TIM_PWM_Start+0x136>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004698:	d01d      	beq.n	80046d6 <HAL_TIM_PWM_Start+0x136>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a1f      	ldr	r2, [pc, #124]	@ (800471c <HAL_TIM_PWM_Start+0x17c>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d018      	beq.n	80046d6 <HAL_TIM_PWM_Start+0x136>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a1d      	ldr	r2, [pc, #116]	@ (8004720 <HAL_TIM_PWM_Start+0x180>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d013      	beq.n	80046d6 <HAL_TIM_PWM_Start+0x136>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a1c      	ldr	r2, [pc, #112]	@ (8004724 <HAL_TIM_PWM_Start+0x184>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d00e      	beq.n	80046d6 <HAL_TIM_PWM_Start+0x136>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a16      	ldr	r2, [pc, #88]	@ (8004718 <HAL_TIM_PWM_Start+0x178>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d009      	beq.n	80046d6 <HAL_TIM_PWM_Start+0x136>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a18      	ldr	r2, [pc, #96]	@ (8004728 <HAL_TIM_PWM_Start+0x188>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d004      	beq.n	80046d6 <HAL_TIM_PWM_Start+0x136>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a16      	ldr	r2, [pc, #88]	@ (800472c <HAL_TIM_PWM_Start+0x18c>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d111      	bne.n	80046fa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2b06      	cmp	r3, #6
 80046e6:	d010      	beq.n	800470a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f042 0201 	orr.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046f8:	e007      	b.n	800470a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f042 0201 	orr.w	r2, r2, #1
 8004708:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40010000 	.word	0x40010000
 8004718:	40010400 	.word	0x40010400
 800471c:	40000400 	.word	0x40000400
 8004720:	40000800 	.word	0x40000800
 8004724:	40000c00 	.word	0x40000c00
 8004728:	40014000 	.word	0x40014000
 800472c:	40001800 	.word	0x40001800

08004730 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d101      	bne.n	8004742 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e041      	b.n	80047c6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	d106      	bne.n	800475c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 f839 	bl	80047ce <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2202      	movs	r2, #2
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3304      	adds	r3, #4
 800476c:	4619      	mov	r1, r3
 800476e:	4610      	mov	r0, r2
 8004770:	f000 fce2 	bl	8005138 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3708      	adds	r7, #8
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b083      	sub	sp, #12
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
	...

080047e4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047ee:	2300      	movs	r3, #0
 80047f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d104      	bne.n	8004802 <HAL_TIM_IC_Start_IT+0x1e>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	e013      	b.n	800482a <HAL_TIM_IC_Start_IT+0x46>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b04      	cmp	r3, #4
 8004806:	d104      	bne.n	8004812 <HAL_TIM_IC_Start_IT+0x2e>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800480e:	b2db      	uxtb	r3, r3
 8004810:	e00b      	b.n	800482a <HAL_TIM_IC_Start_IT+0x46>
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b08      	cmp	r3, #8
 8004816:	d104      	bne.n	8004822 <HAL_TIM_IC_Start_IT+0x3e>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800481e:	b2db      	uxtb	r3, r3
 8004820:	e003      	b.n	800482a <HAL_TIM_IC_Start_IT+0x46>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004828:	b2db      	uxtb	r3, r3
 800482a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d104      	bne.n	800483c <HAL_TIM_IC_Start_IT+0x58>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004838:	b2db      	uxtb	r3, r3
 800483a:	e013      	b.n	8004864 <HAL_TIM_IC_Start_IT+0x80>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2b04      	cmp	r3, #4
 8004840:	d104      	bne.n	800484c <HAL_TIM_IC_Start_IT+0x68>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004848:	b2db      	uxtb	r3, r3
 800484a:	e00b      	b.n	8004864 <HAL_TIM_IC_Start_IT+0x80>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	2b08      	cmp	r3, #8
 8004850:	d104      	bne.n	800485c <HAL_TIM_IC_Start_IT+0x78>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004858:	b2db      	uxtb	r3, r3
 800485a:	e003      	b.n	8004864 <HAL_TIM_IC_Start_IT+0x80>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004862:	b2db      	uxtb	r3, r3
 8004864:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004866:	7bbb      	ldrb	r3, [r7, #14]
 8004868:	2b01      	cmp	r3, #1
 800486a:	d102      	bne.n	8004872 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800486c:	7b7b      	ldrb	r3, [r7, #13]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d001      	beq.n	8004876 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e0cc      	b.n	8004a10 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d104      	bne.n	8004886 <HAL_TIM_IC_Start_IT+0xa2>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004884:	e013      	b.n	80048ae <HAL_TIM_IC_Start_IT+0xca>
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	2b04      	cmp	r3, #4
 800488a:	d104      	bne.n	8004896 <HAL_TIM_IC_Start_IT+0xb2>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004894:	e00b      	b.n	80048ae <HAL_TIM_IC_Start_IT+0xca>
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2b08      	cmp	r3, #8
 800489a:	d104      	bne.n	80048a6 <HAL_TIM_IC_Start_IT+0xc2>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2202      	movs	r2, #2
 80048a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048a4:	e003      	b.n	80048ae <HAL_TIM_IC_Start_IT+0xca>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2202      	movs	r2, #2
 80048aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d104      	bne.n	80048be <HAL_TIM_IC_Start_IT+0xda>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048bc:	e013      	b.n	80048e6 <HAL_TIM_IC_Start_IT+0x102>
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	2b04      	cmp	r3, #4
 80048c2:	d104      	bne.n	80048ce <HAL_TIM_IC_Start_IT+0xea>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2202      	movs	r2, #2
 80048c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048cc:	e00b      	b.n	80048e6 <HAL_TIM_IC_Start_IT+0x102>
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b08      	cmp	r3, #8
 80048d2:	d104      	bne.n	80048de <HAL_TIM_IC_Start_IT+0xfa>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048dc:	e003      	b.n	80048e6 <HAL_TIM_IC_Start_IT+0x102>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2202      	movs	r2, #2
 80048e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	d841      	bhi.n	8004970 <HAL_TIM_IC_Start_IT+0x18c>
 80048ec:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <HAL_TIM_IC_Start_IT+0x110>)
 80048ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f2:	bf00      	nop
 80048f4:	08004929 	.word	0x08004929
 80048f8:	08004971 	.word	0x08004971
 80048fc:	08004971 	.word	0x08004971
 8004900:	08004971 	.word	0x08004971
 8004904:	0800493b 	.word	0x0800493b
 8004908:	08004971 	.word	0x08004971
 800490c:	08004971 	.word	0x08004971
 8004910:	08004971 	.word	0x08004971
 8004914:	0800494d 	.word	0x0800494d
 8004918:	08004971 	.word	0x08004971
 800491c:	08004971 	.word	0x08004971
 8004920:	08004971 	.word	0x08004971
 8004924:	0800495f 	.word	0x0800495f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0202 	orr.w	r2, r2, #2
 8004936:	60da      	str	r2, [r3, #12]
      break;
 8004938:	e01d      	b.n	8004976 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68da      	ldr	r2, [r3, #12]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f042 0204 	orr.w	r2, r2, #4
 8004948:	60da      	str	r2, [r3, #12]
      break;
 800494a:	e014      	b.n	8004976 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f042 0208 	orr.w	r2, r2, #8
 800495a:	60da      	str	r2, [r3, #12]
      break;
 800495c:	e00b      	b.n	8004976 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68da      	ldr	r2, [r3, #12]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f042 0210 	orr.w	r2, r2, #16
 800496c:	60da      	str	r2, [r3, #12]
      break;
 800496e:	e002      	b.n	8004976 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	73fb      	strb	r3, [r7, #15]
      break;
 8004974:	bf00      	nop
  }

  if (status == HAL_OK)
 8004976:	7bfb      	ldrb	r3, [r7, #15]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d148      	bne.n	8004a0e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2201      	movs	r2, #1
 8004982:	6839      	ldr	r1, [r7, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	f000 fff1 	bl	800596c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a22      	ldr	r2, [pc, #136]	@ (8004a18 <HAL_TIM_IC_Start_IT+0x234>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d022      	beq.n	80049da <HAL_TIM_IC_Start_IT+0x1f6>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800499c:	d01d      	beq.n	80049da <HAL_TIM_IC_Start_IT+0x1f6>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a1e      	ldr	r2, [pc, #120]	@ (8004a1c <HAL_TIM_IC_Start_IT+0x238>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d018      	beq.n	80049da <HAL_TIM_IC_Start_IT+0x1f6>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004a20 <HAL_TIM_IC_Start_IT+0x23c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d013      	beq.n	80049da <HAL_TIM_IC_Start_IT+0x1f6>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004a24 <HAL_TIM_IC_Start_IT+0x240>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d00e      	beq.n	80049da <HAL_TIM_IC_Start_IT+0x1f6>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a19      	ldr	r2, [pc, #100]	@ (8004a28 <HAL_TIM_IC_Start_IT+0x244>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d009      	beq.n	80049da <HAL_TIM_IC_Start_IT+0x1f6>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a18      	ldr	r2, [pc, #96]	@ (8004a2c <HAL_TIM_IC_Start_IT+0x248>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d004      	beq.n	80049da <HAL_TIM_IC_Start_IT+0x1f6>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a16      	ldr	r2, [pc, #88]	@ (8004a30 <HAL_TIM_IC_Start_IT+0x24c>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d111      	bne.n	80049fe <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b06      	cmp	r3, #6
 80049ea:	d010      	beq.n	8004a0e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0201 	orr.w	r2, r2, #1
 80049fa:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049fc:	e007      	b.n	8004a0e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f042 0201 	orr.w	r2, r2, #1
 8004a0c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	40010000 	.word	0x40010000
 8004a1c:	40000400 	.word	0x40000400
 8004a20:	40000800 	.word	0x40000800
 8004a24:	40000c00 	.word	0x40000c00
 8004a28:	40010400 	.word	0x40010400
 8004a2c:	40014000 	.word	0x40014000
 8004a30:	40001800 	.word	0x40001800

08004a34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d020      	beq.n	8004a98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d01b      	beq.n	8004a98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f06f 0202 	mvn.w	r2, #2
 8004a68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7fd fcc4 	bl	800240c <HAL_TIM_IC_CaptureCallback>
 8004a84:	e005      	b.n	8004a92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 fb38 	bl	80050fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 fb3f 	bl	8005110 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	f003 0304 	and.w	r3, r3, #4
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d020      	beq.n	8004ae4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d01b      	beq.n	8004ae4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f06f 0204 	mvn.w	r2, #4
 8004ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2202      	movs	r2, #2
 8004aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7fd fc9e 	bl	800240c <HAL_TIM_IC_CaptureCallback>
 8004ad0:	e005      	b.n	8004ade <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 fb12 	bl	80050fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 fb19 	bl	8005110 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	f003 0308 	and.w	r3, r3, #8
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d020      	beq.n	8004b30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d01b      	beq.n	8004b30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0208 	mvn.w	r2, #8
 8004b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2204      	movs	r2, #4
 8004b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7fd fc78 	bl	800240c <HAL_TIM_IC_CaptureCallback>
 8004b1c:	e005      	b.n	8004b2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 faec 	bl	80050fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 faf3 	bl	8005110 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	f003 0310 	and.w	r3, r3, #16
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d020      	beq.n	8004b7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f003 0310 	and.w	r3, r3, #16
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d01b      	beq.n	8004b7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f06f 0210 	mvn.w	r2, #16
 8004b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2208      	movs	r2, #8
 8004b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	69db      	ldr	r3, [r3, #28]
 8004b5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d003      	beq.n	8004b6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fd fc52 	bl	800240c <HAL_TIM_IC_CaptureCallback>
 8004b68:	e005      	b.n	8004b76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 fac6 	bl	80050fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 facd 	bl	8005110 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00c      	beq.n	8004ba0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d007      	beq.n	8004ba0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f06f 0201 	mvn.w	r2, #1
 8004b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 faa4 	bl	80050e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00c      	beq.n	8004bc4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d007      	beq.n	8004bc4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004bbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 ff80 	bl	8005ac4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d00c      	beq.n	8004be8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d007      	beq.n	8004be8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 fa9e 	bl	8005124 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f003 0320 	and.w	r3, r3, #32
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00c      	beq.n	8004c0c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f003 0320 	and.w	r3, r3, #32
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d007      	beq.n	8004c0c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f06f 0220 	mvn.w	r2, #32
 8004c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 ff52 	bl	8005ab0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c0c:	bf00      	nop
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c20:	2300      	movs	r3, #0
 8004c22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d101      	bne.n	8004c32 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004c2e:	2302      	movs	r3, #2
 8004c30:	e088      	b.n	8004d44 <HAL_TIM_IC_ConfigChannel+0x130>
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d11b      	bne.n	8004c78 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004c50:	f000 fcc8 	bl	80055e4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	699a      	ldr	r2, [r3, #24]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f022 020c 	bic.w	r2, r2, #12
 8004c62:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6999      	ldr	r1, [r3, #24]
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	689a      	ldr	r2, [r3, #8]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	430a      	orrs	r2, r1
 8004c74:	619a      	str	r2, [r3, #24]
 8004c76:	e060      	b.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d11c      	bne.n	8004cb8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004c8e:	f000 fd4c 	bl	800572a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	699a      	ldr	r2, [r3, #24]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004ca0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	6999      	ldr	r1, [r3, #24]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	021a      	lsls	r2, r3, #8
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	619a      	str	r2, [r3, #24]
 8004cb6:	e040      	b.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b08      	cmp	r3, #8
 8004cbc:	d11b      	bne.n	8004cf6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004cce:	f000 fd99 	bl	8005804 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	69da      	ldr	r2, [r3, #28]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 020c 	bic.w	r2, r2, #12
 8004ce0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	69d9      	ldr	r1, [r3, #28]
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	61da      	str	r2, [r3, #28]
 8004cf4:	e021      	b.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b0c      	cmp	r3, #12
 8004cfa:	d11c      	bne.n	8004d36 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004d0c:	f000 fdb6 	bl	800587c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	69da      	ldr	r2, [r3, #28]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004d1e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	69d9      	ldr	r1, [r3, #28]
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	021a      	lsls	r2, r3, #8
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	61da      	str	r2, [r3, #28]
 8004d34:	e001      	b.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3718      	adds	r7, #24
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d101      	bne.n	8004d6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d66:	2302      	movs	r3, #2
 8004d68:	e0ae      	b.n	8004ec8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b0c      	cmp	r3, #12
 8004d76:	f200 809f 	bhi.w	8004eb8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d80:	08004db5 	.word	0x08004db5
 8004d84:	08004eb9 	.word	0x08004eb9
 8004d88:	08004eb9 	.word	0x08004eb9
 8004d8c:	08004eb9 	.word	0x08004eb9
 8004d90:	08004df5 	.word	0x08004df5
 8004d94:	08004eb9 	.word	0x08004eb9
 8004d98:	08004eb9 	.word	0x08004eb9
 8004d9c:	08004eb9 	.word	0x08004eb9
 8004da0:	08004e37 	.word	0x08004e37
 8004da4:	08004eb9 	.word	0x08004eb9
 8004da8:	08004eb9 	.word	0x08004eb9
 8004dac:	08004eb9 	.word	0x08004eb9
 8004db0:	08004e77 	.word	0x08004e77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68b9      	ldr	r1, [r7, #8]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 fa62 	bl	8005284 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699a      	ldr	r2, [r3, #24]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0208 	orr.w	r2, r2, #8
 8004dce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699a      	ldr	r2, [r3, #24]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f022 0204 	bic.w	r2, r2, #4
 8004dde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6999      	ldr	r1, [r3, #24]
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	691a      	ldr	r2, [r3, #16]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	430a      	orrs	r2, r1
 8004df0:	619a      	str	r2, [r3, #24]
      break;
 8004df2:	e064      	b.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68b9      	ldr	r1, [r7, #8]
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 fab2 	bl	8005364 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	699a      	ldr	r2, [r3, #24]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6999      	ldr	r1, [r3, #24]
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	021a      	lsls	r2, r3, #8
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	619a      	str	r2, [r3, #24]
      break;
 8004e34:	e043      	b.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68b9      	ldr	r1, [r7, #8]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f000 fb07 	bl	8005450 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	69da      	ldr	r2, [r3, #28]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f042 0208 	orr.w	r2, r2, #8
 8004e50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	69da      	ldr	r2, [r3, #28]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f022 0204 	bic.w	r2, r2, #4
 8004e60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	69d9      	ldr	r1, [r3, #28]
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	61da      	str	r2, [r3, #28]
      break;
 8004e74:	e023      	b.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68b9      	ldr	r1, [r7, #8]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 fb5b 	bl	8005538 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	69da      	ldr	r2, [r3, #28]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	69da      	ldr	r2, [r3, #28]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ea0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	69d9      	ldr	r1, [r3, #28]
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	021a      	lsls	r2, r3, #8
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	61da      	str	r2, [r3, #28]
      break;
 8004eb6:	e002      	b.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	75fb      	strb	r3, [r7, #23]
      break;
 8004ebc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3718      	adds	r7, #24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004eda:	2300      	movs	r3, #0
 8004edc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d101      	bne.n	8004eec <HAL_TIM_ConfigClockSource+0x1c>
 8004ee8:	2302      	movs	r3, #2
 8004eea:	e0b4      	b.n	8005056 <HAL_TIM_ConfigClockSource+0x186>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68ba      	ldr	r2, [r7, #8]
 8004f1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f24:	d03e      	beq.n	8004fa4 <HAL_TIM_ConfigClockSource+0xd4>
 8004f26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f2a:	f200 8087 	bhi.w	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f32:	f000 8086 	beq.w	8005042 <HAL_TIM_ConfigClockSource+0x172>
 8004f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f3a:	d87f      	bhi.n	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f3c:	2b70      	cmp	r3, #112	@ 0x70
 8004f3e:	d01a      	beq.n	8004f76 <HAL_TIM_ConfigClockSource+0xa6>
 8004f40:	2b70      	cmp	r3, #112	@ 0x70
 8004f42:	d87b      	bhi.n	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f44:	2b60      	cmp	r3, #96	@ 0x60
 8004f46:	d050      	beq.n	8004fea <HAL_TIM_ConfigClockSource+0x11a>
 8004f48:	2b60      	cmp	r3, #96	@ 0x60
 8004f4a:	d877      	bhi.n	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f4c:	2b50      	cmp	r3, #80	@ 0x50
 8004f4e:	d03c      	beq.n	8004fca <HAL_TIM_ConfigClockSource+0xfa>
 8004f50:	2b50      	cmp	r3, #80	@ 0x50
 8004f52:	d873      	bhi.n	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f54:	2b40      	cmp	r3, #64	@ 0x40
 8004f56:	d058      	beq.n	800500a <HAL_TIM_ConfigClockSource+0x13a>
 8004f58:	2b40      	cmp	r3, #64	@ 0x40
 8004f5a:	d86f      	bhi.n	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f5c:	2b30      	cmp	r3, #48	@ 0x30
 8004f5e:	d064      	beq.n	800502a <HAL_TIM_ConfigClockSource+0x15a>
 8004f60:	2b30      	cmp	r3, #48	@ 0x30
 8004f62:	d86b      	bhi.n	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f64:	2b20      	cmp	r3, #32
 8004f66:	d060      	beq.n	800502a <HAL_TIM_ConfigClockSource+0x15a>
 8004f68:	2b20      	cmp	r3, #32
 8004f6a:	d867      	bhi.n	800503c <HAL_TIM_ConfigClockSource+0x16c>
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d05c      	beq.n	800502a <HAL_TIM_ConfigClockSource+0x15a>
 8004f70:	2b10      	cmp	r3, #16
 8004f72:	d05a      	beq.n	800502a <HAL_TIM_ConfigClockSource+0x15a>
 8004f74:	e062      	b.n	800503c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f86:	f000 fcd1 	bl	800592c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68ba      	ldr	r2, [r7, #8]
 8004fa0:	609a      	str	r2, [r3, #8]
      break;
 8004fa2:	e04f      	b.n	8005044 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fb4:	f000 fcba 	bl	800592c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	689a      	ldr	r2, [r3, #8]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004fc6:	609a      	str	r2, [r3, #8]
      break;
 8004fc8:	e03c      	b.n	8005044 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	f000 fb78 	bl	80056cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2150      	movs	r1, #80	@ 0x50
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f000 fc87 	bl	80058f6 <TIM_ITRx_SetConfig>
      break;
 8004fe8:	e02c      	b.n	8005044 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	f000 fbd4 	bl	80057a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2160      	movs	r1, #96	@ 0x60
 8005002:	4618      	mov	r0, r3
 8005004:	f000 fc77 	bl	80058f6 <TIM_ITRx_SetConfig>
      break;
 8005008:	e01c      	b.n	8005044 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005016:	461a      	mov	r2, r3
 8005018:	f000 fb58 	bl	80056cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2140      	movs	r1, #64	@ 0x40
 8005022:	4618      	mov	r0, r3
 8005024:	f000 fc67 	bl	80058f6 <TIM_ITRx_SetConfig>
      break;
 8005028:	e00c      	b.n	8005044 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4619      	mov	r1, r3
 8005034:	4610      	mov	r0, r2
 8005036:	f000 fc5e 	bl	80058f6 <TIM_ITRx_SetConfig>
      break;
 800503a:	e003      	b.n	8005044 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	73fb      	strb	r3, [r7, #15]
      break;
 8005040:	e000      	b.n	8005044 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005042:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005054:	7bfb      	ldrb	r3, [r7, #15]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800506a:	2300      	movs	r3, #0
 800506c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b0c      	cmp	r3, #12
 8005072:	d831      	bhi.n	80050d8 <HAL_TIM_ReadCapturedValue+0x78>
 8005074:	a201      	add	r2, pc, #4	@ (adr r2, 800507c <HAL_TIM_ReadCapturedValue+0x1c>)
 8005076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507a:	bf00      	nop
 800507c:	080050b1 	.word	0x080050b1
 8005080:	080050d9 	.word	0x080050d9
 8005084:	080050d9 	.word	0x080050d9
 8005088:	080050d9 	.word	0x080050d9
 800508c:	080050bb 	.word	0x080050bb
 8005090:	080050d9 	.word	0x080050d9
 8005094:	080050d9 	.word	0x080050d9
 8005098:	080050d9 	.word	0x080050d9
 800509c:	080050c5 	.word	0x080050c5
 80050a0:	080050d9 	.word	0x080050d9
 80050a4:	080050d9 	.word	0x080050d9
 80050a8:	080050d9 	.word	0x080050d9
 80050ac:	080050cf 	.word	0x080050cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050b6:	60fb      	str	r3, [r7, #12]

      break;
 80050b8:	e00f      	b.n	80050da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c0:	60fb      	str	r3, [r7, #12]

      break;
 80050c2:	e00a      	b.n	80050da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ca:	60fb      	str	r3, [r7, #12]

      break;
 80050cc:	e005      	b.n	80050da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d4:	60fb      	str	r3, [r7, #12]

      break;
 80050d6:	e000      	b.n	80050da <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80050d8:	bf00      	nop
  }

  return tmpreg;
 80050da:	68fb      	ldr	r3, [r7, #12]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3714      	adds	r7, #20
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005138:	b480      	push	{r7}
 800513a:	b085      	sub	sp, #20
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a43      	ldr	r2, [pc, #268]	@ (8005258 <TIM_Base_SetConfig+0x120>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d013      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005156:	d00f      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4a40      	ldr	r2, [pc, #256]	@ (800525c <TIM_Base_SetConfig+0x124>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d00b      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	4a3f      	ldr	r2, [pc, #252]	@ (8005260 <TIM_Base_SetConfig+0x128>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d007      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a3e      	ldr	r2, [pc, #248]	@ (8005264 <TIM_Base_SetConfig+0x12c>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d003      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a3d      	ldr	r2, [pc, #244]	@ (8005268 <TIM_Base_SetConfig+0x130>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d108      	bne.n	800518a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800517e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	4313      	orrs	r3, r2
 8005188:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a32      	ldr	r2, [pc, #200]	@ (8005258 <TIM_Base_SetConfig+0x120>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d02b      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005198:	d027      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a2f      	ldr	r2, [pc, #188]	@ (800525c <TIM_Base_SetConfig+0x124>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d023      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a2e      	ldr	r2, [pc, #184]	@ (8005260 <TIM_Base_SetConfig+0x128>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d01f      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a2d      	ldr	r2, [pc, #180]	@ (8005264 <TIM_Base_SetConfig+0x12c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d01b      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005268 <TIM_Base_SetConfig+0x130>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d017      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a2b      	ldr	r2, [pc, #172]	@ (800526c <TIM_Base_SetConfig+0x134>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d013      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a2a      	ldr	r2, [pc, #168]	@ (8005270 <TIM_Base_SetConfig+0x138>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d00f      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a29      	ldr	r2, [pc, #164]	@ (8005274 <TIM_Base_SetConfig+0x13c>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d00b      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4a28      	ldr	r2, [pc, #160]	@ (8005278 <TIM_Base_SetConfig+0x140>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d007      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a27      	ldr	r2, [pc, #156]	@ (800527c <TIM_Base_SetConfig+0x144>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d003      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a26      	ldr	r2, [pc, #152]	@ (8005280 <TIM_Base_SetConfig+0x148>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d108      	bne.n	80051fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	4313      	orrs	r3, r2
 8005208:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	689a      	ldr	r2, [r3, #8]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a0e      	ldr	r2, [pc, #56]	@ (8005258 <TIM_Base_SetConfig+0x120>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d003      	beq.n	800522a <TIM_Base_SetConfig+0xf2>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a10      	ldr	r2, [pc, #64]	@ (8005268 <TIM_Base_SetConfig+0x130>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d103      	bne.n	8005232 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f043 0204 	orr.w	r2, r3, #4
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	601a      	str	r2, [r3, #0]
}
 800524a:	bf00      	nop
 800524c:	3714      	adds	r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40010000 	.word	0x40010000
 800525c:	40000400 	.word	0x40000400
 8005260:	40000800 	.word	0x40000800
 8005264:	40000c00 	.word	0x40000c00
 8005268:	40010400 	.word	0x40010400
 800526c:	40014000 	.word	0x40014000
 8005270:	40014400 	.word	0x40014400
 8005274:	40014800 	.word	0x40014800
 8005278:	40001800 	.word	0x40001800
 800527c:	40001c00 	.word	0x40001c00
 8005280:	40002000 	.word	0x40002000

08005284 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005284:	b480      	push	{r7}
 8005286:	b087      	sub	sp, #28
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a1b      	ldr	r3, [r3, #32]
 8005292:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	f023 0201 	bic.w	r2, r3, #1
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f023 0303 	bic.w	r3, r3, #3
 80052ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	f023 0302 	bic.w	r3, r3, #2
 80052cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a20      	ldr	r2, [pc, #128]	@ (800535c <TIM_OC1_SetConfig+0xd8>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d003      	beq.n	80052e8 <TIM_OC1_SetConfig+0x64>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005360 <TIM_OC1_SetConfig+0xdc>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d10c      	bne.n	8005302 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f023 0308 	bic.w	r3, r3, #8
 80052ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f023 0304 	bic.w	r3, r3, #4
 8005300:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a15      	ldr	r2, [pc, #84]	@ (800535c <TIM_OC1_SetConfig+0xd8>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d003      	beq.n	8005312 <TIM_OC1_SetConfig+0x8e>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a14      	ldr	r2, [pc, #80]	@ (8005360 <TIM_OC1_SetConfig+0xdc>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d111      	bne.n	8005336 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005318:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005320:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	693a      	ldr	r2, [r7, #16]
 8005328:	4313      	orrs	r3, r2
 800532a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	699b      	ldr	r3, [r3, #24]
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	4313      	orrs	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	621a      	str	r2, [r3, #32]
}
 8005350:	bf00      	nop
 8005352:	371c      	adds	r7, #28
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	40010000 	.word	0x40010000
 8005360:	40010400 	.word	0x40010400

08005364 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005364:	b480      	push	{r7}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a1b      	ldr	r3, [r3, #32]
 8005372:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a1b      	ldr	r3, [r3, #32]
 8005378:	f023 0210 	bic.w	r2, r3, #16
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800539a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	021b      	lsls	r3, r3, #8
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	f023 0320 	bic.w	r3, r3, #32
 80053ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	011b      	lsls	r3, r3, #4
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a22      	ldr	r2, [pc, #136]	@ (8005448 <TIM_OC2_SetConfig+0xe4>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d003      	beq.n	80053cc <TIM_OC2_SetConfig+0x68>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a21      	ldr	r2, [pc, #132]	@ (800544c <TIM_OC2_SetConfig+0xe8>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d10d      	bne.n	80053e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	011b      	lsls	r3, r3, #4
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	4313      	orrs	r3, r2
 80053de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a17      	ldr	r2, [pc, #92]	@ (8005448 <TIM_OC2_SetConfig+0xe4>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d003      	beq.n	80053f8 <TIM_OC2_SetConfig+0x94>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a16      	ldr	r2, [pc, #88]	@ (800544c <TIM_OC2_SetConfig+0xe8>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d113      	bne.n	8005420 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005406:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	695b      	ldr	r3, [r3, #20]
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	4313      	orrs	r3, r2
 8005412:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	693a      	ldr	r2, [r7, #16]
 800541c:	4313      	orrs	r3, r2
 800541e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	685a      	ldr	r2, [r3, #4]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	621a      	str	r2, [r3, #32]
}
 800543a:	bf00      	nop
 800543c:	371c      	adds	r7, #28
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	40010000 	.word	0x40010000
 800544c:	40010400 	.word	0x40010400

08005450 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005450:	b480      	push	{r7}
 8005452:	b087      	sub	sp, #28
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a1b      	ldr	r3, [r3, #32]
 8005464:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800547e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0303 	bic.w	r3, r3, #3
 8005486:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	4313      	orrs	r3, r2
 8005490:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005498:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	021b      	lsls	r3, r3, #8
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a21      	ldr	r2, [pc, #132]	@ (8005530 <TIM_OC3_SetConfig+0xe0>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d003      	beq.n	80054b6 <TIM_OC3_SetConfig+0x66>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a20      	ldr	r2, [pc, #128]	@ (8005534 <TIM_OC3_SetConfig+0xe4>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d10d      	bne.n	80054d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	021b      	lsls	r3, r3, #8
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a16      	ldr	r2, [pc, #88]	@ (8005530 <TIM_OC3_SetConfig+0xe0>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d003      	beq.n	80054e2 <TIM_OC3_SetConfig+0x92>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a15      	ldr	r2, [pc, #84]	@ (8005534 <TIM_OC3_SetConfig+0xe4>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d113      	bne.n	800550a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80054f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	011b      	lsls	r3, r3, #4
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	011b      	lsls	r3, r3, #4
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	4313      	orrs	r3, r2
 8005508:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	693a      	ldr	r2, [r7, #16]
 800550e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	685a      	ldr	r2, [r3, #4]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	621a      	str	r2, [r3, #32]
}
 8005524:	bf00      	nop
 8005526:	371c      	adds	r7, #28
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	40010000 	.word	0x40010000
 8005534:	40010400 	.word	0x40010400

08005538 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005538:	b480      	push	{r7}
 800553a:	b087      	sub	sp, #28
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	69db      	ldr	r3, [r3, #28]
 800555e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800556e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	021b      	lsls	r3, r3, #8
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	4313      	orrs	r3, r2
 800557a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005582:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	031b      	lsls	r3, r3, #12
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	4313      	orrs	r3, r2
 800558e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a12      	ldr	r2, [pc, #72]	@ (80055dc <TIM_OC4_SetConfig+0xa4>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d003      	beq.n	80055a0 <TIM_OC4_SetConfig+0x68>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a11      	ldr	r2, [pc, #68]	@ (80055e0 <TIM_OC4_SetConfig+0xa8>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d109      	bne.n	80055b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	019b      	lsls	r3, r3, #6
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	621a      	str	r2, [r3, #32]
}
 80055ce:	bf00      	nop
 80055d0:	371c      	adds	r7, #28
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	40010000 	.word	0x40010000
 80055e0:	40010400 	.word	0x40010400

080055e4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b087      	sub	sp, #28
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
 80055f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	f023 0201 	bic.w	r2, r3, #1
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	4a28      	ldr	r2, [pc, #160]	@ (80056b0 <TIM_TI1_SetConfig+0xcc>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d01b      	beq.n	800564a <TIM_TI1_SetConfig+0x66>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005618:	d017      	beq.n	800564a <TIM_TI1_SetConfig+0x66>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	4a25      	ldr	r2, [pc, #148]	@ (80056b4 <TIM_TI1_SetConfig+0xd0>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d013      	beq.n	800564a <TIM_TI1_SetConfig+0x66>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	4a24      	ldr	r2, [pc, #144]	@ (80056b8 <TIM_TI1_SetConfig+0xd4>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d00f      	beq.n	800564a <TIM_TI1_SetConfig+0x66>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	4a23      	ldr	r2, [pc, #140]	@ (80056bc <TIM_TI1_SetConfig+0xd8>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d00b      	beq.n	800564a <TIM_TI1_SetConfig+0x66>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	4a22      	ldr	r2, [pc, #136]	@ (80056c0 <TIM_TI1_SetConfig+0xdc>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d007      	beq.n	800564a <TIM_TI1_SetConfig+0x66>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	4a21      	ldr	r2, [pc, #132]	@ (80056c4 <TIM_TI1_SetConfig+0xe0>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d003      	beq.n	800564a <TIM_TI1_SetConfig+0x66>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	4a20      	ldr	r2, [pc, #128]	@ (80056c8 <TIM_TI1_SetConfig+0xe4>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d101      	bne.n	800564e <TIM_TI1_SetConfig+0x6a>
 800564a:	2301      	movs	r3, #1
 800564c:	e000      	b.n	8005650 <TIM_TI1_SetConfig+0x6c>
 800564e:	2300      	movs	r3, #0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d008      	beq.n	8005666 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f023 0303 	bic.w	r3, r3, #3
 800565a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4313      	orrs	r3, r2
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	e003      	b.n	800566e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f043 0301 	orr.w	r3, r3, #1
 800566c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005674:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	011b      	lsls	r3, r3, #4
 800567a:	b2db      	uxtb	r3, r3
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	4313      	orrs	r3, r2
 8005680:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f023 030a 	bic.w	r3, r3, #10
 8005688:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	f003 030a 	and.w	r3, r3, #10
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	693a      	ldr	r2, [r7, #16]
 80056a0:	621a      	str	r2, [r3, #32]
}
 80056a2:	bf00      	nop
 80056a4:	371c      	adds	r7, #28
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	40010000 	.word	0x40010000
 80056b4:	40000400 	.word	0x40000400
 80056b8:	40000800 	.word	0x40000800
 80056bc:	40000c00 	.word	0x40000c00
 80056c0:	40010400 	.word	0x40010400
 80056c4:	40014000 	.word	0x40014000
 80056c8:	40001800 	.word	0x40001800

080056cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b087      	sub	sp, #28
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6a1b      	ldr	r3, [r3, #32]
 80056dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	f023 0201 	bic.w	r2, r3, #1
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	011b      	lsls	r3, r3, #4
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	4313      	orrs	r3, r2
 8005700:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	f023 030a 	bic.w	r3, r3, #10
 8005708:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	4313      	orrs	r3, r2
 8005710:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	621a      	str	r2, [r3, #32]
}
 800571e:	bf00      	nop
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr

0800572a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800572a:	b480      	push	{r7}
 800572c:	b087      	sub	sp, #28
 800572e:	af00      	add	r7, sp, #0
 8005730:	60f8      	str	r0, [r7, #12]
 8005732:	60b9      	str	r1, [r7, #8]
 8005734:	607a      	str	r2, [r7, #4]
 8005736:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	f023 0210 	bic.w	r2, r3, #16
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005756:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	021b      	lsls	r3, r3, #8
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	4313      	orrs	r3, r2
 8005760:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005768:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	031b      	lsls	r3, r3, #12
 800576e:	b29b      	uxth	r3, r3
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	4313      	orrs	r3, r2
 8005774:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800577c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	011b      	lsls	r3, r3, #4
 8005782:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	621a      	str	r2, [r3, #32]
}
 8005798:	bf00      	nop
 800579a:	371c      	adds	r7, #28
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b087      	sub	sp, #28
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6a1b      	ldr	r3, [r3, #32]
 80057b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6a1b      	ldr	r3, [r3, #32]
 80057ba:	f023 0210 	bic.w	r2, r3, #16
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80057ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	031b      	lsls	r3, r3, #12
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80057e0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	011b      	lsls	r3, r3, #4
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	621a      	str	r2, [r3, #32]
}
 80057f8:	bf00      	nop
 80057fa:	371c      	adds	r7, #28
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005804:	b480      	push	{r7}
 8005806:	b087      	sub	sp, #28
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
 8005810:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6a1b      	ldr	r3, [r3, #32]
 800581c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	69db      	ldr	r3, [r3, #28]
 8005828:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	f023 0303 	bic.w	r3, r3, #3
 8005830:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4313      	orrs	r3, r2
 8005838:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005840:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	011b      	lsls	r3, r3, #4
 8005846:	b2db      	uxtb	r3, r3
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005854:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	021b      	lsls	r3, r3, #8
 800585a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800585e:	697a      	ldr	r2, [r7, #20]
 8005860:	4313      	orrs	r3, r2
 8005862:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	621a      	str	r2, [r3, #32]
}
 8005870:	bf00      	nop
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800587c:	b480      	push	{r7}
 800587e:	b087      	sub	sp, #28
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	60b9      	str	r1, [r7, #8]
 8005886:	607a      	str	r2, [r7, #4]
 8005888:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6a1b      	ldr	r3, [r3, #32]
 8005894:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	69db      	ldr	r3, [r3, #28]
 80058a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058a8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	021b      	lsls	r3, r3, #8
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058ba:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	031b      	lsls	r3, r3, #12
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80058ce:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	031b      	lsls	r3, r3, #12
 80058d4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	4313      	orrs	r3, r2
 80058dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	621a      	str	r2, [r3, #32]
}
 80058ea:	bf00      	nop
 80058ec:	371c      	adds	r7, #28
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b085      	sub	sp, #20
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800590c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800590e:	683a      	ldr	r2, [r7, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	4313      	orrs	r3, r2
 8005914:	f043 0307 	orr.w	r3, r3, #7
 8005918:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	609a      	str	r2, [r3, #8]
}
 8005920:	bf00      	nop
 8005922:	3714      	adds	r7, #20
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800592c:	b480      	push	{r7}
 800592e:	b087      	sub	sp, #28
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
 8005938:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005946:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	021a      	lsls	r2, r3, #8
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	431a      	orrs	r2, r3
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	4313      	orrs	r3, r2
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	4313      	orrs	r3, r2
 8005958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	609a      	str	r2, [r3, #8]
}
 8005960:	bf00      	nop
 8005962:	371c      	adds	r7, #28
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800596c:	b480      	push	{r7}
 800596e:	b087      	sub	sp, #28
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	f003 031f 	and.w	r3, r3, #31
 800597e:	2201      	movs	r2, #1
 8005980:	fa02 f303 	lsl.w	r3, r2, r3
 8005984:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6a1a      	ldr	r2, [r3, #32]
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	43db      	mvns	r3, r3
 800598e:	401a      	ands	r2, r3
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a1a      	ldr	r2, [r3, #32]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f003 031f 	and.w	r3, r3, #31
 800599e:	6879      	ldr	r1, [r7, #4]
 80059a0:	fa01 f303 	lsl.w	r3, r1, r3
 80059a4:	431a      	orrs	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	621a      	str	r2, [r3, #32]
}
 80059aa:	bf00      	nop
 80059ac:	371c      	adds	r7, #28
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
	...

080059b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b085      	sub	sp, #20
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d101      	bne.n	80059d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059cc:	2302      	movs	r3, #2
 80059ce:	e05a      	b.n	8005a86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a21      	ldr	r2, [pc, #132]	@ (8005a94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d022      	beq.n	8005a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a1c:	d01d      	beq.n	8005a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a1d      	ldr	r2, [pc, #116]	@ (8005a98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d018      	beq.n	8005a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8005a9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d013      	beq.n	8005a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a1a      	ldr	r2, [pc, #104]	@ (8005aa0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d00e      	beq.n	8005a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a18      	ldr	r2, [pc, #96]	@ (8005aa4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d009      	beq.n	8005a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a17      	ldr	r2, [pc, #92]	@ (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d004      	beq.n	8005a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a15      	ldr	r2, [pc, #84]	@ (8005aac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d10c      	bne.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	68ba      	ldr	r2, [r7, #8]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3714      	adds	r7, #20
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	40010000 	.word	0x40010000
 8005a98:	40000400 	.word	0x40000400
 8005a9c:	40000800 	.word	0x40000800
 8005aa0:	40000c00 	.word	0x40000c00
 8005aa4:	40010400 	.word	0x40010400
 8005aa8:	40014000 	.word	0x40014000
 8005aac:	40001800 	.word	0x40001800

08005ab0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e042      	b.n	8005b70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d106      	bne.n	8005b04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fd fada 	bl	80030b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2224      	movs	r2, #36	@ 0x24
 8005b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68da      	ldr	r2, [r3, #12]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f973 	bl	8005e08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	691a      	ldr	r2, [r3, #16]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	695a      	ldr	r2, [r3, #20]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2220      	movs	r2, #32
 8005b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b08a      	sub	sp, #40	@ 0x28
 8005b7c:	af02      	add	r7, sp, #8
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	603b      	str	r3, [r7, #0]
 8005b84:	4613      	mov	r3, r2
 8005b86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b20      	cmp	r3, #32
 8005b96:	d175      	bne.n	8005c84 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d002      	beq.n	8005ba4 <HAL_UART_Transmit+0x2c>
 8005b9e:	88fb      	ldrh	r3, [r7, #6]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d101      	bne.n	8005ba8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e06e      	b.n	8005c86 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2221      	movs	r2, #33	@ 0x21
 8005bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bb6:	f7fd fc9b 	bl	80034f0 <HAL_GetTick>
 8005bba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	88fa      	ldrh	r2, [r7, #6]
 8005bc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	88fa      	ldrh	r2, [r7, #6]
 8005bc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bd0:	d108      	bne.n	8005be4 <HAL_UART_Transmit+0x6c>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d104      	bne.n	8005be4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	61bb      	str	r3, [r7, #24]
 8005be2:	e003      	b.n	8005bec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005be8:	2300      	movs	r3, #0
 8005bea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bec:	e02e      	b.n	8005c4c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	9300      	str	r3, [sp, #0]
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	2180      	movs	r1, #128	@ 0x80
 8005bf8:	68f8      	ldr	r0, [r7, #12]
 8005bfa:	f000 f848 	bl	8005c8e <UART_WaitOnFlagUntilTimeout>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d005      	beq.n	8005c10 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2220      	movs	r2, #32
 8005c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e03a      	b.n	8005c86 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10b      	bne.n	8005c2e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	881b      	ldrh	r3, [r3, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	3302      	adds	r3, #2
 8005c2a:	61bb      	str	r3, [r7, #24]
 8005c2c:	e007      	b.n	8005c3e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	781a      	ldrb	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1cb      	bne.n	8005bee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	9300      	str	r3, [sp, #0]
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2140      	movs	r1, #64	@ 0x40
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 f814 	bl	8005c8e <UART_WaitOnFlagUntilTimeout>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d005      	beq.n	8005c78 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e006      	b.n	8005c86 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c80:	2300      	movs	r3, #0
 8005c82:	e000      	b.n	8005c86 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c84:	2302      	movs	r3, #2
  }
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3720      	adds	r7, #32
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c8e:	b580      	push	{r7, lr}
 8005c90:	b086      	sub	sp, #24
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	603b      	str	r3, [r7, #0]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c9e:	e03b      	b.n	8005d18 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ca0:	6a3b      	ldr	r3, [r7, #32]
 8005ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca6:	d037      	beq.n	8005d18 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ca8:	f7fd fc22 	bl	80034f0 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	6a3a      	ldr	r2, [r7, #32]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d302      	bcc.n	8005cbe <UART_WaitOnFlagUntilTimeout+0x30>
 8005cb8:	6a3b      	ldr	r3, [r7, #32]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d101      	bne.n	8005cc2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e03a      	b.n	8005d38 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	f003 0304 	and.w	r3, r3, #4
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d023      	beq.n	8005d18 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	2b80      	cmp	r3, #128	@ 0x80
 8005cd4:	d020      	beq.n	8005d18 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	2b40      	cmp	r3, #64	@ 0x40
 8005cda:	d01d      	beq.n	8005d18 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0308 	and.w	r3, r3, #8
 8005ce6:	2b08      	cmp	r3, #8
 8005ce8:	d116      	bne.n	8005d18 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005cea:	2300      	movs	r3, #0
 8005cec:	617b      	str	r3, [r7, #20]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	617b      	str	r3, [r7, #20]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	617b      	str	r3, [r7, #20]
 8005cfe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f81d 	bl	8005d40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2208      	movs	r2, #8
 8005d0a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e00f      	b.n	8005d38 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	4013      	ands	r3, r2
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	bf0c      	ite	eq
 8005d28:	2301      	moveq	r3, #1
 8005d2a:	2300      	movne	r3, #0
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	461a      	mov	r2, r3
 8005d30:	79fb      	ldrb	r3, [r7, #7]
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d0b4      	beq.n	8005ca0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3718      	adds	r7, #24
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b095      	sub	sp, #84	@ 0x54
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	330c      	adds	r3, #12
 8005d4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d52:	e853 3f00 	ldrex	r3, [r3]
 8005d56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	330c      	adds	r3, #12
 8005d66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d68:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d70:	e841 2300 	strex	r3, r2, [r1]
 8005d74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1e5      	bne.n	8005d48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3314      	adds	r3, #20
 8005d82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d84:	6a3b      	ldr	r3, [r7, #32]
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	f023 0301 	bic.w	r3, r3, #1
 8005d92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3314      	adds	r3, #20
 8005d9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005da2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005da4:	e841 2300 	strex	r3, r2, [r1]
 8005da8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e5      	bne.n	8005d7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d119      	bne.n	8005dec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	330c      	adds	r3, #12
 8005dbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	e853 3f00 	ldrex	r3, [r3]
 8005dc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f023 0310 	bic.w	r3, r3, #16
 8005dce:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	330c      	adds	r3, #12
 8005dd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005dd8:	61ba      	str	r2, [r7, #24]
 8005dda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ddc:	6979      	ldr	r1, [r7, #20]
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	e841 2300 	strex	r3, r2, [r1]
 8005de4:	613b      	str	r3, [r7, #16]
   return(result);
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e5      	bne.n	8005db8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2220      	movs	r2, #32
 8005df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005dfa:	bf00      	nop
 8005dfc:	3754      	adds	r7, #84	@ 0x54
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
	...

08005e08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e0c:	b0c0      	sub	sp, #256	@ 0x100
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e24:	68d9      	ldr	r1, [r3, #12]
 8005e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	ea40 0301 	orr.w	r3, r0, r1
 8005e30:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e36:	689a      	ldr	r2, [r3, #8]
 8005e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	431a      	orrs	r2, r3
 8005e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	431a      	orrs	r2, r3
 8005e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4c:	69db      	ldr	r3, [r3, #28]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e60:	f021 010c 	bic.w	r1, r1, #12
 8005e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e6e:	430b      	orrs	r3, r1
 8005e70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	695b      	ldr	r3, [r3, #20]
 8005e7a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e82:	6999      	ldr	r1, [r3, #24]
 8005e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	ea40 0301 	orr.w	r3, r0, r1
 8005e8e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	4b8f      	ldr	r3, [pc, #572]	@ (80060d4 <UART_SetConfig+0x2cc>)
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d005      	beq.n	8005ea8 <UART_SetConfig+0xa0>
 8005e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	4b8d      	ldr	r3, [pc, #564]	@ (80060d8 <UART_SetConfig+0x2d0>)
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d104      	bne.n	8005eb2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ea8:	f7fe fa5e 	bl	8004368 <HAL_RCC_GetPCLK2Freq>
 8005eac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005eb0:	e003      	b.n	8005eba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005eb2:	f7fe fa45 	bl	8004340 <HAL_RCC_GetPCLK1Freq>
 8005eb6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ebe:	69db      	ldr	r3, [r3, #28]
 8005ec0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ec4:	f040 810c 	bne.w	80060e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ec8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ed2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ed6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005eda:	4622      	mov	r2, r4
 8005edc:	462b      	mov	r3, r5
 8005ede:	1891      	adds	r1, r2, r2
 8005ee0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ee2:	415b      	adcs	r3, r3
 8005ee4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ee6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005eea:	4621      	mov	r1, r4
 8005eec:	eb12 0801 	adds.w	r8, r2, r1
 8005ef0:	4629      	mov	r1, r5
 8005ef2:	eb43 0901 	adc.w	r9, r3, r1
 8005ef6:	f04f 0200 	mov.w	r2, #0
 8005efa:	f04f 0300 	mov.w	r3, #0
 8005efe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f0a:	4690      	mov	r8, r2
 8005f0c:	4699      	mov	r9, r3
 8005f0e:	4623      	mov	r3, r4
 8005f10:	eb18 0303 	adds.w	r3, r8, r3
 8005f14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f18:	462b      	mov	r3, r5
 8005f1a:	eb49 0303 	adc.w	r3, r9, r3
 8005f1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f2e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005f32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f36:	460b      	mov	r3, r1
 8005f38:	18db      	adds	r3, r3, r3
 8005f3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	eb42 0303 	adc.w	r3, r2, r3
 8005f42:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f48:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005f4c:	f7fa fe9c 	bl	8000c88 <__aeabi_uldivmod>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	4b61      	ldr	r3, [pc, #388]	@ (80060dc <UART_SetConfig+0x2d4>)
 8005f56:	fba3 2302 	umull	r2, r3, r3, r2
 8005f5a:	095b      	lsrs	r3, r3, #5
 8005f5c:	011c      	lsls	r4, r3, #4
 8005f5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f62:	2200      	movs	r2, #0
 8005f64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f68:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f6c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f70:	4642      	mov	r2, r8
 8005f72:	464b      	mov	r3, r9
 8005f74:	1891      	adds	r1, r2, r2
 8005f76:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f78:	415b      	adcs	r3, r3
 8005f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f7c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f80:	4641      	mov	r1, r8
 8005f82:	eb12 0a01 	adds.w	sl, r2, r1
 8005f86:	4649      	mov	r1, r9
 8005f88:	eb43 0b01 	adc.w	fp, r3, r1
 8005f8c:	f04f 0200 	mov.w	r2, #0
 8005f90:	f04f 0300 	mov.w	r3, #0
 8005f94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f98:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fa0:	4692      	mov	sl, r2
 8005fa2:	469b      	mov	fp, r3
 8005fa4:	4643      	mov	r3, r8
 8005fa6:	eb1a 0303 	adds.w	r3, sl, r3
 8005faa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fae:	464b      	mov	r3, r9
 8005fb0:	eb4b 0303 	adc.w	r3, fp, r3
 8005fb4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fc4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005fc8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005fcc:	460b      	mov	r3, r1
 8005fce:	18db      	adds	r3, r3, r3
 8005fd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	eb42 0303 	adc.w	r3, r2, r3
 8005fd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fda:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005fde:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005fe2:	f7fa fe51 	bl	8000c88 <__aeabi_uldivmod>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	460b      	mov	r3, r1
 8005fea:	4611      	mov	r1, r2
 8005fec:	4b3b      	ldr	r3, [pc, #236]	@ (80060dc <UART_SetConfig+0x2d4>)
 8005fee:	fba3 2301 	umull	r2, r3, r3, r1
 8005ff2:	095b      	lsrs	r3, r3, #5
 8005ff4:	2264      	movs	r2, #100	@ 0x64
 8005ff6:	fb02 f303 	mul.w	r3, r2, r3
 8005ffa:	1acb      	subs	r3, r1, r3
 8005ffc:	00db      	lsls	r3, r3, #3
 8005ffe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006002:	4b36      	ldr	r3, [pc, #216]	@ (80060dc <UART_SetConfig+0x2d4>)
 8006004:	fba3 2302 	umull	r2, r3, r3, r2
 8006008:	095b      	lsrs	r3, r3, #5
 800600a:	005b      	lsls	r3, r3, #1
 800600c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006010:	441c      	add	r4, r3
 8006012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006016:	2200      	movs	r2, #0
 8006018:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800601c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006020:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006024:	4642      	mov	r2, r8
 8006026:	464b      	mov	r3, r9
 8006028:	1891      	adds	r1, r2, r2
 800602a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800602c:	415b      	adcs	r3, r3
 800602e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006030:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006034:	4641      	mov	r1, r8
 8006036:	1851      	adds	r1, r2, r1
 8006038:	6339      	str	r1, [r7, #48]	@ 0x30
 800603a:	4649      	mov	r1, r9
 800603c:	414b      	adcs	r3, r1
 800603e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006040:	f04f 0200 	mov.w	r2, #0
 8006044:	f04f 0300 	mov.w	r3, #0
 8006048:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800604c:	4659      	mov	r1, fp
 800604e:	00cb      	lsls	r3, r1, #3
 8006050:	4651      	mov	r1, sl
 8006052:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006056:	4651      	mov	r1, sl
 8006058:	00ca      	lsls	r2, r1, #3
 800605a:	4610      	mov	r0, r2
 800605c:	4619      	mov	r1, r3
 800605e:	4603      	mov	r3, r0
 8006060:	4642      	mov	r2, r8
 8006062:	189b      	adds	r3, r3, r2
 8006064:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006068:	464b      	mov	r3, r9
 800606a:	460a      	mov	r2, r1
 800606c:	eb42 0303 	adc.w	r3, r2, r3
 8006070:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006080:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006084:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006088:	460b      	mov	r3, r1
 800608a:	18db      	adds	r3, r3, r3
 800608c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800608e:	4613      	mov	r3, r2
 8006090:	eb42 0303 	adc.w	r3, r2, r3
 8006094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006096:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800609a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800609e:	f7fa fdf3 	bl	8000c88 <__aeabi_uldivmod>
 80060a2:	4602      	mov	r2, r0
 80060a4:	460b      	mov	r3, r1
 80060a6:	4b0d      	ldr	r3, [pc, #52]	@ (80060dc <UART_SetConfig+0x2d4>)
 80060a8:	fba3 1302 	umull	r1, r3, r3, r2
 80060ac:	095b      	lsrs	r3, r3, #5
 80060ae:	2164      	movs	r1, #100	@ 0x64
 80060b0:	fb01 f303 	mul.w	r3, r1, r3
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	00db      	lsls	r3, r3, #3
 80060b8:	3332      	adds	r3, #50	@ 0x32
 80060ba:	4a08      	ldr	r2, [pc, #32]	@ (80060dc <UART_SetConfig+0x2d4>)
 80060bc:	fba2 2303 	umull	r2, r3, r2, r3
 80060c0:	095b      	lsrs	r3, r3, #5
 80060c2:	f003 0207 	and.w	r2, r3, #7
 80060c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4422      	add	r2, r4
 80060ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060d0:	e106      	b.n	80062e0 <UART_SetConfig+0x4d8>
 80060d2:	bf00      	nop
 80060d4:	40011000 	.word	0x40011000
 80060d8:	40011400 	.word	0x40011400
 80060dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060e4:	2200      	movs	r2, #0
 80060e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80060ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80060ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80060f2:	4642      	mov	r2, r8
 80060f4:	464b      	mov	r3, r9
 80060f6:	1891      	adds	r1, r2, r2
 80060f8:	6239      	str	r1, [r7, #32]
 80060fa:	415b      	adcs	r3, r3
 80060fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80060fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006102:	4641      	mov	r1, r8
 8006104:	1854      	adds	r4, r2, r1
 8006106:	4649      	mov	r1, r9
 8006108:	eb43 0501 	adc.w	r5, r3, r1
 800610c:	f04f 0200 	mov.w	r2, #0
 8006110:	f04f 0300 	mov.w	r3, #0
 8006114:	00eb      	lsls	r3, r5, #3
 8006116:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800611a:	00e2      	lsls	r2, r4, #3
 800611c:	4614      	mov	r4, r2
 800611e:	461d      	mov	r5, r3
 8006120:	4643      	mov	r3, r8
 8006122:	18e3      	adds	r3, r4, r3
 8006124:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006128:	464b      	mov	r3, r9
 800612a:	eb45 0303 	adc.w	r3, r5, r3
 800612e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800613e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006142:	f04f 0200 	mov.w	r2, #0
 8006146:	f04f 0300 	mov.w	r3, #0
 800614a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800614e:	4629      	mov	r1, r5
 8006150:	008b      	lsls	r3, r1, #2
 8006152:	4621      	mov	r1, r4
 8006154:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006158:	4621      	mov	r1, r4
 800615a:	008a      	lsls	r2, r1, #2
 800615c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006160:	f7fa fd92 	bl	8000c88 <__aeabi_uldivmod>
 8006164:	4602      	mov	r2, r0
 8006166:	460b      	mov	r3, r1
 8006168:	4b60      	ldr	r3, [pc, #384]	@ (80062ec <UART_SetConfig+0x4e4>)
 800616a:	fba3 2302 	umull	r2, r3, r3, r2
 800616e:	095b      	lsrs	r3, r3, #5
 8006170:	011c      	lsls	r4, r3, #4
 8006172:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006176:	2200      	movs	r2, #0
 8006178:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800617c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006180:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006184:	4642      	mov	r2, r8
 8006186:	464b      	mov	r3, r9
 8006188:	1891      	adds	r1, r2, r2
 800618a:	61b9      	str	r1, [r7, #24]
 800618c:	415b      	adcs	r3, r3
 800618e:	61fb      	str	r3, [r7, #28]
 8006190:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006194:	4641      	mov	r1, r8
 8006196:	1851      	adds	r1, r2, r1
 8006198:	6139      	str	r1, [r7, #16]
 800619a:	4649      	mov	r1, r9
 800619c:	414b      	adcs	r3, r1
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	f04f 0200 	mov.w	r2, #0
 80061a4:	f04f 0300 	mov.w	r3, #0
 80061a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061ac:	4659      	mov	r1, fp
 80061ae:	00cb      	lsls	r3, r1, #3
 80061b0:	4651      	mov	r1, sl
 80061b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061b6:	4651      	mov	r1, sl
 80061b8:	00ca      	lsls	r2, r1, #3
 80061ba:	4610      	mov	r0, r2
 80061bc:	4619      	mov	r1, r3
 80061be:	4603      	mov	r3, r0
 80061c0:	4642      	mov	r2, r8
 80061c2:	189b      	adds	r3, r3, r2
 80061c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80061c8:	464b      	mov	r3, r9
 80061ca:	460a      	mov	r2, r1
 80061cc:	eb42 0303 	adc.w	r3, r2, r3
 80061d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80061d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80061e0:	f04f 0200 	mov.w	r2, #0
 80061e4:	f04f 0300 	mov.w	r3, #0
 80061e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80061ec:	4649      	mov	r1, r9
 80061ee:	008b      	lsls	r3, r1, #2
 80061f0:	4641      	mov	r1, r8
 80061f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061f6:	4641      	mov	r1, r8
 80061f8:	008a      	lsls	r2, r1, #2
 80061fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80061fe:	f7fa fd43 	bl	8000c88 <__aeabi_uldivmod>
 8006202:	4602      	mov	r2, r0
 8006204:	460b      	mov	r3, r1
 8006206:	4611      	mov	r1, r2
 8006208:	4b38      	ldr	r3, [pc, #224]	@ (80062ec <UART_SetConfig+0x4e4>)
 800620a:	fba3 2301 	umull	r2, r3, r3, r1
 800620e:	095b      	lsrs	r3, r3, #5
 8006210:	2264      	movs	r2, #100	@ 0x64
 8006212:	fb02 f303 	mul.w	r3, r2, r3
 8006216:	1acb      	subs	r3, r1, r3
 8006218:	011b      	lsls	r3, r3, #4
 800621a:	3332      	adds	r3, #50	@ 0x32
 800621c:	4a33      	ldr	r2, [pc, #204]	@ (80062ec <UART_SetConfig+0x4e4>)
 800621e:	fba2 2303 	umull	r2, r3, r2, r3
 8006222:	095b      	lsrs	r3, r3, #5
 8006224:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006228:	441c      	add	r4, r3
 800622a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800622e:	2200      	movs	r2, #0
 8006230:	673b      	str	r3, [r7, #112]	@ 0x70
 8006232:	677a      	str	r2, [r7, #116]	@ 0x74
 8006234:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006238:	4642      	mov	r2, r8
 800623a:	464b      	mov	r3, r9
 800623c:	1891      	adds	r1, r2, r2
 800623e:	60b9      	str	r1, [r7, #8]
 8006240:	415b      	adcs	r3, r3
 8006242:	60fb      	str	r3, [r7, #12]
 8006244:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006248:	4641      	mov	r1, r8
 800624a:	1851      	adds	r1, r2, r1
 800624c:	6039      	str	r1, [r7, #0]
 800624e:	4649      	mov	r1, r9
 8006250:	414b      	adcs	r3, r1
 8006252:	607b      	str	r3, [r7, #4]
 8006254:	f04f 0200 	mov.w	r2, #0
 8006258:	f04f 0300 	mov.w	r3, #0
 800625c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006260:	4659      	mov	r1, fp
 8006262:	00cb      	lsls	r3, r1, #3
 8006264:	4651      	mov	r1, sl
 8006266:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800626a:	4651      	mov	r1, sl
 800626c:	00ca      	lsls	r2, r1, #3
 800626e:	4610      	mov	r0, r2
 8006270:	4619      	mov	r1, r3
 8006272:	4603      	mov	r3, r0
 8006274:	4642      	mov	r2, r8
 8006276:	189b      	adds	r3, r3, r2
 8006278:	66bb      	str	r3, [r7, #104]	@ 0x68
 800627a:	464b      	mov	r3, r9
 800627c:	460a      	mov	r2, r1
 800627e:	eb42 0303 	adc.w	r3, r2, r3
 8006282:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	663b      	str	r3, [r7, #96]	@ 0x60
 800628e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006290:	f04f 0200 	mov.w	r2, #0
 8006294:	f04f 0300 	mov.w	r3, #0
 8006298:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800629c:	4649      	mov	r1, r9
 800629e:	008b      	lsls	r3, r1, #2
 80062a0:	4641      	mov	r1, r8
 80062a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062a6:	4641      	mov	r1, r8
 80062a8:	008a      	lsls	r2, r1, #2
 80062aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80062ae:	f7fa fceb 	bl	8000c88 <__aeabi_uldivmod>
 80062b2:	4602      	mov	r2, r0
 80062b4:	460b      	mov	r3, r1
 80062b6:	4b0d      	ldr	r3, [pc, #52]	@ (80062ec <UART_SetConfig+0x4e4>)
 80062b8:	fba3 1302 	umull	r1, r3, r3, r2
 80062bc:	095b      	lsrs	r3, r3, #5
 80062be:	2164      	movs	r1, #100	@ 0x64
 80062c0:	fb01 f303 	mul.w	r3, r1, r3
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	3332      	adds	r3, #50	@ 0x32
 80062ca:	4a08      	ldr	r2, [pc, #32]	@ (80062ec <UART_SetConfig+0x4e4>)
 80062cc:	fba2 2303 	umull	r2, r3, r2, r3
 80062d0:	095b      	lsrs	r3, r3, #5
 80062d2:	f003 020f 	and.w	r2, r3, #15
 80062d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4422      	add	r2, r4
 80062de:	609a      	str	r2, [r3, #8]
}
 80062e0:	bf00      	nop
 80062e2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80062e6:	46bd      	mov	sp, r7
 80062e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062ec:	51eb851f 	.word	0x51eb851f

080062f0 <__cvt>:
 80062f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062f4:	ec57 6b10 	vmov	r6, r7, d0
 80062f8:	2f00      	cmp	r7, #0
 80062fa:	460c      	mov	r4, r1
 80062fc:	4619      	mov	r1, r3
 80062fe:	463b      	mov	r3, r7
 8006300:	bfbb      	ittet	lt
 8006302:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006306:	461f      	movlt	r7, r3
 8006308:	2300      	movge	r3, #0
 800630a:	232d      	movlt	r3, #45	@ 0x2d
 800630c:	700b      	strb	r3, [r1, #0]
 800630e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006310:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006314:	4691      	mov	r9, r2
 8006316:	f023 0820 	bic.w	r8, r3, #32
 800631a:	bfbc      	itt	lt
 800631c:	4632      	movlt	r2, r6
 800631e:	4616      	movlt	r6, r2
 8006320:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006324:	d005      	beq.n	8006332 <__cvt+0x42>
 8006326:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800632a:	d100      	bne.n	800632e <__cvt+0x3e>
 800632c:	3401      	adds	r4, #1
 800632e:	2102      	movs	r1, #2
 8006330:	e000      	b.n	8006334 <__cvt+0x44>
 8006332:	2103      	movs	r1, #3
 8006334:	ab03      	add	r3, sp, #12
 8006336:	9301      	str	r3, [sp, #4]
 8006338:	ab02      	add	r3, sp, #8
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	ec47 6b10 	vmov	d0, r6, r7
 8006340:	4653      	mov	r3, sl
 8006342:	4622      	mov	r2, r4
 8006344:	f001 f980 	bl	8007648 <_dtoa_r>
 8006348:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800634c:	4605      	mov	r5, r0
 800634e:	d119      	bne.n	8006384 <__cvt+0x94>
 8006350:	f019 0f01 	tst.w	r9, #1
 8006354:	d00e      	beq.n	8006374 <__cvt+0x84>
 8006356:	eb00 0904 	add.w	r9, r0, r4
 800635a:	2200      	movs	r2, #0
 800635c:	2300      	movs	r3, #0
 800635e:	4630      	mov	r0, r6
 8006360:	4639      	mov	r1, r7
 8006362:	f7fa fbb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006366:	b108      	cbz	r0, 800636c <__cvt+0x7c>
 8006368:	f8cd 900c 	str.w	r9, [sp, #12]
 800636c:	2230      	movs	r2, #48	@ 0x30
 800636e:	9b03      	ldr	r3, [sp, #12]
 8006370:	454b      	cmp	r3, r9
 8006372:	d31e      	bcc.n	80063b2 <__cvt+0xc2>
 8006374:	9b03      	ldr	r3, [sp, #12]
 8006376:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006378:	1b5b      	subs	r3, r3, r5
 800637a:	4628      	mov	r0, r5
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	b004      	add	sp, #16
 8006380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006384:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006388:	eb00 0904 	add.w	r9, r0, r4
 800638c:	d1e5      	bne.n	800635a <__cvt+0x6a>
 800638e:	7803      	ldrb	r3, [r0, #0]
 8006390:	2b30      	cmp	r3, #48	@ 0x30
 8006392:	d10a      	bne.n	80063aa <__cvt+0xba>
 8006394:	2200      	movs	r2, #0
 8006396:	2300      	movs	r3, #0
 8006398:	4630      	mov	r0, r6
 800639a:	4639      	mov	r1, r7
 800639c:	f7fa fb94 	bl	8000ac8 <__aeabi_dcmpeq>
 80063a0:	b918      	cbnz	r0, 80063aa <__cvt+0xba>
 80063a2:	f1c4 0401 	rsb	r4, r4, #1
 80063a6:	f8ca 4000 	str.w	r4, [sl]
 80063aa:	f8da 3000 	ldr.w	r3, [sl]
 80063ae:	4499      	add	r9, r3
 80063b0:	e7d3      	b.n	800635a <__cvt+0x6a>
 80063b2:	1c59      	adds	r1, r3, #1
 80063b4:	9103      	str	r1, [sp, #12]
 80063b6:	701a      	strb	r2, [r3, #0]
 80063b8:	e7d9      	b.n	800636e <__cvt+0x7e>

080063ba <__exponent>:
 80063ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063bc:	2900      	cmp	r1, #0
 80063be:	bfba      	itte	lt
 80063c0:	4249      	neglt	r1, r1
 80063c2:	232d      	movlt	r3, #45	@ 0x2d
 80063c4:	232b      	movge	r3, #43	@ 0x2b
 80063c6:	2909      	cmp	r1, #9
 80063c8:	7002      	strb	r2, [r0, #0]
 80063ca:	7043      	strb	r3, [r0, #1]
 80063cc:	dd29      	ble.n	8006422 <__exponent+0x68>
 80063ce:	f10d 0307 	add.w	r3, sp, #7
 80063d2:	461d      	mov	r5, r3
 80063d4:	270a      	movs	r7, #10
 80063d6:	461a      	mov	r2, r3
 80063d8:	fbb1 f6f7 	udiv	r6, r1, r7
 80063dc:	fb07 1416 	mls	r4, r7, r6, r1
 80063e0:	3430      	adds	r4, #48	@ 0x30
 80063e2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80063e6:	460c      	mov	r4, r1
 80063e8:	2c63      	cmp	r4, #99	@ 0x63
 80063ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80063ee:	4631      	mov	r1, r6
 80063f0:	dcf1      	bgt.n	80063d6 <__exponent+0x1c>
 80063f2:	3130      	adds	r1, #48	@ 0x30
 80063f4:	1e94      	subs	r4, r2, #2
 80063f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80063fa:	1c41      	adds	r1, r0, #1
 80063fc:	4623      	mov	r3, r4
 80063fe:	42ab      	cmp	r3, r5
 8006400:	d30a      	bcc.n	8006418 <__exponent+0x5e>
 8006402:	f10d 0309 	add.w	r3, sp, #9
 8006406:	1a9b      	subs	r3, r3, r2
 8006408:	42ac      	cmp	r4, r5
 800640a:	bf88      	it	hi
 800640c:	2300      	movhi	r3, #0
 800640e:	3302      	adds	r3, #2
 8006410:	4403      	add	r3, r0
 8006412:	1a18      	subs	r0, r3, r0
 8006414:	b003      	add	sp, #12
 8006416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006418:	f813 6b01 	ldrb.w	r6, [r3], #1
 800641c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006420:	e7ed      	b.n	80063fe <__exponent+0x44>
 8006422:	2330      	movs	r3, #48	@ 0x30
 8006424:	3130      	adds	r1, #48	@ 0x30
 8006426:	7083      	strb	r3, [r0, #2]
 8006428:	70c1      	strb	r1, [r0, #3]
 800642a:	1d03      	adds	r3, r0, #4
 800642c:	e7f1      	b.n	8006412 <__exponent+0x58>
	...

08006430 <_printf_float>:
 8006430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006434:	b08d      	sub	sp, #52	@ 0x34
 8006436:	460c      	mov	r4, r1
 8006438:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800643c:	4616      	mov	r6, r2
 800643e:	461f      	mov	r7, r3
 8006440:	4605      	mov	r5, r0
 8006442:	f000 ffed 	bl	8007420 <_localeconv_r>
 8006446:	6803      	ldr	r3, [r0, #0]
 8006448:	9304      	str	r3, [sp, #16]
 800644a:	4618      	mov	r0, r3
 800644c:	f7f9 ff10 	bl	8000270 <strlen>
 8006450:	2300      	movs	r3, #0
 8006452:	930a      	str	r3, [sp, #40]	@ 0x28
 8006454:	f8d8 3000 	ldr.w	r3, [r8]
 8006458:	9005      	str	r0, [sp, #20]
 800645a:	3307      	adds	r3, #7
 800645c:	f023 0307 	bic.w	r3, r3, #7
 8006460:	f103 0208 	add.w	r2, r3, #8
 8006464:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006468:	f8d4 b000 	ldr.w	fp, [r4]
 800646c:	f8c8 2000 	str.w	r2, [r8]
 8006470:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006474:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006478:	9307      	str	r3, [sp, #28]
 800647a:	f8cd 8018 	str.w	r8, [sp, #24]
 800647e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006482:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006486:	4b9c      	ldr	r3, [pc, #624]	@ (80066f8 <_printf_float+0x2c8>)
 8006488:	f04f 32ff 	mov.w	r2, #4294967295
 800648c:	f7fa fb4e 	bl	8000b2c <__aeabi_dcmpun>
 8006490:	bb70      	cbnz	r0, 80064f0 <_printf_float+0xc0>
 8006492:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006496:	4b98      	ldr	r3, [pc, #608]	@ (80066f8 <_printf_float+0x2c8>)
 8006498:	f04f 32ff 	mov.w	r2, #4294967295
 800649c:	f7fa fb28 	bl	8000af0 <__aeabi_dcmple>
 80064a0:	bb30      	cbnz	r0, 80064f0 <_printf_float+0xc0>
 80064a2:	2200      	movs	r2, #0
 80064a4:	2300      	movs	r3, #0
 80064a6:	4640      	mov	r0, r8
 80064a8:	4649      	mov	r1, r9
 80064aa:	f7fa fb17 	bl	8000adc <__aeabi_dcmplt>
 80064ae:	b110      	cbz	r0, 80064b6 <_printf_float+0x86>
 80064b0:	232d      	movs	r3, #45	@ 0x2d
 80064b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064b6:	4a91      	ldr	r2, [pc, #580]	@ (80066fc <_printf_float+0x2cc>)
 80064b8:	4b91      	ldr	r3, [pc, #580]	@ (8006700 <_printf_float+0x2d0>)
 80064ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80064be:	bf8c      	ite	hi
 80064c0:	4690      	movhi	r8, r2
 80064c2:	4698      	movls	r8, r3
 80064c4:	2303      	movs	r3, #3
 80064c6:	6123      	str	r3, [r4, #16]
 80064c8:	f02b 0304 	bic.w	r3, fp, #4
 80064cc:	6023      	str	r3, [r4, #0]
 80064ce:	f04f 0900 	mov.w	r9, #0
 80064d2:	9700      	str	r7, [sp, #0]
 80064d4:	4633      	mov	r3, r6
 80064d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80064d8:	4621      	mov	r1, r4
 80064da:	4628      	mov	r0, r5
 80064dc:	f000 f9d2 	bl	8006884 <_printf_common>
 80064e0:	3001      	adds	r0, #1
 80064e2:	f040 808d 	bne.w	8006600 <_printf_float+0x1d0>
 80064e6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ea:	b00d      	add	sp, #52	@ 0x34
 80064ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064f0:	4642      	mov	r2, r8
 80064f2:	464b      	mov	r3, r9
 80064f4:	4640      	mov	r0, r8
 80064f6:	4649      	mov	r1, r9
 80064f8:	f7fa fb18 	bl	8000b2c <__aeabi_dcmpun>
 80064fc:	b140      	cbz	r0, 8006510 <_printf_float+0xe0>
 80064fe:	464b      	mov	r3, r9
 8006500:	2b00      	cmp	r3, #0
 8006502:	bfbc      	itt	lt
 8006504:	232d      	movlt	r3, #45	@ 0x2d
 8006506:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800650a:	4a7e      	ldr	r2, [pc, #504]	@ (8006704 <_printf_float+0x2d4>)
 800650c:	4b7e      	ldr	r3, [pc, #504]	@ (8006708 <_printf_float+0x2d8>)
 800650e:	e7d4      	b.n	80064ba <_printf_float+0x8a>
 8006510:	6863      	ldr	r3, [r4, #4]
 8006512:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006516:	9206      	str	r2, [sp, #24]
 8006518:	1c5a      	adds	r2, r3, #1
 800651a:	d13b      	bne.n	8006594 <_printf_float+0x164>
 800651c:	2306      	movs	r3, #6
 800651e:	6063      	str	r3, [r4, #4]
 8006520:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006524:	2300      	movs	r3, #0
 8006526:	6022      	str	r2, [r4, #0]
 8006528:	9303      	str	r3, [sp, #12]
 800652a:	ab0a      	add	r3, sp, #40	@ 0x28
 800652c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006530:	ab09      	add	r3, sp, #36	@ 0x24
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	6861      	ldr	r1, [r4, #4]
 8006536:	ec49 8b10 	vmov	d0, r8, r9
 800653a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800653e:	4628      	mov	r0, r5
 8006540:	f7ff fed6 	bl	80062f0 <__cvt>
 8006544:	9b06      	ldr	r3, [sp, #24]
 8006546:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006548:	2b47      	cmp	r3, #71	@ 0x47
 800654a:	4680      	mov	r8, r0
 800654c:	d129      	bne.n	80065a2 <_printf_float+0x172>
 800654e:	1cc8      	adds	r0, r1, #3
 8006550:	db02      	blt.n	8006558 <_printf_float+0x128>
 8006552:	6863      	ldr	r3, [r4, #4]
 8006554:	4299      	cmp	r1, r3
 8006556:	dd41      	ble.n	80065dc <_printf_float+0x1ac>
 8006558:	f1aa 0a02 	sub.w	sl, sl, #2
 800655c:	fa5f fa8a 	uxtb.w	sl, sl
 8006560:	3901      	subs	r1, #1
 8006562:	4652      	mov	r2, sl
 8006564:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006568:	9109      	str	r1, [sp, #36]	@ 0x24
 800656a:	f7ff ff26 	bl	80063ba <__exponent>
 800656e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006570:	1813      	adds	r3, r2, r0
 8006572:	2a01      	cmp	r2, #1
 8006574:	4681      	mov	r9, r0
 8006576:	6123      	str	r3, [r4, #16]
 8006578:	dc02      	bgt.n	8006580 <_printf_float+0x150>
 800657a:	6822      	ldr	r2, [r4, #0]
 800657c:	07d2      	lsls	r2, r2, #31
 800657e:	d501      	bpl.n	8006584 <_printf_float+0x154>
 8006580:	3301      	adds	r3, #1
 8006582:	6123      	str	r3, [r4, #16]
 8006584:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006588:	2b00      	cmp	r3, #0
 800658a:	d0a2      	beq.n	80064d2 <_printf_float+0xa2>
 800658c:	232d      	movs	r3, #45	@ 0x2d
 800658e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006592:	e79e      	b.n	80064d2 <_printf_float+0xa2>
 8006594:	9a06      	ldr	r2, [sp, #24]
 8006596:	2a47      	cmp	r2, #71	@ 0x47
 8006598:	d1c2      	bne.n	8006520 <_printf_float+0xf0>
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1c0      	bne.n	8006520 <_printf_float+0xf0>
 800659e:	2301      	movs	r3, #1
 80065a0:	e7bd      	b.n	800651e <_printf_float+0xee>
 80065a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80065a6:	d9db      	bls.n	8006560 <_printf_float+0x130>
 80065a8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80065ac:	d118      	bne.n	80065e0 <_printf_float+0x1b0>
 80065ae:	2900      	cmp	r1, #0
 80065b0:	6863      	ldr	r3, [r4, #4]
 80065b2:	dd0b      	ble.n	80065cc <_printf_float+0x19c>
 80065b4:	6121      	str	r1, [r4, #16]
 80065b6:	b913      	cbnz	r3, 80065be <_printf_float+0x18e>
 80065b8:	6822      	ldr	r2, [r4, #0]
 80065ba:	07d0      	lsls	r0, r2, #31
 80065bc:	d502      	bpl.n	80065c4 <_printf_float+0x194>
 80065be:	3301      	adds	r3, #1
 80065c0:	440b      	add	r3, r1
 80065c2:	6123      	str	r3, [r4, #16]
 80065c4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80065c6:	f04f 0900 	mov.w	r9, #0
 80065ca:	e7db      	b.n	8006584 <_printf_float+0x154>
 80065cc:	b913      	cbnz	r3, 80065d4 <_printf_float+0x1a4>
 80065ce:	6822      	ldr	r2, [r4, #0]
 80065d0:	07d2      	lsls	r2, r2, #31
 80065d2:	d501      	bpl.n	80065d8 <_printf_float+0x1a8>
 80065d4:	3302      	adds	r3, #2
 80065d6:	e7f4      	b.n	80065c2 <_printf_float+0x192>
 80065d8:	2301      	movs	r3, #1
 80065da:	e7f2      	b.n	80065c2 <_printf_float+0x192>
 80065dc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80065e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065e2:	4299      	cmp	r1, r3
 80065e4:	db05      	blt.n	80065f2 <_printf_float+0x1c2>
 80065e6:	6823      	ldr	r3, [r4, #0]
 80065e8:	6121      	str	r1, [r4, #16]
 80065ea:	07d8      	lsls	r0, r3, #31
 80065ec:	d5ea      	bpl.n	80065c4 <_printf_float+0x194>
 80065ee:	1c4b      	adds	r3, r1, #1
 80065f0:	e7e7      	b.n	80065c2 <_printf_float+0x192>
 80065f2:	2900      	cmp	r1, #0
 80065f4:	bfd4      	ite	le
 80065f6:	f1c1 0202 	rsble	r2, r1, #2
 80065fa:	2201      	movgt	r2, #1
 80065fc:	4413      	add	r3, r2
 80065fe:	e7e0      	b.n	80065c2 <_printf_float+0x192>
 8006600:	6823      	ldr	r3, [r4, #0]
 8006602:	055a      	lsls	r2, r3, #21
 8006604:	d407      	bmi.n	8006616 <_printf_float+0x1e6>
 8006606:	6923      	ldr	r3, [r4, #16]
 8006608:	4642      	mov	r2, r8
 800660a:	4631      	mov	r1, r6
 800660c:	4628      	mov	r0, r5
 800660e:	47b8      	blx	r7
 8006610:	3001      	adds	r0, #1
 8006612:	d12b      	bne.n	800666c <_printf_float+0x23c>
 8006614:	e767      	b.n	80064e6 <_printf_float+0xb6>
 8006616:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800661a:	f240 80dd 	bls.w	80067d8 <_printf_float+0x3a8>
 800661e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006622:	2200      	movs	r2, #0
 8006624:	2300      	movs	r3, #0
 8006626:	f7fa fa4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800662a:	2800      	cmp	r0, #0
 800662c:	d033      	beq.n	8006696 <_printf_float+0x266>
 800662e:	4a37      	ldr	r2, [pc, #220]	@ (800670c <_printf_float+0x2dc>)
 8006630:	2301      	movs	r3, #1
 8006632:	4631      	mov	r1, r6
 8006634:	4628      	mov	r0, r5
 8006636:	47b8      	blx	r7
 8006638:	3001      	adds	r0, #1
 800663a:	f43f af54 	beq.w	80064e6 <_printf_float+0xb6>
 800663e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006642:	4543      	cmp	r3, r8
 8006644:	db02      	blt.n	800664c <_printf_float+0x21c>
 8006646:	6823      	ldr	r3, [r4, #0]
 8006648:	07d8      	lsls	r0, r3, #31
 800664a:	d50f      	bpl.n	800666c <_printf_float+0x23c>
 800664c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006650:	4631      	mov	r1, r6
 8006652:	4628      	mov	r0, r5
 8006654:	47b8      	blx	r7
 8006656:	3001      	adds	r0, #1
 8006658:	f43f af45 	beq.w	80064e6 <_printf_float+0xb6>
 800665c:	f04f 0900 	mov.w	r9, #0
 8006660:	f108 38ff 	add.w	r8, r8, #4294967295
 8006664:	f104 0a1a 	add.w	sl, r4, #26
 8006668:	45c8      	cmp	r8, r9
 800666a:	dc09      	bgt.n	8006680 <_printf_float+0x250>
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	079b      	lsls	r3, r3, #30
 8006670:	f100 8103 	bmi.w	800687a <_printf_float+0x44a>
 8006674:	68e0      	ldr	r0, [r4, #12]
 8006676:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006678:	4298      	cmp	r0, r3
 800667a:	bfb8      	it	lt
 800667c:	4618      	movlt	r0, r3
 800667e:	e734      	b.n	80064ea <_printf_float+0xba>
 8006680:	2301      	movs	r3, #1
 8006682:	4652      	mov	r2, sl
 8006684:	4631      	mov	r1, r6
 8006686:	4628      	mov	r0, r5
 8006688:	47b8      	blx	r7
 800668a:	3001      	adds	r0, #1
 800668c:	f43f af2b 	beq.w	80064e6 <_printf_float+0xb6>
 8006690:	f109 0901 	add.w	r9, r9, #1
 8006694:	e7e8      	b.n	8006668 <_printf_float+0x238>
 8006696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006698:	2b00      	cmp	r3, #0
 800669a:	dc39      	bgt.n	8006710 <_printf_float+0x2e0>
 800669c:	4a1b      	ldr	r2, [pc, #108]	@ (800670c <_printf_float+0x2dc>)
 800669e:	2301      	movs	r3, #1
 80066a0:	4631      	mov	r1, r6
 80066a2:	4628      	mov	r0, r5
 80066a4:	47b8      	blx	r7
 80066a6:	3001      	adds	r0, #1
 80066a8:	f43f af1d 	beq.w	80064e6 <_printf_float+0xb6>
 80066ac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80066b0:	ea59 0303 	orrs.w	r3, r9, r3
 80066b4:	d102      	bne.n	80066bc <_printf_float+0x28c>
 80066b6:	6823      	ldr	r3, [r4, #0]
 80066b8:	07d9      	lsls	r1, r3, #31
 80066ba:	d5d7      	bpl.n	800666c <_printf_float+0x23c>
 80066bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066c0:	4631      	mov	r1, r6
 80066c2:	4628      	mov	r0, r5
 80066c4:	47b8      	blx	r7
 80066c6:	3001      	adds	r0, #1
 80066c8:	f43f af0d 	beq.w	80064e6 <_printf_float+0xb6>
 80066cc:	f04f 0a00 	mov.w	sl, #0
 80066d0:	f104 0b1a 	add.w	fp, r4, #26
 80066d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066d6:	425b      	negs	r3, r3
 80066d8:	4553      	cmp	r3, sl
 80066da:	dc01      	bgt.n	80066e0 <_printf_float+0x2b0>
 80066dc:	464b      	mov	r3, r9
 80066de:	e793      	b.n	8006608 <_printf_float+0x1d8>
 80066e0:	2301      	movs	r3, #1
 80066e2:	465a      	mov	r2, fp
 80066e4:	4631      	mov	r1, r6
 80066e6:	4628      	mov	r0, r5
 80066e8:	47b8      	blx	r7
 80066ea:	3001      	adds	r0, #1
 80066ec:	f43f aefb 	beq.w	80064e6 <_printf_float+0xb6>
 80066f0:	f10a 0a01 	add.w	sl, sl, #1
 80066f4:	e7ee      	b.n	80066d4 <_printf_float+0x2a4>
 80066f6:	bf00      	nop
 80066f8:	7fefffff 	.word	0x7fefffff
 80066fc:	0800acac 	.word	0x0800acac
 8006700:	0800aca8 	.word	0x0800aca8
 8006704:	0800acb4 	.word	0x0800acb4
 8006708:	0800acb0 	.word	0x0800acb0
 800670c:	0800acb8 	.word	0x0800acb8
 8006710:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006712:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006716:	4553      	cmp	r3, sl
 8006718:	bfa8      	it	ge
 800671a:	4653      	movge	r3, sl
 800671c:	2b00      	cmp	r3, #0
 800671e:	4699      	mov	r9, r3
 8006720:	dc36      	bgt.n	8006790 <_printf_float+0x360>
 8006722:	f04f 0b00 	mov.w	fp, #0
 8006726:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800672a:	f104 021a 	add.w	r2, r4, #26
 800672e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006730:	9306      	str	r3, [sp, #24]
 8006732:	eba3 0309 	sub.w	r3, r3, r9
 8006736:	455b      	cmp	r3, fp
 8006738:	dc31      	bgt.n	800679e <_printf_float+0x36e>
 800673a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800673c:	459a      	cmp	sl, r3
 800673e:	dc3a      	bgt.n	80067b6 <_printf_float+0x386>
 8006740:	6823      	ldr	r3, [r4, #0]
 8006742:	07da      	lsls	r2, r3, #31
 8006744:	d437      	bmi.n	80067b6 <_printf_float+0x386>
 8006746:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006748:	ebaa 0903 	sub.w	r9, sl, r3
 800674c:	9b06      	ldr	r3, [sp, #24]
 800674e:	ebaa 0303 	sub.w	r3, sl, r3
 8006752:	4599      	cmp	r9, r3
 8006754:	bfa8      	it	ge
 8006756:	4699      	movge	r9, r3
 8006758:	f1b9 0f00 	cmp.w	r9, #0
 800675c:	dc33      	bgt.n	80067c6 <_printf_float+0x396>
 800675e:	f04f 0800 	mov.w	r8, #0
 8006762:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006766:	f104 0b1a 	add.w	fp, r4, #26
 800676a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800676c:	ebaa 0303 	sub.w	r3, sl, r3
 8006770:	eba3 0309 	sub.w	r3, r3, r9
 8006774:	4543      	cmp	r3, r8
 8006776:	f77f af79 	ble.w	800666c <_printf_float+0x23c>
 800677a:	2301      	movs	r3, #1
 800677c:	465a      	mov	r2, fp
 800677e:	4631      	mov	r1, r6
 8006780:	4628      	mov	r0, r5
 8006782:	47b8      	blx	r7
 8006784:	3001      	adds	r0, #1
 8006786:	f43f aeae 	beq.w	80064e6 <_printf_float+0xb6>
 800678a:	f108 0801 	add.w	r8, r8, #1
 800678e:	e7ec      	b.n	800676a <_printf_float+0x33a>
 8006790:	4642      	mov	r2, r8
 8006792:	4631      	mov	r1, r6
 8006794:	4628      	mov	r0, r5
 8006796:	47b8      	blx	r7
 8006798:	3001      	adds	r0, #1
 800679a:	d1c2      	bne.n	8006722 <_printf_float+0x2f2>
 800679c:	e6a3      	b.n	80064e6 <_printf_float+0xb6>
 800679e:	2301      	movs	r3, #1
 80067a0:	4631      	mov	r1, r6
 80067a2:	4628      	mov	r0, r5
 80067a4:	9206      	str	r2, [sp, #24]
 80067a6:	47b8      	blx	r7
 80067a8:	3001      	adds	r0, #1
 80067aa:	f43f ae9c 	beq.w	80064e6 <_printf_float+0xb6>
 80067ae:	9a06      	ldr	r2, [sp, #24]
 80067b0:	f10b 0b01 	add.w	fp, fp, #1
 80067b4:	e7bb      	b.n	800672e <_printf_float+0x2fe>
 80067b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	d1c0      	bne.n	8006746 <_printf_float+0x316>
 80067c4:	e68f      	b.n	80064e6 <_printf_float+0xb6>
 80067c6:	9a06      	ldr	r2, [sp, #24]
 80067c8:	464b      	mov	r3, r9
 80067ca:	4442      	add	r2, r8
 80067cc:	4631      	mov	r1, r6
 80067ce:	4628      	mov	r0, r5
 80067d0:	47b8      	blx	r7
 80067d2:	3001      	adds	r0, #1
 80067d4:	d1c3      	bne.n	800675e <_printf_float+0x32e>
 80067d6:	e686      	b.n	80064e6 <_printf_float+0xb6>
 80067d8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80067dc:	f1ba 0f01 	cmp.w	sl, #1
 80067e0:	dc01      	bgt.n	80067e6 <_printf_float+0x3b6>
 80067e2:	07db      	lsls	r3, r3, #31
 80067e4:	d536      	bpl.n	8006854 <_printf_float+0x424>
 80067e6:	2301      	movs	r3, #1
 80067e8:	4642      	mov	r2, r8
 80067ea:	4631      	mov	r1, r6
 80067ec:	4628      	mov	r0, r5
 80067ee:	47b8      	blx	r7
 80067f0:	3001      	adds	r0, #1
 80067f2:	f43f ae78 	beq.w	80064e6 <_printf_float+0xb6>
 80067f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067fa:	4631      	mov	r1, r6
 80067fc:	4628      	mov	r0, r5
 80067fe:	47b8      	blx	r7
 8006800:	3001      	adds	r0, #1
 8006802:	f43f ae70 	beq.w	80064e6 <_printf_float+0xb6>
 8006806:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800680a:	2200      	movs	r2, #0
 800680c:	2300      	movs	r3, #0
 800680e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006812:	f7fa f959 	bl	8000ac8 <__aeabi_dcmpeq>
 8006816:	b9c0      	cbnz	r0, 800684a <_printf_float+0x41a>
 8006818:	4653      	mov	r3, sl
 800681a:	f108 0201 	add.w	r2, r8, #1
 800681e:	4631      	mov	r1, r6
 8006820:	4628      	mov	r0, r5
 8006822:	47b8      	blx	r7
 8006824:	3001      	adds	r0, #1
 8006826:	d10c      	bne.n	8006842 <_printf_float+0x412>
 8006828:	e65d      	b.n	80064e6 <_printf_float+0xb6>
 800682a:	2301      	movs	r3, #1
 800682c:	465a      	mov	r2, fp
 800682e:	4631      	mov	r1, r6
 8006830:	4628      	mov	r0, r5
 8006832:	47b8      	blx	r7
 8006834:	3001      	adds	r0, #1
 8006836:	f43f ae56 	beq.w	80064e6 <_printf_float+0xb6>
 800683a:	f108 0801 	add.w	r8, r8, #1
 800683e:	45d0      	cmp	r8, sl
 8006840:	dbf3      	blt.n	800682a <_printf_float+0x3fa>
 8006842:	464b      	mov	r3, r9
 8006844:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006848:	e6df      	b.n	800660a <_printf_float+0x1da>
 800684a:	f04f 0800 	mov.w	r8, #0
 800684e:	f104 0b1a 	add.w	fp, r4, #26
 8006852:	e7f4      	b.n	800683e <_printf_float+0x40e>
 8006854:	2301      	movs	r3, #1
 8006856:	4642      	mov	r2, r8
 8006858:	e7e1      	b.n	800681e <_printf_float+0x3ee>
 800685a:	2301      	movs	r3, #1
 800685c:	464a      	mov	r2, r9
 800685e:	4631      	mov	r1, r6
 8006860:	4628      	mov	r0, r5
 8006862:	47b8      	blx	r7
 8006864:	3001      	adds	r0, #1
 8006866:	f43f ae3e 	beq.w	80064e6 <_printf_float+0xb6>
 800686a:	f108 0801 	add.w	r8, r8, #1
 800686e:	68e3      	ldr	r3, [r4, #12]
 8006870:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006872:	1a5b      	subs	r3, r3, r1
 8006874:	4543      	cmp	r3, r8
 8006876:	dcf0      	bgt.n	800685a <_printf_float+0x42a>
 8006878:	e6fc      	b.n	8006674 <_printf_float+0x244>
 800687a:	f04f 0800 	mov.w	r8, #0
 800687e:	f104 0919 	add.w	r9, r4, #25
 8006882:	e7f4      	b.n	800686e <_printf_float+0x43e>

08006884 <_printf_common>:
 8006884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006888:	4616      	mov	r6, r2
 800688a:	4698      	mov	r8, r3
 800688c:	688a      	ldr	r2, [r1, #8]
 800688e:	690b      	ldr	r3, [r1, #16]
 8006890:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006894:	4293      	cmp	r3, r2
 8006896:	bfb8      	it	lt
 8006898:	4613      	movlt	r3, r2
 800689a:	6033      	str	r3, [r6, #0]
 800689c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80068a0:	4607      	mov	r7, r0
 80068a2:	460c      	mov	r4, r1
 80068a4:	b10a      	cbz	r2, 80068aa <_printf_common+0x26>
 80068a6:	3301      	adds	r3, #1
 80068a8:	6033      	str	r3, [r6, #0]
 80068aa:	6823      	ldr	r3, [r4, #0]
 80068ac:	0699      	lsls	r1, r3, #26
 80068ae:	bf42      	ittt	mi
 80068b0:	6833      	ldrmi	r3, [r6, #0]
 80068b2:	3302      	addmi	r3, #2
 80068b4:	6033      	strmi	r3, [r6, #0]
 80068b6:	6825      	ldr	r5, [r4, #0]
 80068b8:	f015 0506 	ands.w	r5, r5, #6
 80068bc:	d106      	bne.n	80068cc <_printf_common+0x48>
 80068be:	f104 0a19 	add.w	sl, r4, #25
 80068c2:	68e3      	ldr	r3, [r4, #12]
 80068c4:	6832      	ldr	r2, [r6, #0]
 80068c6:	1a9b      	subs	r3, r3, r2
 80068c8:	42ab      	cmp	r3, r5
 80068ca:	dc26      	bgt.n	800691a <_printf_common+0x96>
 80068cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80068d0:	6822      	ldr	r2, [r4, #0]
 80068d2:	3b00      	subs	r3, #0
 80068d4:	bf18      	it	ne
 80068d6:	2301      	movne	r3, #1
 80068d8:	0692      	lsls	r2, r2, #26
 80068da:	d42b      	bmi.n	8006934 <_printf_common+0xb0>
 80068dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80068e0:	4641      	mov	r1, r8
 80068e2:	4638      	mov	r0, r7
 80068e4:	47c8      	blx	r9
 80068e6:	3001      	adds	r0, #1
 80068e8:	d01e      	beq.n	8006928 <_printf_common+0xa4>
 80068ea:	6823      	ldr	r3, [r4, #0]
 80068ec:	6922      	ldr	r2, [r4, #16]
 80068ee:	f003 0306 	and.w	r3, r3, #6
 80068f2:	2b04      	cmp	r3, #4
 80068f4:	bf02      	ittt	eq
 80068f6:	68e5      	ldreq	r5, [r4, #12]
 80068f8:	6833      	ldreq	r3, [r6, #0]
 80068fa:	1aed      	subeq	r5, r5, r3
 80068fc:	68a3      	ldr	r3, [r4, #8]
 80068fe:	bf0c      	ite	eq
 8006900:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006904:	2500      	movne	r5, #0
 8006906:	4293      	cmp	r3, r2
 8006908:	bfc4      	itt	gt
 800690a:	1a9b      	subgt	r3, r3, r2
 800690c:	18ed      	addgt	r5, r5, r3
 800690e:	2600      	movs	r6, #0
 8006910:	341a      	adds	r4, #26
 8006912:	42b5      	cmp	r5, r6
 8006914:	d11a      	bne.n	800694c <_printf_common+0xc8>
 8006916:	2000      	movs	r0, #0
 8006918:	e008      	b.n	800692c <_printf_common+0xa8>
 800691a:	2301      	movs	r3, #1
 800691c:	4652      	mov	r2, sl
 800691e:	4641      	mov	r1, r8
 8006920:	4638      	mov	r0, r7
 8006922:	47c8      	blx	r9
 8006924:	3001      	adds	r0, #1
 8006926:	d103      	bne.n	8006930 <_printf_common+0xac>
 8006928:	f04f 30ff 	mov.w	r0, #4294967295
 800692c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006930:	3501      	adds	r5, #1
 8006932:	e7c6      	b.n	80068c2 <_printf_common+0x3e>
 8006934:	18e1      	adds	r1, r4, r3
 8006936:	1c5a      	adds	r2, r3, #1
 8006938:	2030      	movs	r0, #48	@ 0x30
 800693a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800693e:	4422      	add	r2, r4
 8006940:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006944:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006948:	3302      	adds	r3, #2
 800694a:	e7c7      	b.n	80068dc <_printf_common+0x58>
 800694c:	2301      	movs	r3, #1
 800694e:	4622      	mov	r2, r4
 8006950:	4641      	mov	r1, r8
 8006952:	4638      	mov	r0, r7
 8006954:	47c8      	blx	r9
 8006956:	3001      	adds	r0, #1
 8006958:	d0e6      	beq.n	8006928 <_printf_common+0xa4>
 800695a:	3601      	adds	r6, #1
 800695c:	e7d9      	b.n	8006912 <_printf_common+0x8e>
	...

08006960 <_printf_i>:
 8006960:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006964:	7e0f      	ldrb	r7, [r1, #24]
 8006966:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006968:	2f78      	cmp	r7, #120	@ 0x78
 800696a:	4691      	mov	r9, r2
 800696c:	4680      	mov	r8, r0
 800696e:	460c      	mov	r4, r1
 8006970:	469a      	mov	sl, r3
 8006972:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006976:	d807      	bhi.n	8006988 <_printf_i+0x28>
 8006978:	2f62      	cmp	r7, #98	@ 0x62
 800697a:	d80a      	bhi.n	8006992 <_printf_i+0x32>
 800697c:	2f00      	cmp	r7, #0
 800697e:	f000 80d1 	beq.w	8006b24 <_printf_i+0x1c4>
 8006982:	2f58      	cmp	r7, #88	@ 0x58
 8006984:	f000 80b8 	beq.w	8006af8 <_printf_i+0x198>
 8006988:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800698c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006990:	e03a      	b.n	8006a08 <_printf_i+0xa8>
 8006992:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006996:	2b15      	cmp	r3, #21
 8006998:	d8f6      	bhi.n	8006988 <_printf_i+0x28>
 800699a:	a101      	add	r1, pc, #4	@ (adr r1, 80069a0 <_printf_i+0x40>)
 800699c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069a0:	080069f9 	.word	0x080069f9
 80069a4:	08006a0d 	.word	0x08006a0d
 80069a8:	08006989 	.word	0x08006989
 80069ac:	08006989 	.word	0x08006989
 80069b0:	08006989 	.word	0x08006989
 80069b4:	08006989 	.word	0x08006989
 80069b8:	08006a0d 	.word	0x08006a0d
 80069bc:	08006989 	.word	0x08006989
 80069c0:	08006989 	.word	0x08006989
 80069c4:	08006989 	.word	0x08006989
 80069c8:	08006989 	.word	0x08006989
 80069cc:	08006b0b 	.word	0x08006b0b
 80069d0:	08006a37 	.word	0x08006a37
 80069d4:	08006ac5 	.word	0x08006ac5
 80069d8:	08006989 	.word	0x08006989
 80069dc:	08006989 	.word	0x08006989
 80069e0:	08006b2d 	.word	0x08006b2d
 80069e4:	08006989 	.word	0x08006989
 80069e8:	08006a37 	.word	0x08006a37
 80069ec:	08006989 	.word	0x08006989
 80069f0:	08006989 	.word	0x08006989
 80069f4:	08006acd 	.word	0x08006acd
 80069f8:	6833      	ldr	r3, [r6, #0]
 80069fa:	1d1a      	adds	r2, r3, #4
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	6032      	str	r2, [r6, #0]
 8006a00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e09c      	b.n	8006b46 <_printf_i+0x1e6>
 8006a0c:	6833      	ldr	r3, [r6, #0]
 8006a0e:	6820      	ldr	r0, [r4, #0]
 8006a10:	1d19      	adds	r1, r3, #4
 8006a12:	6031      	str	r1, [r6, #0]
 8006a14:	0606      	lsls	r6, r0, #24
 8006a16:	d501      	bpl.n	8006a1c <_printf_i+0xbc>
 8006a18:	681d      	ldr	r5, [r3, #0]
 8006a1a:	e003      	b.n	8006a24 <_printf_i+0xc4>
 8006a1c:	0645      	lsls	r5, r0, #25
 8006a1e:	d5fb      	bpl.n	8006a18 <_printf_i+0xb8>
 8006a20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006a24:	2d00      	cmp	r5, #0
 8006a26:	da03      	bge.n	8006a30 <_printf_i+0xd0>
 8006a28:	232d      	movs	r3, #45	@ 0x2d
 8006a2a:	426d      	negs	r5, r5
 8006a2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a30:	4858      	ldr	r0, [pc, #352]	@ (8006b94 <_printf_i+0x234>)
 8006a32:	230a      	movs	r3, #10
 8006a34:	e011      	b.n	8006a5a <_printf_i+0xfa>
 8006a36:	6821      	ldr	r1, [r4, #0]
 8006a38:	6833      	ldr	r3, [r6, #0]
 8006a3a:	0608      	lsls	r0, r1, #24
 8006a3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a40:	d402      	bmi.n	8006a48 <_printf_i+0xe8>
 8006a42:	0649      	lsls	r1, r1, #25
 8006a44:	bf48      	it	mi
 8006a46:	b2ad      	uxthmi	r5, r5
 8006a48:	2f6f      	cmp	r7, #111	@ 0x6f
 8006a4a:	4852      	ldr	r0, [pc, #328]	@ (8006b94 <_printf_i+0x234>)
 8006a4c:	6033      	str	r3, [r6, #0]
 8006a4e:	bf14      	ite	ne
 8006a50:	230a      	movne	r3, #10
 8006a52:	2308      	moveq	r3, #8
 8006a54:	2100      	movs	r1, #0
 8006a56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a5a:	6866      	ldr	r6, [r4, #4]
 8006a5c:	60a6      	str	r6, [r4, #8]
 8006a5e:	2e00      	cmp	r6, #0
 8006a60:	db05      	blt.n	8006a6e <_printf_i+0x10e>
 8006a62:	6821      	ldr	r1, [r4, #0]
 8006a64:	432e      	orrs	r6, r5
 8006a66:	f021 0104 	bic.w	r1, r1, #4
 8006a6a:	6021      	str	r1, [r4, #0]
 8006a6c:	d04b      	beq.n	8006b06 <_printf_i+0x1a6>
 8006a6e:	4616      	mov	r6, r2
 8006a70:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a74:	fb03 5711 	mls	r7, r3, r1, r5
 8006a78:	5dc7      	ldrb	r7, [r0, r7]
 8006a7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a7e:	462f      	mov	r7, r5
 8006a80:	42bb      	cmp	r3, r7
 8006a82:	460d      	mov	r5, r1
 8006a84:	d9f4      	bls.n	8006a70 <_printf_i+0x110>
 8006a86:	2b08      	cmp	r3, #8
 8006a88:	d10b      	bne.n	8006aa2 <_printf_i+0x142>
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	07df      	lsls	r7, r3, #31
 8006a8e:	d508      	bpl.n	8006aa2 <_printf_i+0x142>
 8006a90:	6923      	ldr	r3, [r4, #16]
 8006a92:	6861      	ldr	r1, [r4, #4]
 8006a94:	4299      	cmp	r1, r3
 8006a96:	bfde      	ittt	le
 8006a98:	2330      	movle	r3, #48	@ 0x30
 8006a9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006aa2:	1b92      	subs	r2, r2, r6
 8006aa4:	6122      	str	r2, [r4, #16]
 8006aa6:	f8cd a000 	str.w	sl, [sp]
 8006aaa:	464b      	mov	r3, r9
 8006aac:	aa03      	add	r2, sp, #12
 8006aae:	4621      	mov	r1, r4
 8006ab0:	4640      	mov	r0, r8
 8006ab2:	f7ff fee7 	bl	8006884 <_printf_common>
 8006ab6:	3001      	adds	r0, #1
 8006ab8:	d14a      	bne.n	8006b50 <_printf_i+0x1f0>
 8006aba:	f04f 30ff 	mov.w	r0, #4294967295
 8006abe:	b004      	add	sp, #16
 8006ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac4:	6823      	ldr	r3, [r4, #0]
 8006ac6:	f043 0320 	orr.w	r3, r3, #32
 8006aca:	6023      	str	r3, [r4, #0]
 8006acc:	4832      	ldr	r0, [pc, #200]	@ (8006b98 <_printf_i+0x238>)
 8006ace:	2778      	movs	r7, #120	@ 0x78
 8006ad0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ad4:	6823      	ldr	r3, [r4, #0]
 8006ad6:	6831      	ldr	r1, [r6, #0]
 8006ad8:	061f      	lsls	r7, r3, #24
 8006ada:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ade:	d402      	bmi.n	8006ae6 <_printf_i+0x186>
 8006ae0:	065f      	lsls	r7, r3, #25
 8006ae2:	bf48      	it	mi
 8006ae4:	b2ad      	uxthmi	r5, r5
 8006ae6:	6031      	str	r1, [r6, #0]
 8006ae8:	07d9      	lsls	r1, r3, #31
 8006aea:	bf44      	itt	mi
 8006aec:	f043 0320 	orrmi.w	r3, r3, #32
 8006af0:	6023      	strmi	r3, [r4, #0]
 8006af2:	b11d      	cbz	r5, 8006afc <_printf_i+0x19c>
 8006af4:	2310      	movs	r3, #16
 8006af6:	e7ad      	b.n	8006a54 <_printf_i+0xf4>
 8006af8:	4826      	ldr	r0, [pc, #152]	@ (8006b94 <_printf_i+0x234>)
 8006afa:	e7e9      	b.n	8006ad0 <_printf_i+0x170>
 8006afc:	6823      	ldr	r3, [r4, #0]
 8006afe:	f023 0320 	bic.w	r3, r3, #32
 8006b02:	6023      	str	r3, [r4, #0]
 8006b04:	e7f6      	b.n	8006af4 <_printf_i+0x194>
 8006b06:	4616      	mov	r6, r2
 8006b08:	e7bd      	b.n	8006a86 <_printf_i+0x126>
 8006b0a:	6833      	ldr	r3, [r6, #0]
 8006b0c:	6825      	ldr	r5, [r4, #0]
 8006b0e:	6961      	ldr	r1, [r4, #20]
 8006b10:	1d18      	adds	r0, r3, #4
 8006b12:	6030      	str	r0, [r6, #0]
 8006b14:	062e      	lsls	r6, r5, #24
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	d501      	bpl.n	8006b1e <_printf_i+0x1be>
 8006b1a:	6019      	str	r1, [r3, #0]
 8006b1c:	e002      	b.n	8006b24 <_printf_i+0x1c4>
 8006b1e:	0668      	lsls	r0, r5, #25
 8006b20:	d5fb      	bpl.n	8006b1a <_printf_i+0x1ba>
 8006b22:	8019      	strh	r1, [r3, #0]
 8006b24:	2300      	movs	r3, #0
 8006b26:	6123      	str	r3, [r4, #16]
 8006b28:	4616      	mov	r6, r2
 8006b2a:	e7bc      	b.n	8006aa6 <_printf_i+0x146>
 8006b2c:	6833      	ldr	r3, [r6, #0]
 8006b2e:	1d1a      	adds	r2, r3, #4
 8006b30:	6032      	str	r2, [r6, #0]
 8006b32:	681e      	ldr	r6, [r3, #0]
 8006b34:	6862      	ldr	r2, [r4, #4]
 8006b36:	2100      	movs	r1, #0
 8006b38:	4630      	mov	r0, r6
 8006b3a:	f7f9 fb49 	bl	80001d0 <memchr>
 8006b3e:	b108      	cbz	r0, 8006b44 <_printf_i+0x1e4>
 8006b40:	1b80      	subs	r0, r0, r6
 8006b42:	6060      	str	r0, [r4, #4]
 8006b44:	6863      	ldr	r3, [r4, #4]
 8006b46:	6123      	str	r3, [r4, #16]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b4e:	e7aa      	b.n	8006aa6 <_printf_i+0x146>
 8006b50:	6923      	ldr	r3, [r4, #16]
 8006b52:	4632      	mov	r2, r6
 8006b54:	4649      	mov	r1, r9
 8006b56:	4640      	mov	r0, r8
 8006b58:	47d0      	blx	sl
 8006b5a:	3001      	adds	r0, #1
 8006b5c:	d0ad      	beq.n	8006aba <_printf_i+0x15a>
 8006b5e:	6823      	ldr	r3, [r4, #0]
 8006b60:	079b      	lsls	r3, r3, #30
 8006b62:	d413      	bmi.n	8006b8c <_printf_i+0x22c>
 8006b64:	68e0      	ldr	r0, [r4, #12]
 8006b66:	9b03      	ldr	r3, [sp, #12]
 8006b68:	4298      	cmp	r0, r3
 8006b6a:	bfb8      	it	lt
 8006b6c:	4618      	movlt	r0, r3
 8006b6e:	e7a6      	b.n	8006abe <_printf_i+0x15e>
 8006b70:	2301      	movs	r3, #1
 8006b72:	4632      	mov	r2, r6
 8006b74:	4649      	mov	r1, r9
 8006b76:	4640      	mov	r0, r8
 8006b78:	47d0      	blx	sl
 8006b7a:	3001      	adds	r0, #1
 8006b7c:	d09d      	beq.n	8006aba <_printf_i+0x15a>
 8006b7e:	3501      	adds	r5, #1
 8006b80:	68e3      	ldr	r3, [r4, #12]
 8006b82:	9903      	ldr	r1, [sp, #12]
 8006b84:	1a5b      	subs	r3, r3, r1
 8006b86:	42ab      	cmp	r3, r5
 8006b88:	dcf2      	bgt.n	8006b70 <_printf_i+0x210>
 8006b8a:	e7eb      	b.n	8006b64 <_printf_i+0x204>
 8006b8c:	2500      	movs	r5, #0
 8006b8e:	f104 0619 	add.w	r6, r4, #25
 8006b92:	e7f5      	b.n	8006b80 <_printf_i+0x220>
 8006b94:	0800acba 	.word	0x0800acba
 8006b98:	0800accb 	.word	0x0800accb

08006b9c <_scanf_float>:
 8006b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba0:	b087      	sub	sp, #28
 8006ba2:	4691      	mov	r9, r2
 8006ba4:	9303      	str	r3, [sp, #12]
 8006ba6:	688b      	ldr	r3, [r1, #8]
 8006ba8:	1e5a      	subs	r2, r3, #1
 8006baa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006bae:	bf81      	itttt	hi
 8006bb0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006bb4:	eb03 0b05 	addhi.w	fp, r3, r5
 8006bb8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006bbc:	608b      	strhi	r3, [r1, #8]
 8006bbe:	680b      	ldr	r3, [r1, #0]
 8006bc0:	460a      	mov	r2, r1
 8006bc2:	f04f 0500 	mov.w	r5, #0
 8006bc6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006bca:	f842 3b1c 	str.w	r3, [r2], #28
 8006bce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006bd2:	4680      	mov	r8, r0
 8006bd4:	460c      	mov	r4, r1
 8006bd6:	bf98      	it	ls
 8006bd8:	f04f 0b00 	movls.w	fp, #0
 8006bdc:	9201      	str	r2, [sp, #4]
 8006bde:	4616      	mov	r6, r2
 8006be0:	46aa      	mov	sl, r5
 8006be2:	462f      	mov	r7, r5
 8006be4:	9502      	str	r5, [sp, #8]
 8006be6:	68a2      	ldr	r2, [r4, #8]
 8006be8:	b15a      	cbz	r2, 8006c02 <_scanf_float+0x66>
 8006bea:	f8d9 3000 	ldr.w	r3, [r9]
 8006bee:	781b      	ldrb	r3, [r3, #0]
 8006bf0:	2b4e      	cmp	r3, #78	@ 0x4e
 8006bf2:	d863      	bhi.n	8006cbc <_scanf_float+0x120>
 8006bf4:	2b40      	cmp	r3, #64	@ 0x40
 8006bf6:	d83b      	bhi.n	8006c70 <_scanf_float+0xd4>
 8006bf8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006bfc:	b2c8      	uxtb	r0, r1
 8006bfe:	280e      	cmp	r0, #14
 8006c00:	d939      	bls.n	8006c76 <_scanf_float+0xda>
 8006c02:	b11f      	cbz	r7, 8006c0c <_scanf_float+0x70>
 8006c04:	6823      	ldr	r3, [r4, #0]
 8006c06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c0a:	6023      	str	r3, [r4, #0]
 8006c0c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c10:	f1ba 0f01 	cmp.w	sl, #1
 8006c14:	f200 8114 	bhi.w	8006e40 <_scanf_float+0x2a4>
 8006c18:	9b01      	ldr	r3, [sp, #4]
 8006c1a:	429e      	cmp	r6, r3
 8006c1c:	f200 8105 	bhi.w	8006e2a <_scanf_float+0x28e>
 8006c20:	2001      	movs	r0, #1
 8006c22:	b007      	add	sp, #28
 8006c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c28:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006c2c:	2a0d      	cmp	r2, #13
 8006c2e:	d8e8      	bhi.n	8006c02 <_scanf_float+0x66>
 8006c30:	a101      	add	r1, pc, #4	@ (adr r1, 8006c38 <_scanf_float+0x9c>)
 8006c32:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006c36:	bf00      	nop
 8006c38:	08006d81 	.word	0x08006d81
 8006c3c:	08006c03 	.word	0x08006c03
 8006c40:	08006c03 	.word	0x08006c03
 8006c44:	08006c03 	.word	0x08006c03
 8006c48:	08006ddd 	.word	0x08006ddd
 8006c4c:	08006db7 	.word	0x08006db7
 8006c50:	08006c03 	.word	0x08006c03
 8006c54:	08006c03 	.word	0x08006c03
 8006c58:	08006d8f 	.word	0x08006d8f
 8006c5c:	08006c03 	.word	0x08006c03
 8006c60:	08006c03 	.word	0x08006c03
 8006c64:	08006c03 	.word	0x08006c03
 8006c68:	08006c03 	.word	0x08006c03
 8006c6c:	08006d4b 	.word	0x08006d4b
 8006c70:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006c74:	e7da      	b.n	8006c2c <_scanf_float+0x90>
 8006c76:	290e      	cmp	r1, #14
 8006c78:	d8c3      	bhi.n	8006c02 <_scanf_float+0x66>
 8006c7a:	a001      	add	r0, pc, #4	@ (adr r0, 8006c80 <_scanf_float+0xe4>)
 8006c7c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006c80:	08006d3b 	.word	0x08006d3b
 8006c84:	08006c03 	.word	0x08006c03
 8006c88:	08006d3b 	.word	0x08006d3b
 8006c8c:	08006dcb 	.word	0x08006dcb
 8006c90:	08006c03 	.word	0x08006c03
 8006c94:	08006cdd 	.word	0x08006cdd
 8006c98:	08006d21 	.word	0x08006d21
 8006c9c:	08006d21 	.word	0x08006d21
 8006ca0:	08006d21 	.word	0x08006d21
 8006ca4:	08006d21 	.word	0x08006d21
 8006ca8:	08006d21 	.word	0x08006d21
 8006cac:	08006d21 	.word	0x08006d21
 8006cb0:	08006d21 	.word	0x08006d21
 8006cb4:	08006d21 	.word	0x08006d21
 8006cb8:	08006d21 	.word	0x08006d21
 8006cbc:	2b6e      	cmp	r3, #110	@ 0x6e
 8006cbe:	d809      	bhi.n	8006cd4 <_scanf_float+0x138>
 8006cc0:	2b60      	cmp	r3, #96	@ 0x60
 8006cc2:	d8b1      	bhi.n	8006c28 <_scanf_float+0x8c>
 8006cc4:	2b54      	cmp	r3, #84	@ 0x54
 8006cc6:	d07b      	beq.n	8006dc0 <_scanf_float+0x224>
 8006cc8:	2b59      	cmp	r3, #89	@ 0x59
 8006cca:	d19a      	bne.n	8006c02 <_scanf_float+0x66>
 8006ccc:	2d07      	cmp	r5, #7
 8006cce:	d198      	bne.n	8006c02 <_scanf_float+0x66>
 8006cd0:	2508      	movs	r5, #8
 8006cd2:	e02f      	b.n	8006d34 <_scanf_float+0x198>
 8006cd4:	2b74      	cmp	r3, #116	@ 0x74
 8006cd6:	d073      	beq.n	8006dc0 <_scanf_float+0x224>
 8006cd8:	2b79      	cmp	r3, #121	@ 0x79
 8006cda:	e7f6      	b.n	8006cca <_scanf_float+0x12e>
 8006cdc:	6821      	ldr	r1, [r4, #0]
 8006cde:	05c8      	lsls	r0, r1, #23
 8006ce0:	d51e      	bpl.n	8006d20 <_scanf_float+0x184>
 8006ce2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006ce6:	6021      	str	r1, [r4, #0]
 8006ce8:	3701      	adds	r7, #1
 8006cea:	f1bb 0f00 	cmp.w	fp, #0
 8006cee:	d003      	beq.n	8006cf8 <_scanf_float+0x15c>
 8006cf0:	3201      	adds	r2, #1
 8006cf2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006cf6:	60a2      	str	r2, [r4, #8]
 8006cf8:	68a3      	ldr	r3, [r4, #8]
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	60a3      	str	r3, [r4, #8]
 8006cfe:	6923      	ldr	r3, [r4, #16]
 8006d00:	3301      	adds	r3, #1
 8006d02:	6123      	str	r3, [r4, #16]
 8006d04:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f8c9 3004 	str.w	r3, [r9, #4]
 8006d10:	f340 8082 	ble.w	8006e18 <_scanf_float+0x27c>
 8006d14:	f8d9 3000 	ldr.w	r3, [r9]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	f8c9 3000 	str.w	r3, [r9]
 8006d1e:	e762      	b.n	8006be6 <_scanf_float+0x4a>
 8006d20:	eb1a 0105 	adds.w	r1, sl, r5
 8006d24:	f47f af6d 	bne.w	8006c02 <_scanf_float+0x66>
 8006d28:	6822      	ldr	r2, [r4, #0]
 8006d2a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006d2e:	6022      	str	r2, [r4, #0]
 8006d30:	460d      	mov	r5, r1
 8006d32:	468a      	mov	sl, r1
 8006d34:	f806 3b01 	strb.w	r3, [r6], #1
 8006d38:	e7de      	b.n	8006cf8 <_scanf_float+0x15c>
 8006d3a:	6822      	ldr	r2, [r4, #0]
 8006d3c:	0610      	lsls	r0, r2, #24
 8006d3e:	f57f af60 	bpl.w	8006c02 <_scanf_float+0x66>
 8006d42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d46:	6022      	str	r2, [r4, #0]
 8006d48:	e7f4      	b.n	8006d34 <_scanf_float+0x198>
 8006d4a:	f1ba 0f00 	cmp.w	sl, #0
 8006d4e:	d10c      	bne.n	8006d6a <_scanf_float+0x1ce>
 8006d50:	b977      	cbnz	r7, 8006d70 <_scanf_float+0x1d4>
 8006d52:	6822      	ldr	r2, [r4, #0]
 8006d54:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006d58:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006d5c:	d108      	bne.n	8006d70 <_scanf_float+0x1d4>
 8006d5e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d62:	6022      	str	r2, [r4, #0]
 8006d64:	f04f 0a01 	mov.w	sl, #1
 8006d68:	e7e4      	b.n	8006d34 <_scanf_float+0x198>
 8006d6a:	f1ba 0f02 	cmp.w	sl, #2
 8006d6e:	d050      	beq.n	8006e12 <_scanf_float+0x276>
 8006d70:	2d01      	cmp	r5, #1
 8006d72:	d002      	beq.n	8006d7a <_scanf_float+0x1de>
 8006d74:	2d04      	cmp	r5, #4
 8006d76:	f47f af44 	bne.w	8006c02 <_scanf_float+0x66>
 8006d7a:	3501      	adds	r5, #1
 8006d7c:	b2ed      	uxtb	r5, r5
 8006d7e:	e7d9      	b.n	8006d34 <_scanf_float+0x198>
 8006d80:	f1ba 0f01 	cmp.w	sl, #1
 8006d84:	f47f af3d 	bne.w	8006c02 <_scanf_float+0x66>
 8006d88:	f04f 0a02 	mov.w	sl, #2
 8006d8c:	e7d2      	b.n	8006d34 <_scanf_float+0x198>
 8006d8e:	b975      	cbnz	r5, 8006dae <_scanf_float+0x212>
 8006d90:	2f00      	cmp	r7, #0
 8006d92:	f47f af37 	bne.w	8006c04 <_scanf_float+0x68>
 8006d96:	6822      	ldr	r2, [r4, #0]
 8006d98:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006d9c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006da0:	f040 8103 	bne.w	8006faa <_scanf_float+0x40e>
 8006da4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006da8:	6022      	str	r2, [r4, #0]
 8006daa:	2501      	movs	r5, #1
 8006dac:	e7c2      	b.n	8006d34 <_scanf_float+0x198>
 8006dae:	2d03      	cmp	r5, #3
 8006db0:	d0e3      	beq.n	8006d7a <_scanf_float+0x1de>
 8006db2:	2d05      	cmp	r5, #5
 8006db4:	e7df      	b.n	8006d76 <_scanf_float+0x1da>
 8006db6:	2d02      	cmp	r5, #2
 8006db8:	f47f af23 	bne.w	8006c02 <_scanf_float+0x66>
 8006dbc:	2503      	movs	r5, #3
 8006dbe:	e7b9      	b.n	8006d34 <_scanf_float+0x198>
 8006dc0:	2d06      	cmp	r5, #6
 8006dc2:	f47f af1e 	bne.w	8006c02 <_scanf_float+0x66>
 8006dc6:	2507      	movs	r5, #7
 8006dc8:	e7b4      	b.n	8006d34 <_scanf_float+0x198>
 8006dca:	6822      	ldr	r2, [r4, #0]
 8006dcc:	0591      	lsls	r1, r2, #22
 8006dce:	f57f af18 	bpl.w	8006c02 <_scanf_float+0x66>
 8006dd2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006dd6:	6022      	str	r2, [r4, #0]
 8006dd8:	9702      	str	r7, [sp, #8]
 8006dda:	e7ab      	b.n	8006d34 <_scanf_float+0x198>
 8006ddc:	6822      	ldr	r2, [r4, #0]
 8006dde:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006de2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006de6:	d005      	beq.n	8006df4 <_scanf_float+0x258>
 8006de8:	0550      	lsls	r0, r2, #21
 8006dea:	f57f af0a 	bpl.w	8006c02 <_scanf_float+0x66>
 8006dee:	2f00      	cmp	r7, #0
 8006df0:	f000 80db 	beq.w	8006faa <_scanf_float+0x40e>
 8006df4:	0591      	lsls	r1, r2, #22
 8006df6:	bf58      	it	pl
 8006df8:	9902      	ldrpl	r1, [sp, #8]
 8006dfa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006dfe:	bf58      	it	pl
 8006e00:	1a79      	subpl	r1, r7, r1
 8006e02:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006e06:	bf58      	it	pl
 8006e08:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006e0c:	6022      	str	r2, [r4, #0]
 8006e0e:	2700      	movs	r7, #0
 8006e10:	e790      	b.n	8006d34 <_scanf_float+0x198>
 8006e12:	f04f 0a03 	mov.w	sl, #3
 8006e16:	e78d      	b.n	8006d34 <_scanf_float+0x198>
 8006e18:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006e1c:	4649      	mov	r1, r9
 8006e1e:	4640      	mov	r0, r8
 8006e20:	4798      	blx	r3
 8006e22:	2800      	cmp	r0, #0
 8006e24:	f43f aedf 	beq.w	8006be6 <_scanf_float+0x4a>
 8006e28:	e6eb      	b.n	8006c02 <_scanf_float+0x66>
 8006e2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e32:	464a      	mov	r2, r9
 8006e34:	4640      	mov	r0, r8
 8006e36:	4798      	blx	r3
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	6123      	str	r3, [r4, #16]
 8006e3e:	e6eb      	b.n	8006c18 <_scanf_float+0x7c>
 8006e40:	1e6b      	subs	r3, r5, #1
 8006e42:	2b06      	cmp	r3, #6
 8006e44:	d824      	bhi.n	8006e90 <_scanf_float+0x2f4>
 8006e46:	2d02      	cmp	r5, #2
 8006e48:	d836      	bhi.n	8006eb8 <_scanf_float+0x31c>
 8006e4a:	9b01      	ldr	r3, [sp, #4]
 8006e4c:	429e      	cmp	r6, r3
 8006e4e:	f67f aee7 	bls.w	8006c20 <_scanf_float+0x84>
 8006e52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e5a:	464a      	mov	r2, r9
 8006e5c:	4640      	mov	r0, r8
 8006e5e:	4798      	blx	r3
 8006e60:	6923      	ldr	r3, [r4, #16]
 8006e62:	3b01      	subs	r3, #1
 8006e64:	6123      	str	r3, [r4, #16]
 8006e66:	e7f0      	b.n	8006e4a <_scanf_float+0x2ae>
 8006e68:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e6c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006e70:	464a      	mov	r2, r9
 8006e72:	4640      	mov	r0, r8
 8006e74:	4798      	blx	r3
 8006e76:	6923      	ldr	r3, [r4, #16]
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	6123      	str	r3, [r4, #16]
 8006e7c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e80:	fa5f fa8a 	uxtb.w	sl, sl
 8006e84:	f1ba 0f02 	cmp.w	sl, #2
 8006e88:	d1ee      	bne.n	8006e68 <_scanf_float+0x2cc>
 8006e8a:	3d03      	subs	r5, #3
 8006e8c:	b2ed      	uxtb	r5, r5
 8006e8e:	1b76      	subs	r6, r6, r5
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	05da      	lsls	r2, r3, #23
 8006e94:	d530      	bpl.n	8006ef8 <_scanf_float+0x35c>
 8006e96:	055b      	lsls	r3, r3, #21
 8006e98:	d511      	bpl.n	8006ebe <_scanf_float+0x322>
 8006e9a:	9b01      	ldr	r3, [sp, #4]
 8006e9c:	429e      	cmp	r6, r3
 8006e9e:	f67f aebf 	bls.w	8006c20 <_scanf_float+0x84>
 8006ea2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ea6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006eaa:	464a      	mov	r2, r9
 8006eac:	4640      	mov	r0, r8
 8006eae:	4798      	blx	r3
 8006eb0:	6923      	ldr	r3, [r4, #16]
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	6123      	str	r3, [r4, #16]
 8006eb6:	e7f0      	b.n	8006e9a <_scanf_float+0x2fe>
 8006eb8:	46aa      	mov	sl, r5
 8006eba:	46b3      	mov	fp, r6
 8006ebc:	e7de      	b.n	8006e7c <_scanf_float+0x2e0>
 8006ebe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006ec2:	6923      	ldr	r3, [r4, #16]
 8006ec4:	2965      	cmp	r1, #101	@ 0x65
 8006ec6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006eca:	f106 35ff 	add.w	r5, r6, #4294967295
 8006ece:	6123      	str	r3, [r4, #16]
 8006ed0:	d00c      	beq.n	8006eec <_scanf_float+0x350>
 8006ed2:	2945      	cmp	r1, #69	@ 0x45
 8006ed4:	d00a      	beq.n	8006eec <_scanf_float+0x350>
 8006ed6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006eda:	464a      	mov	r2, r9
 8006edc:	4640      	mov	r0, r8
 8006ede:	4798      	blx	r3
 8006ee0:	6923      	ldr	r3, [r4, #16]
 8006ee2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	1eb5      	subs	r5, r6, #2
 8006eea:	6123      	str	r3, [r4, #16]
 8006eec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ef0:	464a      	mov	r2, r9
 8006ef2:	4640      	mov	r0, r8
 8006ef4:	4798      	blx	r3
 8006ef6:	462e      	mov	r6, r5
 8006ef8:	6822      	ldr	r2, [r4, #0]
 8006efa:	f012 0210 	ands.w	r2, r2, #16
 8006efe:	d001      	beq.n	8006f04 <_scanf_float+0x368>
 8006f00:	2000      	movs	r0, #0
 8006f02:	e68e      	b.n	8006c22 <_scanf_float+0x86>
 8006f04:	7032      	strb	r2, [r6, #0]
 8006f06:	6823      	ldr	r3, [r4, #0]
 8006f08:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006f0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f10:	d125      	bne.n	8006f5e <_scanf_float+0x3c2>
 8006f12:	9b02      	ldr	r3, [sp, #8]
 8006f14:	429f      	cmp	r7, r3
 8006f16:	d00a      	beq.n	8006f2e <_scanf_float+0x392>
 8006f18:	1bda      	subs	r2, r3, r7
 8006f1a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006f1e:	429e      	cmp	r6, r3
 8006f20:	bf28      	it	cs
 8006f22:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006f26:	4922      	ldr	r1, [pc, #136]	@ (8006fb0 <_scanf_float+0x414>)
 8006f28:	4630      	mov	r0, r6
 8006f2a:	f000 f977 	bl	800721c <siprintf>
 8006f2e:	9901      	ldr	r1, [sp, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	4640      	mov	r0, r8
 8006f34:	f002 fd04 	bl	8009940 <_strtod_r>
 8006f38:	9b03      	ldr	r3, [sp, #12]
 8006f3a:	6821      	ldr	r1, [r4, #0]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f011 0f02 	tst.w	r1, #2
 8006f42:	ec57 6b10 	vmov	r6, r7, d0
 8006f46:	f103 0204 	add.w	r2, r3, #4
 8006f4a:	d015      	beq.n	8006f78 <_scanf_float+0x3dc>
 8006f4c:	9903      	ldr	r1, [sp, #12]
 8006f4e:	600a      	str	r2, [r1, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	e9c3 6700 	strd	r6, r7, [r3]
 8006f56:	68e3      	ldr	r3, [r4, #12]
 8006f58:	3301      	adds	r3, #1
 8006f5a:	60e3      	str	r3, [r4, #12]
 8006f5c:	e7d0      	b.n	8006f00 <_scanf_float+0x364>
 8006f5e:	9b04      	ldr	r3, [sp, #16]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d0e4      	beq.n	8006f2e <_scanf_float+0x392>
 8006f64:	9905      	ldr	r1, [sp, #20]
 8006f66:	230a      	movs	r3, #10
 8006f68:	3101      	adds	r1, #1
 8006f6a:	4640      	mov	r0, r8
 8006f6c:	f002 fd68 	bl	8009a40 <_strtol_r>
 8006f70:	9b04      	ldr	r3, [sp, #16]
 8006f72:	9e05      	ldr	r6, [sp, #20]
 8006f74:	1ac2      	subs	r2, r0, r3
 8006f76:	e7d0      	b.n	8006f1a <_scanf_float+0x37e>
 8006f78:	f011 0f04 	tst.w	r1, #4
 8006f7c:	9903      	ldr	r1, [sp, #12]
 8006f7e:	600a      	str	r2, [r1, #0]
 8006f80:	d1e6      	bne.n	8006f50 <_scanf_float+0x3b4>
 8006f82:	681d      	ldr	r5, [r3, #0]
 8006f84:	4632      	mov	r2, r6
 8006f86:	463b      	mov	r3, r7
 8006f88:	4630      	mov	r0, r6
 8006f8a:	4639      	mov	r1, r7
 8006f8c:	f7f9 fdce 	bl	8000b2c <__aeabi_dcmpun>
 8006f90:	b128      	cbz	r0, 8006f9e <_scanf_float+0x402>
 8006f92:	4808      	ldr	r0, [pc, #32]	@ (8006fb4 <_scanf_float+0x418>)
 8006f94:	f000 faca 	bl	800752c <nanf>
 8006f98:	ed85 0a00 	vstr	s0, [r5]
 8006f9c:	e7db      	b.n	8006f56 <_scanf_float+0x3ba>
 8006f9e:	4630      	mov	r0, r6
 8006fa0:	4639      	mov	r1, r7
 8006fa2:	f7f9 fe21 	bl	8000be8 <__aeabi_d2f>
 8006fa6:	6028      	str	r0, [r5, #0]
 8006fa8:	e7d5      	b.n	8006f56 <_scanf_float+0x3ba>
 8006faa:	2700      	movs	r7, #0
 8006fac:	e62e      	b.n	8006c0c <_scanf_float+0x70>
 8006fae:	bf00      	nop
 8006fb0:	0800acdc 	.word	0x0800acdc
 8006fb4:	0800ae1d 	.word	0x0800ae1d

08006fb8 <std>:
 8006fb8:	2300      	movs	r3, #0
 8006fba:	b510      	push	{r4, lr}
 8006fbc:	4604      	mov	r4, r0
 8006fbe:	e9c0 3300 	strd	r3, r3, [r0]
 8006fc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fc6:	6083      	str	r3, [r0, #8]
 8006fc8:	8181      	strh	r1, [r0, #12]
 8006fca:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fcc:	81c2      	strh	r2, [r0, #14]
 8006fce:	6183      	str	r3, [r0, #24]
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	2208      	movs	r2, #8
 8006fd4:	305c      	adds	r0, #92	@ 0x5c
 8006fd6:	f000 fa1b 	bl	8007410 <memset>
 8006fda:	4b0d      	ldr	r3, [pc, #52]	@ (8007010 <std+0x58>)
 8006fdc:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fde:	4b0d      	ldr	r3, [pc, #52]	@ (8007014 <std+0x5c>)
 8006fe0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8007018 <std+0x60>)
 8006fe4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800701c <std+0x64>)
 8006fe8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fea:	4b0d      	ldr	r3, [pc, #52]	@ (8007020 <std+0x68>)
 8006fec:	6224      	str	r4, [r4, #32]
 8006fee:	429c      	cmp	r4, r3
 8006ff0:	d006      	beq.n	8007000 <std+0x48>
 8006ff2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ff6:	4294      	cmp	r4, r2
 8006ff8:	d002      	beq.n	8007000 <std+0x48>
 8006ffa:	33d0      	adds	r3, #208	@ 0xd0
 8006ffc:	429c      	cmp	r4, r3
 8006ffe:	d105      	bne.n	800700c <std+0x54>
 8007000:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007008:	f000 ba7e 	b.w	8007508 <__retarget_lock_init_recursive>
 800700c:	bd10      	pop	{r4, pc}
 800700e:	bf00      	nop
 8007010:	08007261 	.word	0x08007261
 8007014:	08007283 	.word	0x08007283
 8007018:	080072bb 	.word	0x080072bb
 800701c:	080072df 	.word	0x080072df
 8007020:	20000660 	.word	0x20000660

08007024 <stdio_exit_handler>:
 8007024:	4a02      	ldr	r2, [pc, #8]	@ (8007030 <stdio_exit_handler+0xc>)
 8007026:	4903      	ldr	r1, [pc, #12]	@ (8007034 <stdio_exit_handler+0x10>)
 8007028:	4803      	ldr	r0, [pc, #12]	@ (8007038 <stdio_exit_handler+0x14>)
 800702a:	f000 b869 	b.w	8007100 <_fwalk_sglue>
 800702e:	bf00      	nop
 8007030:	2000000c 	.word	0x2000000c
 8007034:	0800a081 	.word	0x0800a081
 8007038:	2000001c 	.word	0x2000001c

0800703c <cleanup_stdio>:
 800703c:	6841      	ldr	r1, [r0, #4]
 800703e:	4b0c      	ldr	r3, [pc, #48]	@ (8007070 <cleanup_stdio+0x34>)
 8007040:	4299      	cmp	r1, r3
 8007042:	b510      	push	{r4, lr}
 8007044:	4604      	mov	r4, r0
 8007046:	d001      	beq.n	800704c <cleanup_stdio+0x10>
 8007048:	f003 f81a 	bl	800a080 <_fflush_r>
 800704c:	68a1      	ldr	r1, [r4, #8]
 800704e:	4b09      	ldr	r3, [pc, #36]	@ (8007074 <cleanup_stdio+0x38>)
 8007050:	4299      	cmp	r1, r3
 8007052:	d002      	beq.n	800705a <cleanup_stdio+0x1e>
 8007054:	4620      	mov	r0, r4
 8007056:	f003 f813 	bl	800a080 <_fflush_r>
 800705a:	68e1      	ldr	r1, [r4, #12]
 800705c:	4b06      	ldr	r3, [pc, #24]	@ (8007078 <cleanup_stdio+0x3c>)
 800705e:	4299      	cmp	r1, r3
 8007060:	d004      	beq.n	800706c <cleanup_stdio+0x30>
 8007062:	4620      	mov	r0, r4
 8007064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007068:	f003 b80a 	b.w	800a080 <_fflush_r>
 800706c:	bd10      	pop	{r4, pc}
 800706e:	bf00      	nop
 8007070:	20000660 	.word	0x20000660
 8007074:	200006c8 	.word	0x200006c8
 8007078:	20000730 	.word	0x20000730

0800707c <global_stdio_init.part.0>:
 800707c:	b510      	push	{r4, lr}
 800707e:	4b0b      	ldr	r3, [pc, #44]	@ (80070ac <global_stdio_init.part.0+0x30>)
 8007080:	4c0b      	ldr	r4, [pc, #44]	@ (80070b0 <global_stdio_init.part.0+0x34>)
 8007082:	4a0c      	ldr	r2, [pc, #48]	@ (80070b4 <global_stdio_init.part.0+0x38>)
 8007084:	601a      	str	r2, [r3, #0]
 8007086:	4620      	mov	r0, r4
 8007088:	2200      	movs	r2, #0
 800708a:	2104      	movs	r1, #4
 800708c:	f7ff ff94 	bl	8006fb8 <std>
 8007090:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007094:	2201      	movs	r2, #1
 8007096:	2109      	movs	r1, #9
 8007098:	f7ff ff8e 	bl	8006fb8 <std>
 800709c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80070a0:	2202      	movs	r2, #2
 80070a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070a6:	2112      	movs	r1, #18
 80070a8:	f7ff bf86 	b.w	8006fb8 <std>
 80070ac:	20000798 	.word	0x20000798
 80070b0:	20000660 	.word	0x20000660
 80070b4:	08007025 	.word	0x08007025

080070b8 <__sfp_lock_acquire>:
 80070b8:	4801      	ldr	r0, [pc, #4]	@ (80070c0 <__sfp_lock_acquire+0x8>)
 80070ba:	f000 ba26 	b.w	800750a <__retarget_lock_acquire_recursive>
 80070be:	bf00      	nop
 80070c0:	200007a1 	.word	0x200007a1

080070c4 <__sfp_lock_release>:
 80070c4:	4801      	ldr	r0, [pc, #4]	@ (80070cc <__sfp_lock_release+0x8>)
 80070c6:	f000 ba21 	b.w	800750c <__retarget_lock_release_recursive>
 80070ca:	bf00      	nop
 80070cc:	200007a1 	.word	0x200007a1

080070d0 <__sinit>:
 80070d0:	b510      	push	{r4, lr}
 80070d2:	4604      	mov	r4, r0
 80070d4:	f7ff fff0 	bl	80070b8 <__sfp_lock_acquire>
 80070d8:	6a23      	ldr	r3, [r4, #32]
 80070da:	b11b      	cbz	r3, 80070e4 <__sinit+0x14>
 80070dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070e0:	f7ff bff0 	b.w	80070c4 <__sfp_lock_release>
 80070e4:	4b04      	ldr	r3, [pc, #16]	@ (80070f8 <__sinit+0x28>)
 80070e6:	6223      	str	r3, [r4, #32]
 80070e8:	4b04      	ldr	r3, [pc, #16]	@ (80070fc <__sinit+0x2c>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1f5      	bne.n	80070dc <__sinit+0xc>
 80070f0:	f7ff ffc4 	bl	800707c <global_stdio_init.part.0>
 80070f4:	e7f2      	b.n	80070dc <__sinit+0xc>
 80070f6:	bf00      	nop
 80070f8:	0800703d 	.word	0x0800703d
 80070fc:	20000798 	.word	0x20000798

08007100 <_fwalk_sglue>:
 8007100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007104:	4607      	mov	r7, r0
 8007106:	4688      	mov	r8, r1
 8007108:	4614      	mov	r4, r2
 800710a:	2600      	movs	r6, #0
 800710c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007110:	f1b9 0901 	subs.w	r9, r9, #1
 8007114:	d505      	bpl.n	8007122 <_fwalk_sglue+0x22>
 8007116:	6824      	ldr	r4, [r4, #0]
 8007118:	2c00      	cmp	r4, #0
 800711a:	d1f7      	bne.n	800710c <_fwalk_sglue+0xc>
 800711c:	4630      	mov	r0, r6
 800711e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007122:	89ab      	ldrh	r3, [r5, #12]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d907      	bls.n	8007138 <_fwalk_sglue+0x38>
 8007128:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800712c:	3301      	adds	r3, #1
 800712e:	d003      	beq.n	8007138 <_fwalk_sglue+0x38>
 8007130:	4629      	mov	r1, r5
 8007132:	4638      	mov	r0, r7
 8007134:	47c0      	blx	r8
 8007136:	4306      	orrs	r6, r0
 8007138:	3568      	adds	r5, #104	@ 0x68
 800713a:	e7e9      	b.n	8007110 <_fwalk_sglue+0x10>

0800713c <iprintf>:
 800713c:	b40f      	push	{r0, r1, r2, r3}
 800713e:	b507      	push	{r0, r1, r2, lr}
 8007140:	4906      	ldr	r1, [pc, #24]	@ (800715c <iprintf+0x20>)
 8007142:	ab04      	add	r3, sp, #16
 8007144:	6808      	ldr	r0, [r1, #0]
 8007146:	f853 2b04 	ldr.w	r2, [r3], #4
 800714a:	6881      	ldr	r1, [r0, #8]
 800714c:	9301      	str	r3, [sp, #4]
 800714e:	f002 fdfb 	bl	8009d48 <_vfiprintf_r>
 8007152:	b003      	add	sp, #12
 8007154:	f85d eb04 	ldr.w	lr, [sp], #4
 8007158:	b004      	add	sp, #16
 800715a:	4770      	bx	lr
 800715c:	20000018 	.word	0x20000018

08007160 <_puts_r>:
 8007160:	6a03      	ldr	r3, [r0, #32]
 8007162:	b570      	push	{r4, r5, r6, lr}
 8007164:	6884      	ldr	r4, [r0, #8]
 8007166:	4605      	mov	r5, r0
 8007168:	460e      	mov	r6, r1
 800716a:	b90b      	cbnz	r3, 8007170 <_puts_r+0x10>
 800716c:	f7ff ffb0 	bl	80070d0 <__sinit>
 8007170:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007172:	07db      	lsls	r3, r3, #31
 8007174:	d405      	bmi.n	8007182 <_puts_r+0x22>
 8007176:	89a3      	ldrh	r3, [r4, #12]
 8007178:	0598      	lsls	r0, r3, #22
 800717a:	d402      	bmi.n	8007182 <_puts_r+0x22>
 800717c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800717e:	f000 f9c4 	bl	800750a <__retarget_lock_acquire_recursive>
 8007182:	89a3      	ldrh	r3, [r4, #12]
 8007184:	0719      	lsls	r1, r3, #28
 8007186:	d502      	bpl.n	800718e <_puts_r+0x2e>
 8007188:	6923      	ldr	r3, [r4, #16]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d135      	bne.n	80071fa <_puts_r+0x9a>
 800718e:	4621      	mov	r1, r4
 8007190:	4628      	mov	r0, r5
 8007192:	f000 f8e7 	bl	8007364 <__swsetup_r>
 8007196:	b380      	cbz	r0, 80071fa <_puts_r+0x9a>
 8007198:	f04f 35ff 	mov.w	r5, #4294967295
 800719c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800719e:	07da      	lsls	r2, r3, #31
 80071a0:	d405      	bmi.n	80071ae <_puts_r+0x4e>
 80071a2:	89a3      	ldrh	r3, [r4, #12]
 80071a4:	059b      	lsls	r3, r3, #22
 80071a6:	d402      	bmi.n	80071ae <_puts_r+0x4e>
 80071a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071aa:	f000 f9af 	bl	800750c <__retarget_lock_release_recursive>
 80071ae:	4628      	mov	r0, r5
 80071b0:	bd70      	pop	{r4, r5, r6, pc}
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	da04      	bge.n	80071c0 <_puts_r+0x60>
 80071b6:	69a2      	ldr	r2, [r4, #24]
 80071b8:	429a      	cmp	r2, r3
 80071ba:	dc17      	bgt.n	80071ec <_puts_r+0x8c>
 80071bc:	290a      	cmp	r1, #10
 80071be:	d015      	beq.n	80071ec <_puts_r+0x8c>
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	1c5a      	adds	r2, r3, #1
 80071c4:	6022      	str	r2, [r4, #0]
 80071c6:	7019      	strb	r1, [r3, #0]
 80071c8:	68a3      	ldr	r3, [r4, #8]
 80071ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80071ce:	3b01      	subs	r3, #1
 80071d0:	60a3      	str	r3, [r4, #8]
 80071d2:	2900      	cmp	r1, #0
 80071d4:	d1ed      	bne.n	80071b2 <_puts_r+0x52>
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	da11      	bge.n	80071fe <_puts_r+0x9e>
 80071da:	4622      	mov	r2, r4
 80071dc:	210a      	movs	r1, #10
 80071de:	4628      	mov	r0, r5
 80071e0:	f000 f881 	bl	80072e6 <__swbuf_r>
 80071e4:	3001      	adds	r0, #1
 80071e6:	d0d7      	beq.n	8007198 <_puts_r+0x38>
 80071e8:	250a      	movs	r5, #10
 80071ea:	e7d7      	b.n	800719c <_puts_r+0x3c>
 80071ec:	4622      	mov	r2, r4
 80071ee:	4628      	mov	r0, r5
 80071f0:	f000 f879 	bl	80072e6 <__swbuf_r>
 80071f4:	3001      	adds	r0, #1
 80071f6:	d1e7      	bne.n	80071c8 <_puts_r+0x68>
 80071f8:	e7ce      	b.n	8007198 <_puts_r+0x38>
 80071fa:	3e01      	subs	r6, #1
 80071fc:	e7e4      	b.n	80071c8 <_puts_r+0x68>
 80071fe:	6823      	ldr	r3, [r4, #0]
 8007200:	1c5a      	adds	r2, r3, #1
 8007202:	6022      	str	r2, [r4, #0]
 8007204:	220a      	movs	r2, #10
 8007206:	701a      	strb	r2, [r3, #0]
 8007208:	e7ee      	b.n	80071e8 <_puts_r+0x88>
	...

0800720c <puts>:
 800720c:	4b02      	ldr	r3, [pc, #8]	@ (8007218 <puts+0xc>)
 800720e:	4601      	mov	r1, r0
 8007210:	6818      	ldr	r0, [r3, #0]
 8007212:	f7ff bfa5 	b.w	8007160 <_puts_r>
 8007216:	bf00      	nop
 8007218:	20000018 	.word	0x20000018

0800721c <siprintf>:
 800721c:	b40e      	push	{r1, r2, r3}
 800721e:	b510      	push	{r4, lr}
 8007220:	b09d      	sub	sp, #116	@ 0x74
 8007222:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007224:	9002      	str	r0, [sp, #8]
 8007226:	9006      	str	r0, [sp, #24]
 8007228:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800722c:	480a      	ldr	r0, [pc, #40]	@ (8007258 <siprintf+0x3c>)
 800722e:	9107      	str	r1, [sp, #28]
 8007230:	9104      	str	r1, [sp, #16]
 8007232:	490a      	ldr	r1, [pc, #40]	@ (800725c <siprintf+0x40>)
 8007234:	f853 2b04 	ldr.w	r2, [r3], #4
 8007238:	9105      	str	r1, [sp, #20]
 800723a:	2400      	movs	r4, #0
 800723c:	a902      	add	r1, sp, #8
 800723e:	6800      	ldr	r0, [r0, #0]
 8007240:	9301      	str	r3, [sp, #4]
 8007242:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007244:	f002 fc5a 	bl	8009afc <_svfiprintf_r>
 8007248:	9b02      	ldr	r3, [sp, #8]
 800724a:	701c      	strb	r4, [r3, #0]
 800724c:	b01d      	add	sp, #116	@ 0x74
 800724e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007252:	b003      	add	sp, #12
 8007254:	4770      	bx	lr
 8007256:	bf00      	nop
 8007258:	20000018 	.word	0x20000018
 800725c:	ffff0208 	.word	0xffff0208

08007260 <__sread>:
 8007260:	b510      	push	{r4, lr}
 8007262:	460c      	mov	r4, r1
 8007264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007268:	f000 f900 	bl	800746c <_read_r>
 800726c:	2800      	cmp	r0, #0
 800726e:	bfab      	itete	ge
 8007270:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007272:	89a3      	ldrhlt	r3, [r4, #12]
 8007274:	181b      	addge	r3, r3, r0
 8007276:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800727a:	bfac      	ite	ge
 800727c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800727e:	81a3      	strhlt	r3, [r4, #12]
 8007280:	bd10      	pop	{r4, pc}

08007282 <__swrite>:
 8007282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007286:	461f      	mov	r7, r3
 8007288:	898b      	ldrh	r3, [r1, #12]
 800728a:	05db      	lsls	r3, r3, #23
 800728c:	4605      	mov	r5, r0
 800728e:	460c      	mov	r4, r1
 8007290:	4616      	mov	r6, r2
 8007292:	d505      	bpl.n	80072a0 <__swrite+0x1e>
 8007294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007298:	2302      	movs	r3, #2
 800729a:	2200      	movs	r2, #0
 800729c:	f000 f8d4 	bl	8007448 <_lseek_r>
 80072a0:	89a3      	ldrh	r3, [r4, #12]
 80072a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	4632      	mov	r2, r6
 80072ae:	463b      	mov	r3, r7
 80072b0:	4628      	mov	r0, r5
 80072b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072b6:	f000 b8eb 	b.w	8007490 <_write_r>

080072ba <__sseek>:
 80072ba:	b510      	push	{r4, lr}
 80072bc:	460c      	mov	r4, r1
 80072be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c2:	f000 f8c1 	bl	8007448 <_lseek_r>
 80072c6:	1c43      	adds	r3, r0, #1
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	bf15      	itete	ne
 80072cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80072ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80072d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80072d6:	81a3      	strheq	r3, [r4, #12]
 80072d8:	bf18      	it	ne
 80072da:	81a3      	strhne	r3, [r4, #12]
 80072dc:	bd10      	pop	{r4, pc}

080072de <__sclose>:
 80072de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072e2:	f000 b8a1 	b.w	8007428 <_close_r>

080072e6 <__swbuf_r>:
 80072e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072e8:	460e      	mov	r6, r1
 80072ea:	4614      	mov	r4, r2
 80072ec:	4605      	mov	r5, r0
 80072ee:	b118      	cbz	r0, 80072f8 <__swbuf_r+0x12>
 80072f0:	6a03      	ldr	r3, [r0, #32]
 80072f2:	b90b      	cbnz	r3, 80072f8 <__swbuf_r+0x12>
 80072f4:	f7ff feec 	bl	80070d0 <__sinit>
 80072f8:	69a3      	ldr	r3, [r4, #24]
 80072fa:	60a3      	str	r3, [r4, #8]
 80072fc:	89a3      	ldrh	r3, [r4, #12]
 80072fe:	071a      	lsls	r2, r3, #28
 8007300:	d501      	bpl.n	8007306 <__swbuf_r+0x20>
 8007302:	6923      	ldr	r3, [r4, #16]
 8007304:	b943      	cbnz	r3, 8007318 <__swbuf_r+0x32>
 8007306:	4621      	mov	r1, r4
 8007308:	4628      	mov	r0, r5
 800730a:	f000 f82b 	bl	8007364 <__swsetup_r>
 800730e:	b118      	cbz	r0, 8007318 <__swbuf_r+0x32>
 8007310:	f04f 37ff 	mov.w	r7, #4294967295
 8007314:	4638      	mov	r0, r7
 8007316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	6922      	ldr	r2, [r4, #16]
 800731c:	1a98      	subs	r0, r3, r2
 800731e:	6963      	ldr	r3, [r4, #20]
 8007320:	b2f6      	uxtb	r6, r6
 8007322:	4283      	cmp	r3, r0
 8007324:	4637      	mov	r7, r6
 8007326:	dc05      	bgt.n	8007334 <__swbuf_r+0x4e>
 8007328:	4621      	mov	r1, r4
 800732a:	4628      	mov	r0, r5
 800732c:	f002 fea8 	bl	800a080 <_fflush_r>
 8007330:	2800      	cmp	r0, #0
 8007332:	d1ed      	bne.n	8007310 <__swbuf_r+0x2a>
 8007334:	68a3      	ldr	r3, [r4, #8]
 8007336:	3b01      	subs	r3, #1
 8007338:	60a3      	str	r3, [r4, #8]
 800733a:	6823      	ldr	r3, [r4, #0]
 800733c:	1c5a      	adds	r2, r3, #1
 800733e:	6022      	str	r2, [r4, #0]
 8007340:	701e      	strb	r6, [r3, #0]
 8007342:	6962      	ldr	r2, [r4, #20]
 8007344:	1c43      	adds	r3, r0, #1
 8007346:	429a      	cmp	r2, r3
 8007348:	d004      	beq.n	8007354 <__swbuf_r+0x6e>
 800734a:	89a3      	ldrh	r3, [r4, #12]
 800734c:	07db      	lsls	r3, r3, #31
 800734e:	d5e1      	bpl.n	8007314 <__swbuf_r+0x2e>
 8007350:	2e0a      	cmp	r6, #10
 8007352:	d1df      	bne.n	8007314 <__swbuf_r+0x2e>
 8007354:	4621      	mov	r1, r4
 8007356:	4628      	mov	r0, r5
 8007358:	f002 fe92 	bl	800a080 <_fflush_r>
 800735c:	2800      	cmp	r0, #0
 800735e:	d0d9      	beq.n	8007314 <__swbuf_r+0x2e>
 8007360:	e7d6      	b.n	8007310 <__swbuf_r+0x2a>
	...

08007364 <__swsetup_r>:
 8007364:	b538      	push	{r3, r4, r5, lr}
 8007366:	4b29      	ldr	r3, [pc, #164]	@ (800740c <__swsetup_r+0xa8>)
 8007368:	4605      	mov	r5, r0
 800736a:	6818      	ldr	r0, [r3, #0]
 800736c:	460c      	mov	r4, r1
 800736e:	b118      	cbz	r0, 8007378 <__swsetup_r+0x14>
 8007370:	6a03      	ldr	r3, [r0, #32]
 8007372:	b90b      	cbnz	r3, 8007378 <__swsetup_r+0x14>
 8007374:	f7ff feac 	bl	80070d0 <__sinit>
 8007378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800737c:	0719      	lsls	r1, r3, #28
 800737e:	d422      	bmi.n	80073c6 <__swsetup_r+0x62>
 8007380:	06da      	lsls	r2, r3, #27
 8007382:	d407      	bmi.n	8007394 <__swsetup_r+0x30>
 8007384:	2209      	movs	r2, #9
 8007386:	602a      	str	r2, [r5, #0]
 8007388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800738c:	81a3      	strh	r3, [r4, #12]
 800738e:	f04f 30ff 	mov.w	r0, #4294967295
 8007392:	e033      	b.n	80073fc <__swsetup_r+0x98>
 8007394:	0758      	lsls	r0, r3, #29
 8007396:	d512      	bpl.n	80073be <__swsetup_r+0x5a>
 8007398:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800739a:	b141      	cbz	r1, 80073ae <__swsetup_r+0x4a>
 800739c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073a0:	4299      	cmp	r1, r3
 80073a2:	d002      	beq.n	80073aa <__swsetup_r+0x46>
 80073a4:	4628      	mov	r0, r5
 80073a6:	f000 ff1f 	bl	80081e8 <_free_r>
 80073aa:	2300      	movs	r3, #0
 80073ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80073ae:	89a3      	ldrh	r3, [r4, #12]
 80073b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073b4:	81a3      	strh	r3, [r4, #12]
 80073b6:	2300      	movs	r3, #0
 80073b8:	6063      	str	r3, [r4, #4]
 80073ba:	6923      	ldr	r3, [r4, #16]
 80073bc:	6023      	str	r3, [r4, #0]
 80073be:	89a3      	ldrh	r3, [r4, #12]
 80073c0:	f043 0308 	orr.w	r3, r3, #8
 80073c4:	81a3      	strh	r3, [r4, #12]
 80073c6:	6923      	ldr	r3, [r4, #16]
 80073c8:	b94b      	cbnz	r3, 80073de <__swsetup_r+0x7a>
 80073ca:	89a3      	ldrh	r3, [r4, #12]
 80073cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073d4:	d003      	beq.n	80073de <__swsetup_r+0x7a>
 80073d6:	4621      	mov	r1, r4
 80073d8:	4628      	mov	r0, r5
 80073da:	f002 fe9f 	bl	800a11c <__smakebuf_r>
 80073de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073e2:	f013 0201 	ands.w	r2, r3, #1
 80073e6:	d00a      	beq.n	80073fe <__swsetup_r+0x9a>
 80073e8:	2200      	movs	r2, #0
 80073ea:	60a2      	str	r2, [r4, #8]
 80073ec:	6962      	ldr	r2, [r4, #20]
 80073ee:	4252      	negs	r2, r2
 80073f0:	61a2      	str	r2, [r4, #24]
 80073f2:	6922      	ldr	r2, [r4, #16]
 80073f4:	b942      	cbnz	r2, 8007408 <__swsetup_r+0xa4>
 80073f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80073fa:	d1c5      	bne.n	8007388 <__swsetup_r+0x24>
 80073fc:	bd38      	pop	{r3, r4, r5, pc}
 80073fe:	0799      	lsls	r1, r3, #30
 8007400:	bf58      	it	pl
 8007402:	6962      	ldrpl	r2, [r4, #20]
 8007404:	60a2      	str	r2, [r4, #8]
 8007406:	e7f4      	b.n	80073f2 <__swsetup_r+0x8e>
 8007408:	2000      	movs	r0, #0
 800740a:	e7f7      	b.n	80073fc <__swsetup_r+0x98>
 800740c:	20000018 	.word	0x20000018

08007410 <memset>:
 8007410:	4402      	add	r2, r0
 8007412:	4603      	mov	r3, r0
 8007414:	4293      	cmp	r3, r2
 8007416:	d100      	bne.n	800741a <memset+0xa>
 8007418:	4770      	bx	lr
 800741a:	f803 1b01 	strb.w	r1, [r3], #1
 800741e:	e7f9      	b.n	8007414 <memset+0x4>

08007420 <_localeconv_r>:
 8007420:	4800      	ldr	r0, [pc, #0]	@ (8007424 <_localeconv_r+0x4>)
 8007422:	4770      	bx	lr
 8007424:	20000158 	.word	0x20000158

08007428 <_close_r>:
 8007428:	b538      	push	{r3, r4, r5, lr}
 800742a:	4d06      	ldr	r5, [pc, #24]	@ (8007444 <_close_r+0x1c>)
 800742c:	2300      	movs	r3, #0
 800742e:	4604      	mov	r4, r0
 8007430:	4608      	mov	r0, r1
 8007432:	602b      	str	r3, [r5, #0]
 8007434:	f7fb ff50 	bl	80032d8 <_close>
 8007438:	1c43      	adds	r3, r0, #1
 800743a:	d102      	bne.n	8007442 <_close_r+0x1a>
 800743c:	682b      	ldr	r3, [r5, #0]
 800743e:	b103      	cbz	r3, 8007442 <_close_r+0x1a>
 8007440:	6023      	str	r3, [r4, #0]
 8007442:	bd38      	pop	{r3, r4, r5, pc}
 8007444:	2000079c 	.word	0x2000079c

08007448 <_lseek_r>:
 8007448:	b538      	push	{r3, r4, r5, lr}
 800744a:	4d07      	ldr	r5, [pc, #28]	@ (8007468 <_lseek_r+0x20>)
 800744c:	4604      	mov	r4, r0
 800744e:	4608      	mov	r0, r1
 8007450:	4611      	mov	r1, r2
 8007452:	2200      	movs	r2, #0
 8007454:	602a      	str	r2, [r5, #0]
 8007456:	461a      	mov	r2, r3
 8007458:	f7fb ff65 	bl	8003326 <_lseek>
 800745c:	1c43      	adds	r3, r0, #1
 800745e:	d102      	bne.n	8007466 <_lseek_r+0x1e>
 8007460:	682b      	ldr	r3, [r5, #0]
 8007462:	b103      	cbz	r3, 8007466 <_lseek_r+0x1e>
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	bd38      	pop	{r3, r4, r5, pc}
 8007468:	2000079c 	.word	0x2000079c

0800746c <_read_r>:
 800746c:	b538      	push	{r3, r4, r5, lr}
 800746e:	4d07      	ldr	r5, [pc, #28]	@ (800748c <_read_r+0x20>)
 8007470:	4604      	mov	r4, r0
 8007472:	4608      	mov	r0, r1
 8007474:	4611      	mov	r1, r2
 8007476:	2200      	movs	r2, #0
 8007478:	602a      	str	r2, [r5, #0]
 800747a:	461a      	mov	r2, r3
 800747c:	f7fb ff0f 	bl	800329e <_read>
 8007480:	1c43      	adds	r3, r0, #1
 8007482:	d102      	bne.n	800748a <_read_r+0x1e>
 8007484:	682b      	ldr	r3, [r5, #0]
 8007486:	b103      	cbz	r3, 800748a <_read_r+0x1e>
 8007488:	6023      	str	r3, [r4, #0]
 800748a:	bd38      	pop	{r3, r4, r5, pc}
 800748c:	2000079c 	.word	0x2000079c

08007490 <_write_r>:
 8007490:	b538      	push	{r3, r4, r5, lr}
 8007492:	4d07      	ldr	r5, [pc, #28]	@ (80074b0 <_write_r+0x20>)
 8007494:	4604      	mov	r4, r0
 8007496:	4608      	mov	r0, r1
 8007498:	4611      	mov	r1, r2
 800749a:	2200      	movs	r2, #0
 800749c:	602a      	str	r2, [r5, #0]
 800749e:	461a      	mov	r2, r3
 80074a0:	f7fa fa72 	bl	8001988 <_write>
 80074a4:	1c43      	adds	r3, r0, #1
 80074a6:	d102      	bne.n	80074ae <_write_r+0x1e>
 80074a8:	682b      	ldr	r3, [r5, #0]
 80074aa:	b103      	cbz	r3, 80074ae <_write_r+0x1e>
 80074ac:	6023      	str	r3, [r4, #0]
 80074ae:	bd38      	pop	{r3, r4, r5, pc}
 80074b0:	2000079c 	.word	0x2000079c

080074b4 <__errno>:
 80074b4:	4b01      	ldr	r3, [pc, #4]	@ (80074bc <__errno+0x8>)
 80074b6:	6818      	ldr	r0, [r3, #0]
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop
 80074bc:	20000018 	.word	0x20000018

080074c0 <__libc_init_array>:
 80074c0:	b570      	push	{r4, r5, r6, lr}
 80074c2:	4d0d      	ldr	r5, [pc, #52]	@ (80074f8 <__libc_init_array+0x38>)
 80074c4:	4c0d      	ldr	r4, [pc, #52]	@ (80074fc <__libc_init_array+0x3c>)
 80074c6:	1b64      	subs	r4, r4, r5
 80074c8:	10a4      	asrs	r4, r4, #2
 80074ca:	2600      	movs	r6, #0
 80074cc:	42a6      	cmp	r6, r4
 80074ce:	d109      	bne.n	80074e4 <__libc_init_array+0x24>
 80074d0:	4d0b      	ldr	r5, [pc, #44]	@ (8007500 <__libc_init_array+0x40>)
 80074d2:	4c0c      	ldr	r4, [pc, #48]	@ (8007504 <__libc_init_array+0x44>)
 80074d4:	f003 fae2 	bl	800aa9c <_init>
 80074d8:	1b64      	subs	r4, r4, r5
 80074da:	10a4      	asrs	r4, r4, #2
 80074dc:	2600      	movs	r6, #0
 80074de:	42a6      	cmp	r6, r4
 80074e0:	d105      	bne.n	80074ee <__libc_init_array+0x2e>
 80074e2:	bd70      	pop	{r4, r5, r6, pc}
 80074e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80074e8:	4798      	blx	r3
 80074ea:	3601      	adds	r6, #1
 80074ec:	e7ee      	b.n	80074cc <__libc_init_array+0xc>
 80074ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80074f2:	4798      	blx	r3
 80074f4:	3601      	adds	r6, #1
 80074f6:	e7f2      	b.n	80074de <__libc_init_array+0x1e>
 80074f8:	0800b0dc 	.word	0x0800b0dc
 80074fc:	0800b0dc 	.word	0x0800b0dc
 8007500:	0800b0dc 	.word	0x0800b0dc
 8007504:	0800b0e0 	.word	0x0800b0e0

08007508 <__retarget_lock_init_recursive>:
 8007508:	4770      	bx	lr

0800750a <__retarget_lock_acquire_recursive>:
 800750a:	4770      	bx	lr

0800750c <__retarget_lock_release_recursive>:
 800750c:	4770      	bx	lr

0800750e <memcpy>:
 800750e:	440a      	add	r2, r1
 8007510:	4291      	cmp	r1, r2
 8007512:	f100 33ff 	add.w	r3, r0, #4294967295
 8007516:	d100      	bne.n	800751a <memcpy+0xc>
 8007518:	4770      	bx	lr
 800751a:	b510      	push	{r4, lr}
 800751c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007520:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007524:	4291      	cmp	r1, r2
 8007526:	d1f9      	bne.n	800751c <memcpy+0xe>
 8007528:	bd10      	pop	{r4, pc}
	...

0800752c <nanf>:
 800752c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007534 <nanf+0x8>
 8007530:	4770      	bx	lr
 8007532:	bf00      	nop
 8007534:	7fc00000 	.word	0x7fc00000

08007538 <quorem>:
 8007538:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800753c:	6903      	ldr	r3, [r0, #16]
 800753e:	690c      	ldr	r4, [r1, #16]
 8007540:	42a3      	cmp	r3, r4
 8007542:	4607      	mov	r7, r0
 8007544:	db7e      	blt.n	8007644 <quorem+0x10c>
 8007546:	3c01      	subs	r4, #1
 8007548:	f101 0814 	add.w	r8, r1, #20
 800754c:	00a3      	lsls	r3, r4, #2
 800754e:	f100 0514 	add.w	r5, r0, #20
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007558:	9301      	str	r3, [sp, #4]
 800755a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800755e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007562:	3301      	adds	r3, #1
 8007564:	429a      	cmp	r2, r3
 8007566:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800756a:	fbb2 f6f3 	udiv	r6, r2, r3
 800756e:	d32e      	bcc.n	80075ce <quorem+0x96>
 8007570:	f04f 0a00 	mov.w	sl, #0
 8007574:	46c4      	mov	ip, r8
 8007576:	46ae      	mov	lr, r5
 8007578:	46d3      	mov	fp, sl
 800757a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800757e:	b298      	uxth	r0, r3
 8007580:	fb06 a000 	mla	r0, r6, r0, sl
 8007584:	0c02      	lsrs	r2, r0, #16
 8007586:	0c1b      	lsrs	r3, r3, #16
 8007588:	fb06 2303 	mla	r3, r6, r3, r2
 800758c:	f8de 2000 	ldr.w	r2, [lr]
 8007590:	b280      	uxth	r0, r0
 8007592:	b292      	uxth	r2, r2
 8007594:	1a12      	subs	r2, r2, r0
 8007596:	445a      	add	r2, fp
 8007598:	f8de 0000 	ldr.w	r0, [lr]
 800759c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80075a6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80075aa:	b292      	uxth	r2, r2
 80075ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80075b0:	45e1      	cmp	r9, ip
 80075b2:	f84e 2b04 	str.w	r2, [lr], #4
 80075b6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80075ba:	d2de      	bcs.n	800757a <quorem+0x42>
 80075bc:	9b00      	ldr	r3, [sp, #0]
 80075be:	58eb      	ldr	r3, [r5, r3]
 80075c0:	b92b      	cbnz	r3, 80075ce <quorem+0x96>
 80075c2:	9b01      	ldr	r3, [sp, #4]
 80075c4:	3b04      	subs	r3, #4
 80075c6:	429d      	cmp	r5, r3
 80075c8:	461a      	mov	r2, r3
 80075ca:	d32f      	bcc.n	800762c <quorem+0xf4>
 80075cc:	613c      	str	r4, [r7, #16]
 80075ce:	4638      	mov	r0, r7
 80075d0:	f001 f9c6 	bl	8008960 <__mcmp>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	db25      	blt.n	8007624 <quorem+0xec>
 80075d8:	4629      	mov	r1, r5
 80075da:	2000      	movs	r0, #0
 80075dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80075e0:	f8d1 c000 	ldr.w	ip, [r1]
 80075e4:	fa1f fe82 	uxth.w	lr, r2
 80075e8:	fa1f f38c 	uxth.w	r3, ip
 80075ec:	eba3 030e 	sub.w	r3, r3, lr
 80075f0:	4403      	add	r3, r0
 80075f2:	0c12      	lsrs	r2, r2, #16
 80075f4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80075f8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007602:	45c1      	cmp	r9, r8
 8007604:	f841 3b04 	str.w	r3, [r1], #4
 8007608:	ea4f 4022 	mov.w	r0, r2, asr #16
 800760c:	d2e6      	bcs.n	80075dc <quorem+0xa4>
 800760e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007612:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007616:	b922      	cbnz	r2, 8007622 <quorem+0xea>
 8007618:	3b04      	subs	r3, #4
 800761a:	429d      	cmp	r5, r3
 800761c:	461a      	mov	r2, r3
 800761e:	d30b      	bcc.n	8007638 <quorem+0x100>
 8007620:	613c      	str	r4, [r7, #16]
 8007622:	3601      	adds	r6, #1
 8007624:	4630      	mov	r0, r6
 8007626:	b003      	add	sp, #12
 8007628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800762c:	6812      	ldr	r2, [r2, #0]
 800762e:	3b04      	subs	r3, #4
 8007630:	2a00      	cmp	r2, #0
 8007632:	d1cb      	bne.n	80075cc <quorem+0x94>
 8007634:	3c01      	subs	r4, #1
 8007636:	e7c6      	b.n	80075c6 <quorem+0x8e>
 8007638:	6812      	ldr	r2, [r2, #0]
 800763a:	3b04      	subs	r3, #4
 800763c:	2a00      	cmp	r2, #0
 800763e:	d1ef      	bne.n	8007620 <quorem+0xe8>
 8007640:	3c01      	subs	r4, #1
 8007642:	e7ea      	b.n	800761a <quorem+0xe2>
 8007644:	2000      	movs	r0, #0
 8007646:	e7ee      	b.n	8007626 <quorem+0xee>

08007648 <_dtoa_r>:
 8007648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800764c:	69c7      	ldr	r7, [r0, #28]
 800764e:	b097      	sub	sp, #92	@ 0x5c
 8007650:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007654:	ec55 4b10 	vmov	r4, r5, d0
 8007658:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800765a:	9107      	str	r1, [sp, #28]
 800765c:	4681      	mov	r9, r0
 800765e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007660:	9311      	str	r3, [sp, #68]	@ 0x44
 8007662:	b97f      	cbnz	r7, 8007684 <_dtoa_r+0x3c>
 8007664:	2010      	movs	r0, #16
 8007666:	f000 fe09 	bl	800827c <malloc>
 800766a:	4602      	mov	r2, r0
 800766c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007670:	b920      	cbnz	r0, 800767c <_dtoa_r+0x34>
 8007672:	4ba9      	ldr	r3, [pc, #676]	@ (8007918 <_dtoa_r+0x2d0>)
 8007674:	21ef      	movs	r1, #239	@ 0xef
 8007676:	48a9      	ldr	r0, [pc, #676]	@ (800791c <_dtoa_r+0x2d4>)
 8007678:	f002 fdf2 	bl	800a260 <__assert_func>
 800767c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007680:	6007      	str	r7, [r0, #0]
 8007682:	60c7      	str	r7, [r0, #12]
 8007684:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007688:	6819      	ldr	r1, [r3, #0]
 800768a:	b159      	cbz	r1, 80076a4 <_dtoa_r+0x5c>
 800768c:	685a      	ldr	r2, [r3, #4]
 800768e:	604a      	str	r2, [r1, #4]
 8007690:	2301      	movs	r3, #1
 8007692:	4093      	lsls	r3, r2
 8007694:	608b      	str	r3, [r1, #8]
 8007696:	4648      	mov	r0, r9
 8007698:	f000 fee6 	bl	8008468 <_Bfree>
 800769c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80076a0:	2200      	movs	r2, #0
 80076a2:	601a      	str	r2, [r3, #0]
 80076a4:	1e2b      	subs	r3, r5, #0
 80076a6:	bfb9      	ittee	lt
 80076a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80076ac:	9305      	strlt	r3, [sp, #20]
 80076ae:	2300      	movge	r3, #0
 80076b0:	6033      	strge	r3, [r6, #0]
 80076b2:	9f05      	ldr	r7, [sp, #20]
 80076b4:	4b9a      	ldr	r3, [pc, #616]	@ (8007920 <_dtoa_r+0x2d8>)
 80076b6:	bfbc      	itt	lt
 80076b8:	2201      	movlt	r2, #1
 80076ba:	6032      	strlt	r2, [r6, #0]
 80076bc:	43bb      	bics	r3, r7
 80076be:	d112      	bne.n	80076e6 <_dtoa_r+0x9e>
 80076c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80076c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80076c6:	6013      	str	r3, [r2, #0]
 80076c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80076cc:	4323      	orrs	r3, r4
 80076ce:	f000 855a 	beq.w	8008186 <_dtoa_r+0xb3e>
 80076d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80076d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007934 <_dtoa_r+0x2ec>
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f000 855c 	beq.w	8008196 <_dtoa_r+0xb4e>
 80076de:	f10a 0303 	add.w	r3, sl, #3
 80076e2:	f000 bd56 	b.w	8008192 <_dtoa_r+0xb4a>
 80076e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80076ea:	2200      	movs	r2, #0
 80076ec:	ec51 0b17 	vmov	r0, r1, d7
 80076f0:	2300      	movs	r3, #0
 80076f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80076f6:	f7f9 f9e7 	bl	8000ac8 <__aeabi_dcmpeq>
 80076fa:	4680      	mov	r8, r0
 80076fc:	b158      	cbz	r0, 8007716 <_dtoa_r+0xce>
 80076fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007700:	2301      	movs	r3, #1
 8007702:	6013      	str	r3, [r2, #0]
 8007704:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007706:	b113      	cbz	r3, 800770e <_dtoa_r+0xc6>
 8007708:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800770a:	4b86      	ldr	r3, [pc, #536]	@ (8007924 <_dtoa_r+0x2dc>)
 800770c:	6013      	str	r3, [r2, #0]
 800770e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007938 <_dtoa_r+0x2f0>
 8007712:	f000 bd40 	b.w	8008196 <_dtoa_r+0xb4e>
 8007716:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800771a:	aa14      	add	r2, sp, #80	@ 0x50
 800771c:	a915      	add	r1, sp, #84	@ 0x54
 800771e:	4648      	mov	r0, r9
 8007720:	f001 fa3e 	bl	8008ba0 <__d2b>
 8007724:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007728:	9002      	str	r0, [sp, #8]
 800772a:	2e00      	cmp	r6, #0
 800772c:	d078      	beq.n	8007820 <_dtoa_r+0x1d8>
 800772e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007730:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007738:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800773c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007740:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007744:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007748:	4619      	mov	r1, r3
 800774a:	2200      	movs	r2, #0
 800774c:	4b76      	ldr	r3, [pc, #472]	@ (8007928 <_dtoa_r+0x2e0>)
 800774e:	f7f8 fd9b 	bl	8000288 <__aeabi_dsub>
 8007752:	a36b      	add	r3, pc, #428	@ (adr r3, 8007900 <_dtoa_r+0x2b8>)
 8007754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007758:	f7f8 ff4e 	bl	80005f8 <__aeabi_dmul>
 800775c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007908 <_dtoa_r+0x2c0>)
 800775e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007762:	f7f8 fd93 	bl	800028c <__adddf3>
 8007766:	4604      	mov	r4, r0
 8007768:	4630      	mov	r0, r6
 800776a:	460d      	mov	r5, r1
 800776c:	f7f8 feda 	bl	8000524 <__aeabi_i2d>
 8007770:	a367      	add	r3, pc, #412	@ (adr r3, 8007910 <_dtoa_r+0x2c8>)
 8007772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007776:	f7f8 ff3f 	bl	80005f8 <__aeabi_dmul>
 800777a:	4602      	mov	r2, r0
 800777c:	460b      	mov	r3, r1
 800777e:	4620      	mov	r0, r4
 8007780:	4629      	mov	r1, r5
 8007782:	f7f8 fd83 	bl	800028c <__adddf3>
 8007786:	4604      	mov	r4, r0
 8007788:	460d      	mov	r5, r1
 800778a:	f7f9 f9e5 	bl	8000b58 <__aeabi_d2iz>
 800778e:	2200      	movs	r2, #0
 8007790:	4607      	mov	r7, r0
 8007792:	2300      	movs	r3, #0
 8007794:	4620      	mov	r0, r4
 8007796:	4629      	mov	r1, r5
 8007798:	f7f9 f9a0 	bl	8000adc <__aeabi_dcmplt>
 800779c:	b140      	cbz	r0, 80077b0 <_dtoa_r+0x168>
 800779e:	4638      	mov	r0, r7
 80077a0:	f7f8 fec0 	bl	8000524 <__aeabi_i2d>
 80077a4:	4622      	mov	r2, r4
 80077a6:	462b      	mov	r3, r5
 80077a8:	f7f9 f98e 	bl	8000ac8 <__aeabi_dcmpeq>
 80077ac:	b900      	cbnz	r0, 80077b0 <_dtoa_r+0x168>
 80077ae:	3f01      	subs	r7, #1
 80077b0:	2f16      	cmp	r7, #22
 80077b2:	d852      	bhi.n	800785a <_dtoa_r+0x212>
 80077b4:	4b5d      	ldr	r3, [pc, #372]	@ (800792c <_dtoa_r+0x2e4>)
 80077b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80077ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077c2:	f7f9 f98b 	bl	8000adc <__aeabi_dcmplt>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	d049      	beq.n	800785e <_dtoa_r+0x216>
 80077ca:	3f01      	subs	r7, #1
 80077cc:	2300      	movs	r3, #0
 80077ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80077d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80077d2:	1b9b      	subs	r3, r3, r6
 80077d4:	1e5a      	subs	r2, r3, #1
 80077d6:	bf45      	ittet	mi
 80077d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80077dc:	9300      	strmi	r3, [sp, #0]
 80077de:	2300      	movpl	r3, #0
 80077e0:	2300      	movmi	r3, #0
 80077e2:	9206      	str	r2, [sp, #24]
 80077e4:	bf54      	ite	pl
 80077e6:	9300      	strpl	r3, [sp, #0]
 80077e8:	9306      	strmi	r3, [sp, #24]
 80077ea:	2f00      	cmp	r7, #0
 80077ec:	db39      	blt.n	8007862 <_dtoa_r+0x21a>
 80077ee:	9b06      	ldr	r3, [sp, #24]
 80077f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80077f2:	443b      	add	r3, r7
 80077f4:	9306      	str	r3, [sp, #24]
 80077f6:	2300      	movs	r3, #0
 80077f8:	9308      	str	r3, [sp, #32]
 80077fa:	9b07      	ldr	r3, [sp, #28]
 80077fc:	2b09      	cmp	r3, #9
 80077fe:	d863      	bhi.n	80078c8 <_dtoa_r+0x280>
 8007800:	2b05      	cmp	r3, #5
 8007802:	bfc4      	itt	gt
 8007804:	3b04      	subgt	r3, #4
 8007806:	9307      	strgt	r3, [sp, #28]
 8007808:	9b07      	ldr	r3, [sp, #28]
 800780a:	f1a3 0302 	sub.w	r3, r3, #2
 800780e:	bfcc      	ite	gt
 8007810:	2400      	movgt	r4, #0
 8007812:	2401      	movle	r4, #1
 8007814:	2b03      	cmp	r3, #3
 8007816:	d863      	bhi.n	80078e0 <_dtoa_r+0x298>
 8007818:	e8df f003 	tbb	[pc, r3]
 800781c:	2b375452 	.word	0x2b375452
 8007820:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007824:	441e      	add	r6, r3
 8007826:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800782a:	2b20      	cmp	r3, #32
 800782c:	bfc1      	itttt	gt
 800782e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007832:	409f      	lslgt	r7, r3
 8007834:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007838:	fa24 f303 	lsrgt.w	r3, r4, r3
 800783c:	bfd6      	itet	le
 800783e:	f1c3 0320 	rsble	r3, r3, #32
 8007842:	ea47 0003 	orrgt.w	r0, r7, r3
 8007846:	fa04 f003 	lslle.w	r0, r4, r3
 800784a:	f7f8 fe5b 	bl	8000504 <__aeabi_ui2d>
 800784e:	2201      	movs	r2, #1
 8007850:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007854:	3e01      	subs	r6, #1
 8007856:	9212      	str	r2, [sp, #72]	@ 0x48
 8007858:	e776      	b.n	8007748 <_dtoa_r+0x100>
 800785a:	2301      	movs	r3, #1
 800785c:	e7b7      	b.n	80077ce <_dtoa_r+0x186>
 800785e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007860:	e7b6      	b.n	80077d0 <_dtoa_r+0x188>
 8007862:	9b00      	ldr	r3, [sp, #0]
 8007864:	1bdb      	subs	r3, r3, r7
 8007866:	9300      	str	r3, [sp, #0]
 8007868:	427b      	negs	r3, r7
 800786a:	9308      	str	r3, [sp, #32]
 800786c:	2300      	movs	r3, #0
 800786e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007870:	e7c3      	b.n	80077fa <_dtoa_r+0x1b2>
 8007872:	2301      	movs	r3, #1
 8007874:	9309      	str	r3, [sp, #36]	@ 0x24
 8007876:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007878:	eb07 0b03 	add.w	fp, r7, r3
 800787c:	f10b 0301 	add.w	r3, fp, #1
 8007880:	2b01      	cmp	r3, #1
 8007882:	9303      	str	r3, [sp, #12]
 8007884:	bfb8      	it	lt
 8007886:	2301      	movlt	r3, #1
 8007888:	e006      	b.n	8007898 <_dtoa_r+0x250>
 800788a:	2301      	movs	r3, #1
 800788c:	9309      	str	r3, [sp, #36]	@ 0x24
 800788e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007890:	2b00      	cmp	r3, #0
 8007892:	dd28      	ble.n	80078e6 <_dtoa_r+0x29e>
 8007894:	469b      	mov	fp, r3
 8007896:	9303      	str	r3, [sp, #12]
 8007898:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800789c:	2100      	movs	r1, #0
 800789e:	2204      	movs	r2, #4
 80078a0:	f102 0514 	add.w	r5, r2, #20
 80078a4:	429d      	cmp	r5, r3
 80078a6:	d926      	bls.n	80078f6 <_dtoa_r+0x2ae>
 80078a8:	6041      	str	r1, [r0, #4]
 80078aa:	4648      	mov	r0, r9
 80078ac:	f000 fd9c 	bl	80083e8 <_Balloc>
 80078b0:	4682      	mov	sl, r0
 80078b2:	2800      	cmp	r0, #0
 80078b4:	d142      	bne.n	800793c <_dtoa_r+0x2f4>
 80078b6:	4b1e      	ldr	r3, [pc, #120]	@ (8007930 <_dtoa_r+0x2e8>)
 80078b8:	4602      	mov	r2, r0
 80078ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80078be:	e6da      	b.n	8007676 <_dtoa_r+0x2e>
 80078c0:	2300      	movs	r3, #0
 80078c2:	e7e3      	b.n	800788c <_dtoa_r+0x244>
 80078c4:	2300      	movs	r3, #0
 80078c6:	e7d5      	b.n	8007874 <_dtoa_r+0x22c>
 80078c8:	2401      	movs	r4, #1
 80078ca:	2300      	movs	r3, #0
 80078cc:	9307      	str	r3, [sp, #28]
 80078ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80078d0:	f04f 3bff 	mov.w	fp, #4294967295
 80078d4:	2200      	movs	r2, #0
 80078d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80078da:	2312      	movs	r3, #18
 80078dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80078de:	e7db      	b.n	8007898 <_dtoa_r+0x250>
 80078e0:	2301      	movs	r3, #1
 80078e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80078e4:	e7f4      	b.n	80078d0 <_dtoa_r+0x288>
 80078e6:	f04f 0b01 	mov.w	fp, #1
 80078ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80078ee:	465b      	mov	r3, fp
 80078f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80078f4:	e7d0      	b.n	8007898 <_dtoa_r+0x250>
 80078f6:	3101      	adds	r1, #1
 80078f8:	0052      	lsls	r2, r2, #1
 80078fa:	e7d1      	b.n	80078a0 <_dtoa_r+0x258>
 80078fc:	f3af 8000 	nop.w
 8007900:	636f4361 	.word	0x636f4361
 8007904:	3fd287a7 	.word	0x3fd287a7
 8007908:	8b60c8b3 	.word	0x8b60c8b3
 800790c:	3fc68a28 	.word	0x3fc68a28
 8007910:	509f79fb 	.word	0x509f79fb
 8007914:	3fd34413 	.word	0x3fd34413
 8007918:	0800acee 	.word	0x0800acee
 800791c:	0800ad05 	.word	0x0800ad05
 8007920:	7ff00000 	.word	0x7ff00000
 8007924:	0800acb9 	.word	0x0800acb9
 8007928:	3ff80000 	.word	0x3ff80000
 800792c:	0800aeb8 	.word	0x0800aeb8
 8007930:	0800ad5d 	.word	0x0800ad5d
 8007934:	0800acea 	.word	0x0800acea
 8007938:	0800acb8 	.word	0x0800acb8
 800793c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007940:	6018      	str	r0, [r3, #0]
 8007942:	9b03      	ldr	r3, [sp, #12]
 8007944:	2b0e      	cmp	r3, #14
 8007946:	f200 80a1 	bhi.w	8007a8c <_dtoa_r+0x444>
 800794a:	2c00      	cmp	r4, #0
 800794c:	f000 809e 	beq.w	8007a8c <_dtoa_r+0x444>
 8007950:	2f00      	cmp	r7, #0
 8007952:	dd33      	ble.n	80079bc <_dtoa_r+0x374>
 8007954:	4b9c      	ldr	r3, [pc, #624]	@ (8007bc8 <_dtoa_r+0x580>)
 8007956:	f007 020f 	and.w	r2, r7, #15
 800795a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800795e:	ed93 7b00 	vldr	d7, [r3]
 8007962:	05f8      	lsls	r0, r7, #23
 8007964:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007968:	ea4f 1427 	mov.w	r4, r7, asr #4
 800796c:	d516      	bpl.n	800799c <_dtoa_r+0x354>
 800796e:	4b97      	ldr	r3, [pc, #604]	@ (8007bcc <_dtoa_r+0x584>)
 8007970:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007974:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007978:	f7f8 ff68 	bl	800084c <__aeabi_ddiv>
 800797c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007980:	f004 040f 	and.w	r4, r4, #15
 8007984:	2603      	movs	r6, #3
 8007986:	4d91      	ldr	r5, [pc, #580]	@ (8007bcc <_dtoa_r+0x584>)
 8007988:	b954      	cbnz	r4, 80079a0 <_dtoa_r+0x358>
 800798a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800798e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007992:	f7f8 ff5b 	bl	800084c <__aeabi_ddiv>
 8007996:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800799a:	e028      	b.n	80079ee <_dtoa_r+0x3a6>
 800799c:	2602      	movs	r6, #2
 800799e:	e7f2      	b.n	8007986 <_dtoa_r+0x33e>
 80079a0:	07e1      	lsls	r1, r4, #31
 80079a2:	d508      	bpl.n	80079b6 <_dtoa_r+0x36e>
 80079a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80079a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079ac:	f7f8 fe24 	bl	80005f8 <__aeabi_dmul>
 80079b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079b4:	3601      	adds	r6, #1
 80079b6:	1064      	asrs	r4, r4, #1
 80079b8:	3508      	adds	r5, #8
 80079ba:	e7e5      	b.n	8007988 <_dtoa_r+0x340>
 80079bc:	f000 80af 	beq.w	8007b1e <_dtoa_r+0x4d6>
 80079c0:	427c      	negs	r4, r7
 80079c2:	4b81      	ldr	r3, [pc, #516]	@ (8007bc8 <_dtoa_r+0x580>)
 80079c4:	4d81      	ldr	r5, [pc, #516]	@ (8007bcc <_dtoa_r+0x584>)
 80079c6:	f004 020f 	and.w	r2, r4, #15
 80079ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80079d6:	f7f8 fe0f 	bl	80005f8 <__aeabi_dmul>
 80079da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079de:	1124      	asrs	r4, r4, #4
 80079e0:	2300      	movs	r3, #0
 80079e2:	2602      	movs	r6, #2
 80079e4:	2c00      	cmp	r4, #0
 80079e6:	f040 808f 	bne.w	8007b08 <_dtoa_r+0x4c0>
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d1d3      	bne.n	8007996 <_dtoa_r+0x34e>
 80079ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80079f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	f000 8094 	beq.w	8007b22 <_dtoa_r+0x4da>
 80079fa:	4b75      	ldr	r3, [pc, #468]	@ (8007bd0 <_dtoa_r+0x588>)
 80079fc:	2200      	movs	r2, #0
 80079fe:	4620      	mov	r0, r4
 8007a00:	4629      	mov	r1, r5
 8007a02:	f7f9 f86b 	bl	8000adc <__aeabi_dcmplt>
 8007a06:	2800      	cmp	r0, #0
 8007a08:	f000 808b 	beq.w	8007b22 <_dtoa_r+0x4da>
 8007a0c:	9b03      	ldr	r3, [sp, #12]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f000 8087 	beq.w	8007b22 <_dtoa_r+0x4da>
 8007a14:	f1bb 0f00 	cmp.w	fp, #0
 8007a18:	dd34      	ble.n	8007a84 <_dtoa_r+0x43c>
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	4b6d      	ldr	r3, [pc, #436]	@ (8007bd4 <_dtoa_r+0x58c>)
 8007a1e:	2200      	movs	r2, #0
 8007a20:	4629      	mov	r1, r5
 8007a22:	f7f8 fde9 	bl	80005f8 <__aeabi_dmul>
 8007a26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a2a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007a2e:	3601      	adds	r6, #1
 8007a30:	465c      	mov	r4, fp
 8007a32:	4630      	mov	r0, r6
 8007a34:	f7f8 fd76 	bl	8000524 <__aeabi_i2d>
 8007a38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a3c:	f7f8 fddc 	bl	80005f8 <__aeabi_dmul>
 8007a40:	4b65      	ldr	r3, [pc, #404]	@ (8007bd8 <_dtoa_r+0x590>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	f7f8 fc22 	bl	800028c <__adddf3>
 8007a48:	4605      	mov	r5, r0
 8007a4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007a4e:	2c00      	cmp	r4, #0
 8007a50:	d16a      	bne.n	8007b28 <_dtoa_r+0x4e0>
 8007a52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a56:	4b61      	ldr	r3, [pc, #388]	@ (8007bdc <_dtoa_r+0x594>)
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f7f8 fc15 	bl	8000288 <__aeabi_dsub>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	460b      	mov	r3, r1
 8007a62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a66:	462a      	mov	r2, r5
 8007a68:	4633      	mov	r3, r6
 8007a6a:	f7f9 f855 	bl	8000b18 <__aeabi_dcmpgt>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	f040 8298 	bne.w	8007fa4 <_dtoa_r+0x95c>
 8007a74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a78:	462a      	mov	r2, r5
 8007a7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007a7e:	f7f9 f82d 	bl	8000adc <__aeabi_dcmplt>
 8007a82:	bb38      	cbnz	r0, 8007ad4 <_dtoa_r+0x48c>
 8007a84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007a88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f2c0 8157 	blt.w	8007d42 <_dtoa_r+0x6fa>
 8007a94:	2f0e      	cmp	r7, #14
 8007a96:	f300 8154 	bgt.w	8007d42 <_dtoa_r+0x6fa>
 8007a9a:	4b4b      	ldr	r3, [pc, #300]	@ (8007bc8 <_dtoa_r+0x580>)
 8007a9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007aa0:	ed93 7b00 	vldr	d7, [r3]
 8007aa4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	ed8d 7b00 	vstr	d7, [sp]
 8007aac:	f280 80e5 	bge.w	8007c7a <_dtoa_r+0x632>
 8007ab0:	9b03      	ldr	r3, [sp, #12]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f300 80e1 	bgt.w	8007c7a <_dtoa_r+0x632>
 8007ab8:	d10c      	bne.n	8007ad4 <_dtoa_r+0x48c>
 8007aba:	4b48      	ldr	r3, [pc, #288]	@ (8007bdc <_dtoa_r+0x594>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	ec51 0b17 	vmov	r0, r1, d7
 8007ac2:	f7f8 fd99 	bl	80005f8 <__aeabi_dmul>
 8007ac6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007aca:	f7f9 f81b 	bl	8000b04 <__aeabi_dcmpge>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	f000 8266 	beq.w	8007fa0 <_dtoa_r+0x958>
 8007ad4:	2400      	movs	r4, #0
 8007ad6:	4625      	mov	r5, r4
 8007ad8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ada:	4656      	mov	r6, sl
 8007adc:	ea6f 0803 	mvn.w	r8, r3
 8007ae0:	2700      	movs	r7, #0
 8007ae2:	4621      	mov	r1, r4
 8007ae4:	4648      	mov	r0, r9
 8007ae6:	f000 fcbf 	bl	8008468 <_Bfree>
 8007aea:	2d00      	cmp	r5, #0
 8007aec:	f000 80bd 	beq.w	8007c6a <_dtoa_r+0x622>
 8007af0:	b12f      	cbz	r7, 8007afe <_dtoa_r+0x4b6>
 8007af2:	42af      	cmp	r7, r5
 8007af4:	d003      	beq.n	8007afe <_dtoa_r+0x4b6>
 8007af6:	4639      	mov	r1, r7
 8007af8:	4648      	mov	r0, r9
 8007afa:	f000 fcb5 	bl	8008468 <_Bfree>
 8007afe:	4629      	mov	r1, r5
 8007b00:	4648      	mov	r0, r9
 8007b02:	f000 fcb1 	bl	8008468 <_Bfree>
 8007b06:	e0b0      	b.n	8007c6a <_dtoa_r+0x622>
 8007b08:	07e2      	lsls	r2, r4, #31
 8007b0a:	d505      	bpl.n	8007b18 <_dtoa_r+0x4d0>
 8007b0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b10:	f7f8 fd72 	bl	80005f8 <__aeabi_dmul>
 8007b14:	3601      	adds	r6, #1
 8007b16:	2301      	movs	r3, #1
 8007b18:	1064      	asrs	r4, r4, #1
 8007b1a:	3508      	adds	r5, #8
 8007b1c:	e762      	b.n	80079e4 <_dtoa_r+0x39c>
 8007b1e:	2602      	movs	r6, #2
 8007b20:	e765      	b.n	80079ee <_dtoa_r+0x3a6>
 8007b22:	9c03      	ldr	r4, [sp, #12]
 8007b24:	46b8      	mov	r8, r7
 8007b26:	e784      	b.n	8007a32 <_dtoa_r+0x3ea>
 8007b28:	4b27      	ldr	r3, [pc, #156]	@ (8007bc8 <_dtoa_r+0x580>)
 8007b2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b34:	4454      	add	r4, sl
 8007b36:	2900      	cmp	r1, #0
 8007b38:	d054      	beq.n	8007be4 <_dtoa_r+0x59c>
 8007b3a:	4929      	ldr	r1, [pc, #164]	@ (8007be0 <_dtoa_r+0x598>)
 8007b3c:	2000      	movs	r0, #0
 8007b3e:	f7f8 fe85 	bl	800084c <__aeabi_ddiv>
 8007b42:	4633      	mov	r3, r6
 8007b44:	462a      	mov	r2, r5
 8007b46:	f7f8 fb9f 	bl	8000288 <__aeabi_dsub>
 8007b4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007b4e:	4656      	mov	r6, sl
 8007b50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b54:	f7f9 f800 	bl	8000b58 <__aeabi_d2iz>
 8007b58:	4605      	mov	r5, r0
 8007b5a:	f7f8 fce3 	bl	8000524 <__aeabi_i2d>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	460b      	mov	r3, r1
 8007b62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b66:	f7f8 fb8f 	bl	8000288 <__aeabi_dsub>
 8007b6a:	3530      	adds	r5, #48	@ 0x30
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	460b      	mov	r3, r1
 8007b70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b74:	f806 5b01 	strb.w	r5, [r6], #1
 8007b78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b7c:	f7f8 ffae 	bl	8000adc <__aeabi_dcmplt>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	d172      	bne.n	8007c6a <_dtoa_r+0x622>
 8007b84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b88:	4911      	ldr	r1, [pc, #68]	@ (8007bd0 <_dtoa_r+0x588>)
 8007b8a:	2000      	movs	r0, #0
 8007b8c:	f7f8 fb7c 	bl	8000288 <__aeabi_dsub>
 8007b90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b94:	f7f8 ffa2 	bl	8000adc <__aeabi_dcmplt>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	f040 80b4 	bne.w	8007d06 <_dtoa_r+0x6be>
 8007b9e:	42a6      	cmp	r6, r4
 8007ba0:	f43f af70 	beq.w	8007a84 <_dtoa_r+0x43c>
 8007ba4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8007bd4 <_dtoa_r+0x58c>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	f7f8 fd24 	bl	80005f8 <__aeabi_dmul>
 8007bb0:	4b08      	ldr	r3, [pc, #32]	@ (8007bd4 <_dtoa_r+0x58c>)
 8007bb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bbc:	f7f8 fd1c 	bl	80005f8 <__aeabi_dmul>
 8007bc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bc4:	e7c4      	b.n	8007b50 <_dtoa_r+0x508>
 8007bc6:	bf00      	nop
 8007bc8:	0800aeb8 	.word	0x0800aeb8
 8007bcc:	0800ae90 	.word	0x0800ae90
 8007bd0:	3ff00000 	.word	0x3ff00000
 8007bd4:	40240000 	.word	0x40240000
 8007bd8:	401c0000 	.word	0x401c0000
 8007bdc:	40140000 	.word	0x40140000
 8007be0:	3fe00000 	.word	0x3fe00000
 8007be4:	4631      	mov	r1, r6
 8007be6:	4628      	mov	r0, r5
 8007be8:	f7f8 fd06 	bl	80005f8 <__aeabi_dmul>
 8007bec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007bf0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007bf2:	4656      	mov	r6, sl
 8007bf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bf8:	f7f8 ffae 	bl	8000b58 <__aeabi_d2iz>
 8007bfc:	4605      	mov	r5, r0
 8007bfe:	f7f8 fc91 	bl	8000524 <__aeabi_i2d>
 8007c02:	4602      	mov	r2, r0
 8007c04:	460b      	mov	r3, r1
 8007c06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c0a:	f7f8 fb3d 	bl	8000288 <__aeabi_dsub>
 8007c0e:	3530      	adds	r5, #48	@ 0x30
 8007c10:	f806 5b01 	strb.w	r5, [r6], #1
 8007c14:	4602      	mov	r2, r0
 8007c16:	460b      	mov	r3, r1
 8007c18:	42a6      	cmp	r6, r4
 8007c1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c1e:	f04f 0200 	mov.w	r2, #0
 8007c22:	d124      	bne.n	8007c6e <_dtoa_r+0x626>
 8007c24:	4baf      	ldr	r3, [pc, #700]	@ (8007ee4 <_dtoa_r+0x89c>)
 8007c26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007c2a:	f7f8 fb2f 	bl	800028c <__adddf3>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c36:	f7f8 ff6f 	bl	8000b18 <__aeabi_dcmpgt>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	d163      	bne.n	8007d06 <_dtoa_r+0x6be>
 8007c3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007c42:	49a8      	ldr	r1, [pc, #672]	@ (8007ee4 <_dtoa_r+0x89c>)
 8007c44:	2000      	movs	r0, #0
 8007c46:	f7f8 fb1f 	bl	8000288 <__aeabi_dsub>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c52:	f7f8 ff43 	bl	8000adc <__aeabi_dcmplt>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	f43f af14 	beq.w	8007a84 <_dtoa_r+0x43c>
 8007c5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007c5e:	1e73      	subs	r3, r6, #1
 8007c60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007c66:	2b30      	cmp	r3, #48	@ 0x30
 8007c68:	d0f8      	beq.n	8007c5c <_dtoa_r+0x614>
 8007c6a:	4647      	mov	r7, r8
 8007c6c:	e03b      	b.n	8007ce6 <_dtoa_r+0x69e>
 8007c6e:	4b9e      	ldr	r3, [pc, #632]	@ (8007ee8 <_dtoa_r+0x8a0>)
 8007c70:	f7f8 fcc2 	bl	80005f8 <__aeabi_dmul>
 8007c74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c78:	e7bc      	b.n	8007bf4 <_dtoa_r+0x5ac>
 8007c7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007c7e:	4656      	mov	r6, sl
 8007c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c84:	4620      	mov	r0, r4
 8007c86:	4629      	mov	r1, r5
 8007c88:	f7f8 fde0 	bl	800084c <__aeabi_ddiv>
 8007c8c:	f7f8 ff64 	bl	8000b58 <__aeabi_d2iz>
 8007c90:	4680      	mov	r8, r0
 8007c92:	f7f8 fc47 	bl	8000524 <__aeabi_i2d>
 8007c96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c9a:	f7f8 fcad 	bl	80005f8 <__aeabi_dmul>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	4629      	mov	r1, r5
 8007ca6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007caa:	f7f8 faed 	bl	8000288 <__aeabi_dsub>
 8007cae:	f806 4b01 	strb.w	r4, [r6], #1
 8007cb2:	9d03      	ldr	r5, [sp, #12]
 8007cb4:	eba6 040a 	sub.w	r4, r6, sl
 8007cb8:	42a5      	cmp	r5, r4
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	d133      	bne.n	8007d28 <_dtoa_r+0x6e0>
 8007cc0:	f7f8 fae4 	bl	800028c <__adddf3>
 8007cc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cc8:	4604      	mov	r4, r0
 8007cca:	460d      	mov	r5, r1
 8007ccc:	f7f8 ff24 	bl	8000b18 <__aeabi_dcmpgt>
 8007cd0:	b9c0      	cbnz	r0, 8007d04 <_dtoa_r+0x6bc>
 8007cd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	4629      	mov	r1, r5
 8007cda:	f7f8 fef5 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cde:	b110      	cbz	r0, 8007ce6 <_dtoa_r+0x69e>
 8007ce0:	f018 0f01 	tst.w	r8, #1
 8007ce4:	d10e      	bne.n	8007d04 <_dtoa_r+0x6bc>
 8007ce6:	9902      	ldr	r1, [sp, #8]
 8007ce8:	4648      	mov	r0, r9
 8007cea:	f000 fbbd 	bl	8008468 <_Bfree>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	7033      	strb	r3, [r6, #0]
 8007cf2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007cf4:	3701      	adds	r7, #1
 8007cf6:	601f      	str	r7, [r3, #0]
 8007cf8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f000 824b 	beq.w	8008196 <_dtoa_r+0xb4e>
 8007d00:	601e      	str	r6, [r3, #0]
 8007d02:	e248      	b.n	8008196 <_dtoa_r+0xb4e>
 8007d04:	46b8      	mov	r8, r7
 8007d06:	4633      	mov	r3, r6
 8007d08:	461e      	mov	r6, r3
 8007d0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d0e:	2a39      	cmp	r2, #57	@ 0x39
 8007d10:	d106      	bne.n	8007d20 <_dtoa_r+0x6d8>
 8007d12:	459a      	cmp	sl, r3
 8007d14:	d1f8      	bne.n	8007d08 <_dtoa_r+0x6c0>
 8007d16:	2230      	movs	r2, #48	@ 0x30
 8007d18:	f108 0801 	add.w	r8, r8, #1
 8007d1c:	f88a 2000 	strb.w	r2, [sl]
 8007d20:	781a      	ldrb	r2, [r3, #0]
 8007d22:	3201      	adds	r2, #1
 8007d24:	701a      	strb	r2, [r3, #0]
 8007d26:	e7a0      	b.n	8007c6a <_dtoa_r+0x622>
 8007d28:	4b6f      	ldr	r3, [pc, #444]	@ (8007ee8 <_dtoa_r+0x8a0>)
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f7f8 fc64 	bl	80005f8 <__aeabi_dmul>
 8007d30:	2200      	movs	r2, #0
 8007d32:	2300      	movs	r3, #0
 8007d34:	4604      	mov	r4, r0
 8007d36:	460d      	mov	r5, r1
 8007d38:	f7f8 fec6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	d09f      	beq.n	8007c80 <_dtoa_r+0x638>
 8007d40:	e7d1      	b.n	8007ce6 <_dtoa_r+0x69e>
 8007d42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d44:	2a00      	cmp	r2, #0
 8007d46:	f000 80ea 	beq.w	8007f1e <_dtoa_r+0x8d6>
 8007d4a:	9a07      	ldr	r2, [sp, #28]
 8007d4c:	2a01      	cmp	r2, #1
 8007d4e:	f300 80cd 	bgt.w	8007eec <_dtoa_r+0x8a4>
 8007d52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007d54:	2a00      	cmp	r2, #0
 8007d56:	f000 80c1 	beq.w	8007edc <_dtoa_r+0x894>
 8007d5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007d5e:	9c08      	ldr	r4, [sp, #32]
 8007d60:	9e00      	ldr	r6, [sp, #0]
 8007d62:	9a00      	ldr	r2, [sp, #0]
 8007d64:	441a      	add	r2, r3
 8007d66:	9200      	str	r2, [sp, #0]
 8007d68:	9a06      	ldr	r2, [sp, #24]
 8007d6a:	2101      	movs	r1, #1
 8007d6c:	441a      	add	r2, r3
 8007d6e:	4648      	mov	r0, r9
 8007d70:	9206      	str	r2, [sp, #24]
 8007d72:	f000 fc77 	bl	8008664 <__i2b>
 8007d76:	4605      	mov	r5, r0
 8007d78:	b166      	cbz	r6, 8007d94 <_dtoa_r+0x74c>
 8007d7a:	9b06      	ldr	r3, [sp, #24]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	dd09      	ble.n	8007d94 <_dtoa_r+0x74c>
 8007d80:	42b3      	cmp	r3, r6
 8007d82:	9a00      	ldr	r2, [sp, #0]
 8007d84:	bfa8      	it	ge
 8007d86:	4633      	movge	r3, r6
 8007d88:	1ad2      	subs	r2, r2, r3
 8007d8a:	9200      	str	r2, [sp, #0]
 8007d8c:	9a06      	ldr	r2, [sp, #24]
 8007d8e:	1af6      	subs	r6, r6, r3
 8007d90:	1ad3      	subs	r3, r2, r3
 8007d92:	9306      	str	r3, [sp, #24]
 8007d94:	9b08      	ldr	r3, [sp, #32]
 8007d96:	b30b      	cbz	r3, 8007ddc <_dtoa_r+0x794>
 8007d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f000 80c6 	beq.w	8007f2c <_dtoa_r+0x8e4>
 8007da0:	2c00      	cmp	r4, #0
 8007da2:	f000 80c0 	beq.w	8007f26 <_dtoa_r+0x8de>
 8007da6:	4629      	mov	r1, r5
 8007da8:	4622      	mov	r2, r4
 8007daa:	4648      	mov	r0, r9
 8007dac:	f000 fd12 	bl	80087d4 <__pow5mult>
 8007db0:	9a02      	ldr	r2, [sp, #8]
 8007db2:	4601      	mov	r1, r0
 8007db4:	4605      	mov	r5, r0
 8007db6:	4648      	mov	r0, r9
 8007db8:	f000 fc6a 	bl	8008690 <__multiply>
 8007dbc:	9902      	ldr	r1, [sp, #8]
 8007dbe:	4680      	mov	r8, r0
 8007dc0:	4648      	mov	r0, r9
 8007dc2:	f000 fb51 	bl	8008468 <_Bfree>
 8007dc6:	9b08      	ldr	r3, [sp, #32]
 8007dc8:	1b1b      	subs	r3, r3, r4
 8007dca:	9308      	str	r3, [sp, #32]
 8007dcc:	f000 80b1 	beq.w	8007f32 <_dtoa_r+0x8ea>
 8007dd0:	9a08      	ldr	r2, [sp, #32]
 8007dd2:	4641      	mov	r1, r8
 8007dd4:	4648      	mov	r0, r9
 8007dd6:	f000 fcfd 	bl	80087d4 <__pow5mult>
 8007dda:	9002      	str	r0, [sp, #8]
 8007ddc:	2101      	movs	r1, #1
 8007dde:	4648      	mov	r0, r9
 8007de0:	f000 fc40 	bl	8008664 <__i2b>
 8007de4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007de6:	4604      	mov	r4, r0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	f000 81d8 	beq.w	800819e <_dtoa_r+0xb56>
 8007dee:	461a      	mov	r2, r3
 8007df0:	4601      	mov	r1, r0
 8007df2:	4648      	mov	r0, r9
 8007df4:	f000 fcee 	bl	80087d4 <__pow5mult>
 8007df8:	9b07      	ldr	r3, [sp, #28]
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	f300 809f 	bgt.w	8007f40 <_dtoa_r+0x8f8>
 8007e02:	9b04      	ldr	r3, [sp, #16]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f040 8097 	bne.w	8007f38 <_dtoa_r+0x8f0>
 8007e0a:	9b05      	ldr	r3, [sp, #20]
 8007e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f040 8093 	bne.w	8007f3c <_dtoa_r+0x8f4>
 8007e16:	9b05      	ldr	r3, [sp, #20]
 8007e18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e1c:	0d1b      	lsrs	r3, r3, #20
 8007e1e:	051b      	lsls	r3, r3, #20
 8007e20:	b133      	cbz	r3, 8007e30 <_dtoa_r+0x7e8>
 8007e22:	9b00      	ldr	r3, [sp, #0]
 8007e24:	3301      	adds	r3, #1
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	9b06      	ldr	r3, [sp, #24]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	9306      	str	r3, [sp, #24]
 8007e2e:	2301      	movs	r3, #1
 8007e30:	9308      	str	r3, [sp, #32]
 8007e32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	f000 81b8 	beq.w	80081aa <_dtoa_r+0xb62>
 8007e3a:	6923      	ldr	r3, [r4, #16]
 8007e3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007e40:	6918      	ldr	r0, [r3, #16]
 8007e42:	f000 fbc3 	bl	80085cc <__hi0bits>
 8007e46:	f1c0 0020 	rsb	r0, r0, #32
 8007e4a:	9b06      	ldr	r3, [sp, #24]
 8007e4c:	4418      	add	r0, r3
 8007e4e:	f010 001f 	ands.w	r0, r0, #31
 8007e52:	f000 8082 	beq.w	8007f5a <_dtoa_r+0x912>
 8007e56:	f1c0 0320 	rsb	r3, r0, #32
 8007e5a:	2b04      	cmp	r3, #4
 8007e5c:	dd73      	ble.n	8007f46 <_dtoa_r+0x8fe>
 8007e5e:	9b00      	ldr	r3, [sp, #0]
 8007e60:	f1c0 001c 	rsb	r0, r0, #28
 8007e64:	4403      	add	r3, r0
 8007e66:	9300      	str	r3, [sp, #0]
 8007e68:	9b06      	ldr	r3, [sp, #24]
 8007e6a:	4403      	add	r3, r0
 8007e6c:	4406      	add	r6, r0
 8007e6e:	9306      	str	r3, [sp, #24]
 8007e70:	9b00      	ldr	r3, [sp, #0]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	dd05      	ble.n	8007e82 <_dtoa_r+0x83a>
 8007e76:	9902      	ldr	r1, [sp, #8]
 8007e78:	461a      	mov	r2, r3
 8007e7a:	4648      	mov	r0, r9
 8007e7c:	f000 fd04 	bl	8008888 <__lshift>
 8007e80:	9002      	str	r0, [sp, #8]
 8007e82:	9b06      	ldr	r3, [sp, #24]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	dd05      	ble.n	8007e94 <_dtoa_r+0x84c>
 8007e88:	4621      	mov	r1, r4
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	4648      	mov	r0, r9
 8007e8e:	f000 fcfb 	bl	8008888 <__lshift>
 8007e92:	4604      	mov	r4, r0
 8007e94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d061      	beq.n	8007f5e <_dtoa_r+0x916>
 8007e9a:	9802      	ldr	r0, [sp, #8]
 8007e9c:	4621      	mov	r1, r4
 8007e9e:	f000 fd5f 	bl	8008960 <__mcmp>
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	da5b      	bge.n	8007f5e <_dtoa_r+0x916>
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	9902      	ldr	r1, [sp, #8]
 8007eaa:	220a      	movs	r2, #10
 8007eac:	4648      	mov	r0, r9
 8007eae:	f000 fafd 	bl	80084ac <__multadd>
 8007eb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eb4:	9002      	str	r0, [sp, #8]
 8007eb6:	f107 38ff 	add.w	r8, r7, #4294967295
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f000 8177 	beq.w	80081ae <_dtoa_r+0xb66>
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	220a      	movs	r2, #10
 8007ec6:	4648      	mov	r0, r9
 8007ec8:	f000 faf0 	bl	80084ac <__multadd>
 8007ecc:	f1bb 0f00 	cmp.w	fp, #0
 8007ed0:	4605      	mov	r5, r0
 8007ed2:	dc6f      	bgt.n	8007fb4 <_dtoa_r+0x96c>
 8007ed4:	9b07      	ldr	r3, [sp, #28]
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	dc49      	bgt.n	8007f6e <_dtoa_r+0x926>
 8007eda:	e06b      	b.n	8007fb4 <_dtoa_r+0x96c>
 8007edc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007ede:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007ee2:	e73c      	b.n	8007d5e <_dtoa_r+0x716>
 8007ee4:	3fe00000 	.word	0x3fe00000
 8007ee8:	40240000 	.word	0x40240000
 8007eec:	9b03      	ldr	r3, [sp, #12]
 8007eee:	1e5c      	subs	r4, r3, #1
 8007ef0:	9b08      	ldr	r3, [sp, #32]
 8007ef2:	42a3      	cmp	r3, r4
 8007ef4:	db09      	blt.n	8007f0a <_dtoa_r+0x8c2>
 8007ef6:	1b1c      	subs	r4, r3, r4
 8007ef8:	9b03      	ldr	r3, [sp, #12]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f6bf af30 	bge.w	8007d60 <_dtoa_r+0x718>
 8007f00:	9b00      	ldr	r3, [sp, #0]
 8007f02:	9a03      	ldr	r2, [sp, #12]
 8007f04:	1a9e      	subs	r6, r3, r2
 8007f06:	2300      	movs	r3, #0
 8007f08:	e72b      	b.n	8007d62 <_dtoa_r+0x71a>
 8007f0a:	9b08      	ldr	r3, [sp, #32]
 8007f0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f0e:	9408      	str	r4, [sp, #32]
 8007f10:	1ae3      	subs	r3, r4, r3
 8007f12:	441a      	add	r2, r3
 8007f14:	9e00      	ldr	r6, [sp, #0]
 8007f16:	9b03      	ldr	r3, [sp, #12]
 8007f18:	920d      	str	r2, [sp, #52]	@ 0x34
 8007f1a:	2400      	movs	r4, #0
 8007f1c:	e721      	b.n	8007d62 <_dtoa_r+0x71a>
 8007f1e:	9c08      	ldr	r4, [sp, #32]
 8007f20:	9e00      	ldr	r6, [sp, #0]
 8007f22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007f24:	e728      	b.n	8007d78 <_dtoa_r+0x730>
 8007f26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007f2a:	e751      	b.n	8007dd0 <_dtoa_r+0x788>
 8007f2c:	9a08      	ldr	r2, [sp, #32]
 8007f2e:	9902      	ldr	r1, [sp, #8]
 8007f30:	e750      	b.n	8007dd4 <_dtoa_r+0x78c>
 8007f32:	f8cd 8008 	str.w	r8, [sp, #8]
 8007f36:	e751      	b.n	8007ddc <_dtoa_r+0x794>
 8007f38:	2300      	movs	r3, #0
 8007f3a:	e779      	b.n	8007e30 <_dtoa_r+0x7e8>
 8007f3c:	9b04      	ldr	r3, [sp, #16]
 8007f3e:	e777      	b.n	8007e30 <_dtoa_r+0x7e8>
 8007f40:	2300      	movs	r3, #0
 8007f42:	9308      	str	r3, [sp, #32]
 8007f44:	e779      	b.n	8007e3a <_dtoa_r+0x7f2>
 8007f46:	d093      	beq.n	8007e70 <_dtoa_r+0x828>
 8007f48:	9a00      	ldr	r2, [sp, #0]
 8007f4a:	331c      	adds	r3, #28
 8007f4c:	441a      	add	r2, r3
 8007f4e:	9200      	str	r2, [sp, #0]
 8007f50:	9a06      	ldr	r2, [sp, #24]
 8007f52:	441a      	add	r2, r3
 8007f54:	441e      	add	r6, r3
 8007f56:	9206      	str	r2, [sp, #24]
 8007f58:	e78a      	b.n	8007e70 <_dtoa_r+0x828>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	e7f4      	b.n	8007f48 <_dtoa_r+0x900>
 8007f5e:	9b03      	ldr	r3, [sp, #12]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	46b8      	mov	r8, r7
 8007f64:	dc20      	bgt.n	8007fa8 <_dtoa_r+0x960>
 8007f66:	469b      	mov	fp, r3
 8007f68:	9b07      	ldr	r3, [sp, #28]
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	dd1e      	ble.n	8007fac <_dtoa_r+0x964>
 8007f6e:	f1bb 0f00 	cmp.w	fp, #0
 8007f72:	f47f adb1 	bne.w	8007ad8 <_dtoa_r+0x490>
 8007f76:	4621      	mov	r1, r4
 8007f78:	465b      	mov	r3, fp
 8007f7a:	2205      	movs	r2, #5
 8007f7c:	4648      	mov	r0, r9
 8007f7e:	f000 fa95 	bl	80084ac <__multadd>
 8007f82:	4601      	mov	r1, r0
 8007f84:	4604      	mov	r4, r0
 8007f86:	9802      	ldr	r0, [sp, #8]
 8007f88:	f000 fcea 	bl	8008960 <__mcmp>
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	f77f ada3 	ble.w	8007ad8 <_dtoa_r+0x490>
 8007f92:	4656      	mov	r6, sl
 8007f94:	2331      	movs	r3, #49	@ 0x31
 8007f96:	f806 3b01 	strb.w	r3, [r6], #1
 8007f9a:	f108 0801 	add.w	r8, r8, #1
 8007f9e:	e59f      	b.n	8007ae0 <_dtoa_r+0x498>
 8007fa0:	9c03      	ldr	r4, [sp, #12]
 8007fa2:	46b8      	mov	r8, r7
 8007fa4:	4625      	mov	r5, r4
 8007fa6:	e7f4      	b.n	8007f92 <_dtoa_r+0x94a>
 8007fa8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	f000 8101 	beq.w	80081b6 <_dtoa_r+0xb6e>
 8007fb4:	2e00      	cmp	r6, #0
 8007fb6:	dd05      	ble.n	8007fc4 <_dtoa_r+0x97c>
 8007fb8:	4629      	mov	r1, r5
 8007fba:	4632      	mov	r2, r6
 8007fbc:	4648      	mov	r0, r9
 8007fbe:	f000 fc63 	bl	8008888 <__lshift>
 8007fc2:	4605      	mov	r5, r0
 8007fc4:	9b08      	ldr	r3, [sp, #32]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d05c      	beq.n	8008084 <_dtoa_r+0xa3c>
 8007fca:	6869      	ldr	r1, [r5, #4]
 8007fcc:	4648      	mov	r0, r9
 8007fce:	f000 fa0b 	bl	80083e8 <_Balloc>
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	b928      	cbnz	r0, 8007fe2 <_dtoa_r+0x99a>
 8007fd6:	4b82      	ldr	r3, [pc, #520]	@ (80081e0 <_dtoa_r+0xb98>)
 8007fd8:	4602      	mov	r2, r0
 8007fda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007fde:	f7ff bb4a 	b.w	8007676 <_dtoa_r+0x2e>
 8007fe2:	692a      	ldr	r2, [r5, #16]
 8007fe4:	3202      	adds	r2, #2
 8007fe6:	0092      	lsls	r2, r2, #2
 8007fe8:	f105 010c 	add.w	r1, r5, #12
 8007fec:	300c      	adds	r0, #12
 8007fee:	f7ff fa8e 	bl	800750e <memcpy>
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	4631      	mov	r1, r6
 8007ff6:	4648      	mov	r0, r9
 8007ff8:	f000 fc46 	bl	8008888 <__lshift>
 8007ffc:	f10a 0301 	add.w	r3, sl, #1
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	eb0a 030b 	add.w	r3, sl, fp
 8008006:	9308      	str	r3, [sp, #32]
 8008008:	9b04      	ldr	r3, [sp, #16]
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	462f      	mov	r7, r5
 8008010:	9306      	str	r3, [sp, #24]
 8008012:	4605      	mov	r5, r0
 8008014:	9b00      	ldr	r3, [sp, #0]
 8008016:	9802      	ldr	r0, [sp, #8]
 8008018:	4621      	mov	r1, r4
 800801a:	f103 3bff 	add.w	fp, r3, #4294967295
 800801e:	f7ff fa8b 	bl	8007538 <quorem>
 8008022:	4603      	mov	r3, r0
 8008024:	3330      	adds	r3, #48	@ 0x30
 8008026:	9003      	str	r0, [sp, #12]
 8008028:	4639      	mov	r1, r7
 800802a:	9802      	ldr	r0, [sp, #8]
 800802c:	9309      	str	r3, [sp, #36]	@ 0x24
 800802e:	f000 fc97 	bl	8008960 <__mcmp>
 8008032:	462a      	mov	r2, r5
 8008034:	9004      	str	r0, [sp, #16]
 8008036:	4621      	mov	r1, r4
 8008038:	4648      	mov	r0, r9
 800803a:	f000 fcad 	bl	8008998 <__mdiff>
 800803e:	68c2      	ldr	r2, [r0, #12]
 8008040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008042:	4606      	mov	r6, r0
 8008044:	bb02      	cbnz	r2, 8008088 <_dtoa_r+0xa40>
 8008046:	4601      	mov	r1, r0
 8008048:	9802      	ldr	r0, [sp, #8]
 800804a:	f000 fc89 	bl	8008960 <__mcmp>
 800804e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008050:	4602      	mov	r2, r0
 8008052:	4631      	mov	r1, r6
 8008054:	4648      	mov	r0, r9
 8008056:	920c      	str	r2, [sp, #48]	@ 0x30
 8008058:	9309      	str	r3, [sp, #36]	@ 0x24
 800805a:	f000 fa05 	bl	8008468 <_Bfree>
 800805e:	9b07      	ldr	r3, [sp, #28]
 8008060:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008062:	9e00      	ldr	r6, [sp, #0]
 8008064:	ea42 0103 	orr.w	r1, r2, r3
 8008068:	9b06      	ldr	r3, [sp, #24]
 800806a:	4319      	orrs	r1, r3
 800806c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800806e:	d10d      	bne.n	800808c <_dtoa_r+0xa44>
 8008070:	2b39      	cmp	r3, #57	@ 0x39
 8008072:	d027      	beq.n	80080c4 <_dtoa_r+0xa7c>
 8008074:	9a04      	ldr	r2, [sp, #16]
 8008076:	2a00      	cmp	r2, #0
 8008078:	dd01      	ble.n	800807e <_dtoa_r+0xa36>
 800807a:	9b03      	ldr	r3, [sp, #12]
 800807c:	3331      	adds	r3, #49	@ 0x31
 800807e:	f88b 3000 	strb.w	r3, [fp]
 8008082:	e52e      	b.n	8007ae2 <_dtoa_r+0x49a>
 8008084:	4628      	mov	r0, r5
 8008086:	e7b9      	b.n	8007ffc <_dtoa_r+0x9b4>
 8008088:	2201      	movs	r2, #1
 800808a:	e7e2      	b.n	8008052 <_dtoa_r+0xa0a>
 800808c:	9904      	ldr	r1, [sp, #16]
 800808e:	2900      	cmp	r1, #0
 8008090:	db04      	blt.n	800809c <_dtoa_r+0xa54>
 8008092:	9807      	ldr	r0, [sp, #28]
 8008094:	4301      	orrs	r1, r0
 8008096:	9806      	ldr	r0, [sp, #24]
 8008098:	4301      	orrs	r1, r0
 800809a:	d120      	bne.n	80080de <_dtoa_r+0xa96>
 800809c:	2a00      	cmp	r2, #0
 800809e:	ddee      	ble.n	800807e <_dtoa_r+0xa36>
 80080a0:	9902      	ldr	r1, [sp, #8]
 80080a2:	9300      	str	r3, [sp, #0]
 80080a4:	2201      	movs	r2, #1
 80080a6:	4648      	mov	r0, r9
 80080a8:	f000 fbee 	bl	8008888 <__lshift>
 80080ac:	4621      	mov	r1, r4
 80080ae:	9002      	str	r0, [sp, #8]
 80080b0:	f000 fc56 	bl	8008960 <__mcmp>
 80080b4:	2800      	cmp	r0, #0
 80080b6:	9b00      	ldr	r3, [sp, #0]
 80080b8:	dc02      	bgt.n	80080c0 <_dtoa_r+0xa78>
 80080ba:	d1e0      	bne.n	800807e <_dtoa_r+0xa36>
 80080bc:	07da      	lsls	r2, r3, #31
 80080be:	d5de      	bpl.n	800807e <_dtoa_r+0xa36>
 80080c0:	2b39      	cmp	r3, #57	@ 0x39
 80080c2:	d1da      	bne.n	800807a <_dtoa_r+0xa32>
 80080c4:	2339      	movs	r3, #57	@ 0x39
 80080c6:	f88b 3000 	strb.w	r3, [fp]
 80080ca:	4633      	mov	r3, r6
 80080cc:	461e      	mov	r6, r3
 80080ce:	3b01      	subs	r3, #1
 80080d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80080d4:	2a39      	cmp	r2, #57	@ 0x39
 80080d6:	d04e      	beq.n	8008176 <_dtoa_r+0xb2e>
 80080d8:	3201      	adds	r2, #1
 80080da:	701a      	strb	r2, [r3, #0]
 80080dc:	e501      	b.n	8007ae2 <_dtoa_r+0x49a>
 80080de:	2a00      	cmp	r2, #0
 80080e0:	dd03      	ble.n	80080ea <_dtoa_r+0xaa2>
 80080e2:	2b39      	cmp	r3, #57	@ 0x39
 80080e4:	d0ee      	beq.n	80080c4 <_dtoa_r+0xa7c>
 80080e6:	3301      	adds	r3, #1
 80080e8:	e7c9      	b.n	800807e <_dtoa_r+0xa36>
 80080ea:	9a00      	ldr	r2, [sp, #0]
 80080ec:	9908      	ldr	r1, [sp, #32]
 80080ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80080f2:	428a      	cmp	r2, r1
 80080f4:	d028      	beq.n	8008148 <_dtoa_r+0xb00>
 80080f6:	9902      	ldr	r1, [sp, #8]
 80080f8:	2300      	movs	r3, #0
 80080fa:	220a      	movs	r2, #10
 80080fc:	4648      	mov	r0, r9
 80080fe:	f000 f9d5 	bl	80084ac <__multadd>
 8008102:	42af      	cmp	r7, r5
 8008104:	9002      	str	r0, [sp, #8]
 8008106:	f04f 0300 	mov.w	r3, #0
 800810a:	f04f 020a 	mov.w	r2, #10
 800810e:	4639      	mov	r1, r7
 8008110:	4648      	mov	r0, r9
 8008112:	d107      	bne.n	8008124 <_dtoa_r+0xadc>
 8008114:	f000 f9ca 	bl	80084ac <__multadd>
 8008118:	4607      	mov	r7, r0
 800811a:	4605      	mov	r5, r0
 800811c:	9b00      	ldr	r3, [sp, #0]
 800811e:	3301      	adds	r3, #1
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	e777      	b.n	8008014 <_dtoa_r+0x9cc>
 8008124:	f000 f9c2 	bl	80084ac <__multadd>
 8008128:	4629      	mov	r1, r5
 800812a:	4607      	mov	r7, r0
 800812c:	2300      	movs	r3, #0
 800812e:	220a      	movs	r2, #10
 8008130:	4648      	mov	r0, r9
 8008132:	f000 f9bb 	bl	80084ac <__multadd>
 8008136:	4605      	mov	r5, r0
 8008138:	e7f0      	b.n	800811c <_dtoa_r+0xad4>
 800813a:	f1bb 0f00 	cmp.w	fp, #0
 800813e:	bfcc      	ite	gt
 8008140:	465e      	movgt	r6, fp
 8008142:	2601      	movle	r6, #1
 8008144:	4456      	add	r6, sl
 8008146:	2700      	movs	r7, #0
 8008148:	9902      	ldr	r1, [sp, #8]
 800814a:	9300      	str	r3, [sp, #0]
 800814c:	2201      	movs	r2, #1
 800814e:	4648      	mov	r0, r9
 8008150:	f000 fb9a 	bl	8008888 <__lshift>
 8008154:	4621      	mov	r1, r4
 8008156:	9002      	str	r0, [sp, #8]
 8008158:	f000 fc02 	bl	8008960 <__mcmp>
 800815c:	2800      	cmp	r0, #0
 800815e:	dcb4      	bgt.n	80080ca <_dtoa_r+0xa82>
 8008160:	d102      	bne.n	8008168 <_dtoa_r+0xb20>
 8008162:	9b00      	ldr	r3, [sp, #0]
 8008164:	07db      	lsls	r3, r3, #31
 8008166:	d4b0      	bmi.n	80080ca <_dtoa_r+0xa82>
 8008168:	4633      	mov	r3, r6
 800816a:	461e      	mov	r6, r3
 800816c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008170:	2a30      	cmp	r2, #48	@ 0x30
 8008172:	d0fa      	beq.n	800816a <_dtoa_r+0xb22>
 8008174:	e4b5      	b.n	8007ae2 <_dtoa_r+0x49a>
 8008176:	459a      	cmp	sl, r3
 8008178:	d1a8      	bne.n	80080cc <_dtoa_r+0xa84>
 800817a:	2331      	movs	r3, #49	@ 0x31
 800817c:	f108 0801 	add.w	r8, r8, #1
 8008180:	f88a 3000 	strb.w	r3, [sl]
 8008184:	e4ad      	b.n	8007ae2 <_dtoa_r+0x49a>
 8008186:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008188:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80081e4 <_dtoa_r+0xb9c>
 800818c:	b11b      	cbz	r3, 8008196 <_dtoa_r+0xb4e>
 800818e:	f10a 0308 	add.w	r3, sl, #8
 8008192:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008194:	6013      	str	r3, [r2, #0]
 8008196:	4650      	mov	r0, sl
 8008198:	b017      	add	sp, #92	@ 0x5c
 800819a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800819e:	9b07      	ldr	r3, [sp, #28]
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	f77f ae2e 	ble.w	8007e02 <_dtoa_r+0x7ba>
 80081a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081a8:	9308      	str	r3, [sp, #32]
 80081aa:	2001      	movs	r0, #1
 80081ac:	e64d      	b.n	8007e4a <_dtoa_r+0x802>
 80081ae:	f1bb 0f00 	cmp.w	fp, #0
 80081b2:	f77f aed9 	ble.w	8007f68 <_dtoa_r+0x920>
 80081b6:	4656      	mov	r6, sl
 80081b8:	9802      	ldr	r0, [sp, #8]
 80081ba:	4621      	mov	r1, r4
 80081bc:	f7ff f9bc 	bl	8007538 <quorem>
 80081c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80081c4:	f806 3b01 	strb.w	r3, [r6], #1
 80081c8:	eba6 020a 	sub.w	r2, r6, sl
 80081cc:	4593      	cmp	fp, r2
 80081ce:	ddb4      	ble.n	800813a <_dtoa_r+0xaf2>
 80081d0:	9902      	ldr	r1, [sp, #8]
 80081d2:	2300      	movs	r3, #0
 80081d4:	220a      	movs	r2, #10
 80081d6:	4648      	mov	r0, r9
 80081d8:	f000 f968 	bl	80084ac <__multadd>
 80081dc:	9002      	str	r0, [sp, #8]
 80081de:	e7eb      	b.n	80081b8 <_dtoa_r+0xb70>
 80081e0:	0800ad5d 	.word	0x0800ad5d
 80081e4:	0800ace1 	.word	0x0800ace1

080081e8 <_free_r>:
 80081e8:	b538      	push	{r3, r4, r5, lr}
 80081ea:	4605      	mov	r5, r0
 80081ec:	2900      	cmp	r1, #0
 80081ee:	d041      	beq.n	8008274 <_free_r+0x8c>
 80081f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081f4:	1f0c      	subs	r4, r1, #4
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	bfb8      	it	lt
 80081fa:	18e4      	addlt	r4, r4, r3
 80081fc:	f000 f8e8 	bl	80083d0 <__malloc_lock>
 8008200:	4a1d      	ldr	r2, [pc, #116]	@ (8008278 <_free_r+0x90>)
 8008202:	6813      	ldr	r3, [r2, #0]
 8008204:	b933      	cbnz	r3, 8008214 <_free_r+0x2c>
 8008206:	6063      	str	r3, [r4, #4]
 8008208:	6014      	str	r4, [r2, #0]
 800820a:	4628      	mov	r0, r5
 800820c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008210:	f000 b8e4 	b.w	80083dc <__malloc_unlock>
 8008214:	42a3      	cmp	r3, r4
 8008216:	d908      	bls.n	800822a <_free_r+0x42>
 8008218:	6820      	ldr	r0, [r4, #0]
 800821a:	1821      	adds	r1, r4, r0
 800821c:	428b      	cmp	r3, r1
 800821e:	bf01      	itttt	eq
 8008220:	6819      	ldreq	r1, [r3, #0]
 8008222:	685b      	ldreq	r3, [r3, #4]
 8008224:	1809      	addeq	r1, r1, r0
 8008226:	6021      	streq	r1, [r4, #0]
 8008228:	e7ed      	b.n	8008206 <_free_r+0x1e>
 800822a:	461a      	mov	r2, r3
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	b10b      	cbz	r3, 8008234 <_free_r+0x4c>
 8008230:	42a3      	cmp	r3, r4
 8008232:	d9fa      	bls.n	800822a <_free_r+0x42>
 8008234:	6811      	ldr	r1, [r2, #0]
 8008236:	1850      	adds	r0, r2, r1
 8008238:	42a0      	cmp	r0, r4
 800823a:	d10b      	bne.n	8008254 <_free_r+0x6c>
 800823c:	6820      	ldr	r0, [r4, #0]
 800823e:	4401      	add	r1, r0
 8008240:	1850      	adds	r0, r2, r1
 8008242:	4283      	cmp	r3, r0
 8008244:	6011      	str	r1, [r2, #0]
 8008246:	d1e0      	bne.n	800820a <_free_r+0x22>
 8008248:	6818      	ldr	r0, [r3, #0]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	6053      	str	r3, [r2, #4]
 800824e:	4408      	add	r0, r1
 8008250:	6010      	str	r0, [r2, #0]
 8008252:	e7da      	b.n	800820a <_free_r+0x22>
 8008254:	d902      	bls.n	800825c <_free_r+0x74>
 8008256:	230c      	movs	r3, #12
 8008258:	602b      	str	r3, [r5, #0]
 800825a:	e7d6      	b.n	800820a <_free_r+0x22>
 800825c:	6820      	ldr	r0, [r4, #0]
 800825e:	1821      	adds	r1, r4, r0
 8008260:	428b      	cmp	r3, r1
 8008262:	bf04      	itt	eq
 8008264:	6819      	ldreq	r1, [r3, #0]
 8008266:	685b      	ldreq	r3, [r3, #4]
 8008268:	6063      	str	r3, [r4, #4]
 800826a:	bf04      	itt	eq
 800826c:	1809      	addeq	r1, r1, r0
 800826e:	6021      	streq	r1, [r4, #0]
 8008270:	6054      	str	r4, [r2, #4]
 8008272:	e7ca      	b.n	800820a <_free_r+0x22>
 8008274:	bd38      	pop	{r3, r4, r5, pc}
 8008276:	bf00      	nop
 8008278:	200007a8 	.word	0x200007a8

0800827c <malloc>:
 800827c:	4b02      	ldr	r3, [pc, #8]	@ (8008288 <malloc+0xc>)
 800827e:	4601      	mov	r1, r0
 8008280:	6818      	ldr	r0, [r3, #0]
 8008282:	f000 b825 	b.w	80082d0 <_malloc_r>
 8008286:	bf00      	nop
 8008288:	20000018 	.word	0x20000018

0800828c <sbrk_aligned>:
 800828c:	b570      	push	{r4, r5, r6, lr}
 800828e:	4e0f      	ldr	r6, [pc, #60]	@ (80082cc <sbrk_aligned+0x40>)
 8008290:	460c      	mov	r4, r1
 8008292:	6831      	ldr	r1, [r6, #0]
 8008294:	4605      	mov	r5, r0
 8008296:	b911      	cbnz	r1, 800829e <sbrk_aligned+0x12>
 8008298:	f001 ffca 	bl	800a230 <_sbrk_r>
 800829c:	6030      	str	r0, [r6, #0]
 800829e:	4621      	mov	r1, r4
 80082a0:	4628      	mov	r0, r5
 80082a2:	f001 ffc5 	bl	800a230 <_sbrk_r>
 80082a6:	1c43      	adds	r3, r0, #1
 80082a8:	d103      	bne.n	80082b2 <sbrk_aligned+0x26>
 80082aa:	f04f 34ff 	mov.w	r4, #4294967295
 80082ae:	4620      	mov	r0, r4
 80082b0:	bd70      	pop	{r4, r5, r6, pc}
 80082b2:	1cc4      	adds	r4, r0, #3
 80082b4:	f024 0403 	bic.w	r4, r4, #3
 80082b8:	42a0      	cmp	r0, r4
 80082ba:	d0f8      	beq.n	80082ae <sbrk_aligned+0x22>
 80082bc:	1a21      	subs	r1, r4, r0
 80082be:	4628      	mov	r0, r5
 80082c0:	f001 ffb6 	bl	800a230 <_sbrk_r>
 80082c4:	3001      	adds	r0, #1
 80082c6:	d1f2      	bne.n	80082ae <sbrk_aligned+0x22>
 80082c8:	e7ef      	b.n	80082aa <sbrk_aligned+0x1e>
 80082ca:	bf00      	nop
 80082cc:	200007a4 	.word	0x200007a4

080082d0 <_malloc_r>:
 80082d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082d4:	1ccd      	adds	r5, r1, #3
 80082d6:	f025 0503 	bic.w	r5, r5, #3
 80082da:	3508      	adds	r5, #8
 80082dc:	2d0c      	cmp	r5, #12
 80082de:	bf38      	it	cc
 80082e0:	250c      	movcc	r5, #12
 80082e2:	2d00      	cmp	r5, #0
 80082e4:	4606      	mov	r6, r0
 80082e6:	db01      	blt.n	80082ec <_malloc_r+0x1c>
 80082e8:	42a9      	cmp	r1, r5
 80082ea:	d904      	bls.n	80082f6 <_malloc_r+0x26>
 80082ec:	230c      	movs	r3, #12
 80082ee:	6033      	str	r3, [r6, #0]
 80082f0:	2000      	movs	r0, #0
 80082f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80083cc <_malloc_r+0xfc>
 80082fa:	f000 f869 	bl	80083d0 <__malloc_lock>
 80082fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008302:	461c      	mov	r4, r3
 8008304:	bb44      	cbnz	r4, 8008358 <_malloc_r+0x88>
 8008306:	4629      	mov	r1, r5
 8008308:	4630      	mov	r0, r6
 800830a:	f7ff ffbf 	bl	800828c <sbrk_aligned>
 800830e:	1c43      	adds	r3, r0, #1
 8008310:	4604      	mov	r4, r0
 8008312:	d158      	bne.n	80083c6 <_malloc_r+0xf6>
 8008314:	f8d8 4000 	ldr.w	r4, [r8]
 8008318:	4627      	mov	r7, r4
 800831a:	2f00      	cmp	r7, #0
 800831c:	d143      	bne.n	80083a6 <_malloc_r+0xd6>
 800831e:	2c00      	cmp	r4, #0
 8008320:	d04b      	beq.n	80083ba <_malloc_r+0xea>
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	4639      	mov	r1, r7
 8008326:	4630      	mov	r0, r6
 8008328:	eb04 0903 	add.w	r9, r4, r3
 800832c:	f001 ff80 	bl	800a230 <_sbrk_r>
 8008330:	4581      	cmp	r9, r0
 8008332:	d142      	bne.n	80083ba <_malloc_r+0xea>
 8008334:	6821      	ldr	r1, [r4, #0]
 8008336:	1a6d      	subs	r5, r5, r1
 8008338:	4629      	mov	r1, r5
 800833a:	4630      	mov	r0, r6
 800833c:	f7ff ffa6 	bl	800828c <sbrk_aligned>
 8008340:	3001      	adds	r0, #1
 8008342:	d03a      	beq.n	80083ba <_malloc_r+0xea>
 8008344:	6823      	ldr	r3, [r4, #0]
 8008346:	442b      	add	r3, r5
 8008348:	6023      	str	r3, [r4, #0]
 800834a:	f8d8 3000 	ldr.w	r3, [r8]
 800834e:	685a      	ldr	r2, [r3, #4]
 8008350:	bb62      	cbnz	r2, 80083ac <_malloc_r+0xdc>
 8008352:	f8c8 7000 	str.w	r7, [r8]
 8008356:	e00f      	b.n	8008378 <_malloc_r+0xa8>
 8008358:	6822      	ldr	r2, [r4, #0]
 800835a:	1b52      	subs	r2, r2, r5
 800835c:	d420      	bmi.n	80083a0 <_malloc_r+0xd0>
 800835e:	2a0b      	cmp	r2, #11
 8008360:	d917      	bls.n	8008392 <_malloc_r+0xc2>
 8008362:	1961      	adds	r1, r4, r5
 8008364:	42a3      	cmp	r3, r4
 8008366:	6025      	str	r5, [r4, #0]
 8008368:	bf18      	it	ne
 800836a:	6059      	strne	r1, [r3, #4]
 800836c:	6863      	ldr	r3, [r4, #4]
 800836e:	bf08      	it	eq
 8008370:	f8c8 1000 	streq.w	r1, [r8]
 8008374:	5162      	str	r2, [r4, r5]
 8008376:	604b      	str	r3, [r1, #4]
 8008378:	4630      	mov	r0, r6
 800837a:	f000 f82f 	bl	80083dc <__malloc_unlock>
 800837e:	f104 000b 	add.w	r0, r4, #11
 8008382:	1d23      	adds	r3, r4, #4
 8008384:	f020 0007 	bic.w	r0, r0, #7
 8008388:	1ac2      	subs	r2, r0, r3
 800838a:	bf1c      	itt	ne
 800838c:	1a1b      	subne	r3, r3, r0
 800838e:	50a3      	strne	r3, [r4, r2]
 8008390:	e7af      	b.n	80082f2 <_malloc_r+0x22>
 8008392:	6862      	ldr	r2, [r4, #4]
 8008394:	42a3      	cmp	r3, r4
 8008396:	bf0c      	ite	eq
 8008398:	f8c8 2000 	streq.w	r2, [r8]
 800839c:	605a      	strne	r2, [r3, #4]
 800839e:	e7eb      	b.n	8008378 <_malloc_r+0xa8>
 80083a0:	4623      	mov	r3, r4
 80083a2:	6864      	ldr	r4, [r4, #4]
 80083a4:	e7ae      	b.n	8008304 <_malloc_r+0x34>
 80083a6:	463c      	mov	r4, r7
 80083a8:	687f      	ldr	r7, [r7, #4]
 80083aa:	e7b6      	b.n	800831a <_malloc_r+0x4a>
 80083ac:	461a      	mov	r2, r3
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	42a3      	cmp	r3, r4
 80083b2:	d1fb      	bne.n	80083ac <_malloc_r+0xdc>
 80083b4:	2300      	movs	r3, #0
 80083b6:	6053      	str	r3, [r2, #4]
 80083b8:	e7de      	b.n	8008378 <_malloc_r+0xa8>
 80083ba:	230c      	movs	r3, #12
 80083bc:	6033      	str	r3, [r6, #0]
 80083be:	4630      	mov	r0, r6
 80083c0:	f000 f80c 	bl	80083dc <__malloc_unlock>
 80083c4:	e794      	b.n	80082f0 <_malloc_r+0x20>
 80083c6:	6005      	str	r5, [r0, #0]
 80083c8:	e7d6      	b.n	8008378 <_malloc_r+0xa8>
 80083ca:	bf00      	nop
 80083cc:	200007a8 	.word	0x200007a8

080083d0 <__malloc_lock>:
 80083d0:	4801      	ldr	r0, [pc, #4]	@ (80083d8 <__malloc_lock+0x8>)
 80083d2:	f7ff b89a 	b.w	800750a <__retarget_lock_acquire_recursive>
 80083d6:	bf00      	nop
 80083d8:	200007a0 	.word	0x200007a0

080083dc <__malloc_unlock>:
 80083dc:	4801      	ldr	r0, [pc, #4]	@ (80083e4 <__malloc_unlock+0x8>)
 80083de:	f7ff b895 	b.w	800750c <__retarget_lock_release_recursive>
 80083e2:	bf00      	nop
 80083e4:	200007a0 	.word	0x200007a0

080083e8 <_Balloc>:
 80083e8:	b570      	push	{r4, r5, r6, lr}
 80083ea:	69c6      	ldr	r6, [r0, #28]
 80083ec:	4604      	mov	r4, r0
 80083ee:	460d      	mov	r5, r1
 80083f0:	b976      	cbnz	r6, 8008410 <_Balloc+0x28>
 80083f2:	2010      	movs	r0, #16
 80083f4:	f7ff ff42 	bl	800827c <malloc>
 80083f8:	4602      	mov	r2, r0
 80083fa:	61e0      	str	r0, [r4, #28]
 80083fc:	b920      	cbnz	r0, 8008408 <_Balloc+0x20>
 80083fe:	4b18      	ldr	r3, [pc, #96]	@ (8008460 <_Balloc+0x78>)
 8008400:	4818      	ldr	r0, [pc, #96]	@ (8008464 <_Balloc+0x7c>)
 8008402:	216b      	movs	r1, #107	@ 0x6b
 8008404:	f001 ff2c 	bl	800a260 <__assert_func>
 8008408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800840c:	6006      	str	r6, [r0, #0]
 800840e:	60c6      	str	r6, [r0, #12]
 8008410:	69e6      	ldr	r6, [r4, #28]
 8008412:	68f3      	ldr	r3, [r6, #12]
 8008414:	b183      	cbz	r3, 8008438 <_Balloc+0x50>
 8008416:	69e3      	ldr	r3, [r4, #28]
 8008418:	68db      	ldr	r3, [r3, #12]
 800841a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800841e:	b9b8      	cbnz	r0, 8008450 <_Balloc+0x68>
 8008420:	2101      	movs	r1, #1
 8008422:	fa01 f605 	lsl.w	r6, r1, r5
 8008426:	1d72      	adds	r2, r6, #5
 8008428:	0092      	lsls	r2, r2, #2
 800842a:	4620      	mov	r0, r4
 800842c:	f001 ff36 	bl	800a29c <_calloc_r>
 8008430:	b160      	cbz	r0, 800844c <_Balloc+0x64>
 8008432:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008436:	e00e      	b.n	8008456 <_Balloc+0x6e>
 8008438:	2221      	movs	r2, #33	@ 0x21
 800843a:	2104      	movs	r1, #4
 800843c:	4620      	mov	r0, r4
 800843e:	f001 ff2d 	bl	800a29c <_calloc_r>
 8008442:	69e3      	ldr	r3, [r4, #28]
 8008444:	60f0      	str	r0, [r6, #12]
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d1e4      	bne.n	8008416 <_Balloc+0x2e>
 800844c:	2000      	movs	r0, #0
 800844e:	bd70      	pop	{r4, r5, r6, pc}
 8008450:	6802      	ldr	r2, [r0, #0]
 8008452:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008456:	2300      	movs	r3, #0
 8008458:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800845c:	e7f7      	b.n	800844e <_Balloc+0x66>
 800845e:	bf00      	nop
 8008460:	0800acee 	.word	0x0800acee
 8008464:	0800ad6e 	.word	0x0800ad6e

08008468 <_Bfree>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	69c6      	ldr	r6, [r0, #28]
 800846c:	4605      	mov	r5, r0
 800846e:	460c      	mov	r4, r1
 8008470:	b976      	cbnz	r6, 8008490 <_Bfree+0x28>
 8008472:	2010      	movs	r0, #16
 8008474:	f7ff ff02 	bl	800827c <malloc>
 8008478:	4602      	mov	r2, r0
 800847a:	61e8      	str	r0, [r5, #28]
 800847c:	b920      	cbnz	r0, 8008488 <_Bfree+0x20>
 800847e:	4b09      	ldr	r3, [pc, #36]	@ (80084a4 <_Bfree+0x3c>)
 8008480:	4809      	ldr	r0, [pc, #36]	@ (80084a8 <_Bfree+0x40>)
 8008482:	218f      	movs	r1, #143	@ 0x8f
 8008484:	f001 feec 	bl	800a260 <__assert_func>
 8008488:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800848c:	6006      	str	r6, [r0, #0]
 800848e:	60c6      	str	r6, [r0, #12]
 8008490:	b13c      	cbz	r4, 80084a2 <_Bfree+0x3a>
 8008492:	69eb      	ldr	r3, [r5, #28]
 8008494:	6862      	ldr	r2, [r4, #4]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800849c:	6021      	str	r1, [r4, #0]
 800849e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084a2:	bd70      	pop	{r4, r5, r6, pc}
 80084a4:	0800acee 	.word	0x0800acee
 80084a8:	0800ad6e 	.word	0x0800ad6e

080084ac <__multadd>:
 80084ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084b0:	690d      	ldr	r5, [r1, #16]
 80084b2:	4607      	mov	r7, r0
 80084b4:	460c      	mov	r4, r1
 80084b6:	461e      	mov	r6, r3
 80084b8:	f101 0c14 	add.w	ip, r1, #20
 80084bc:	2000      	movs	r0, #0
 80084be:	f8dc 3000 	ldr.w	r3, [ip]
 80084c2:	b299      	uxth	r1, r3
 80084c4:	fb02 6101 	mla	r1, r2, r1, r6
 80084c8:	0c1e      	lsrs	r6, r3, #16
 80084ca:	0c0b      	lsrs	r3, r1, #16
 80084cc:	fb02 3306 	mla	r3, r2, r6, r3
 80084d0:	b289      	uxth	r1, r1
 80084d2:	3001      	adds	r0, #1
 80084d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80084d8:	4285      	cmp	r5, r0
 80084da:	f84c 1b04 	str.w	r1, [ip], #4
 80084de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80084e2:	dcec      	bgt.n	80084be <__multadd+0x12>
 80084e4:	b30e      	cbz	r6, 800852a <__multadd+0x7e>
 80084e6:	68a3      	ldr	r3, [r4, #8]
 80084e8:	42ab      	cmp	r3, r5
 80084ea:	dc19      	bgt.n	8008520 <__multadd+0x74>
 80084ec:	6861      	ldr	r1, [r4, #4]
 80084ee:	4638      	mov	r0, r7
 80084f0:	3101      	adds	r1, #1
 80084f2:	f7ff ff79 	bl	80083e8 <_Balloc>
 80084f6:	4680      	mov	r8, r0
 80084f8:	b928      	cbnz	r0, 8008506 <__multadd+0x5a>
 80084fa:	4602      	mov	r2, r0
 80084fc:	4b0c      	ldr	r3, [pc, #48]	@ (8008530 <__multadd+0x84>)
 80084fe:	480d      	ldr	r0, [pc, #52]	@ (8008534 <__multadd+0x88>)
 8008500:	21ba      	movs	r1, #186	@ 0xba
 8008502:	f001 fead 	bl	800a260 <__assert_func>
 8008506:	6922      	ldr	r2, [r4, #16]
 8008508:	3202      	adds	r2, #2
 800850a:	f104 010c 	add.w	r1, r4, #12
 800850e:	0092      	lsls	r2, r2, #2
 8008510:	300c      	adds	r0, #12
 8008512:	f7fe fffc 	bl	800750e <memcpy>
 8008516:	4621      	mov	r1, r4
 8008518:	4638      	mov	r0, r7
 800851a:	f7ff ffa5 	bl	8008468 <_Bfree>
 800851e:	4644      	mov	r4, r8
 8008520:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008524:	3501      	adds	r5, #1
 8008526:	615e      	str	r6, [r3, #20]
 8008528:	6125      	str	r5, [r4, #16]
 800852a:	4620      	mov	r0, r4
 800852c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008530:	0800ad5d 	.word	0x0800ad5d
 8008534:	0800ad6e 	.word	0x0800ad6e

08008538 <__s2b>:
 8008538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800853c:	460c      	mov	r4, r1
 800853e:	4615      	mov	r5, r2
 8008540:	461f      	mov	r7, r3
 8008542:	2209      	movs	r2, #9
 8008544:	3308      	adds	r3, #8
 8008546:	4606      	mov	r6, r0
 8008548:	fb93 f3f2 	sdiv	r3, r3, r2
 800854c:	2100      	movs	r1, #0
 800854e:	2201      	movs	r2, #1
 8008550:	429a      	cmp	r2, r3
 8008552:	db09      	blt.n	8008568 <__s2b+0x30>
 8008554:	4630      	mov	r0, r6
 8008556:	f7ff ff47 	bl	80083e8 <_Balloc>
 800855a:	b940      	cbnz	r0, 800856e <__s2b+0x36>
 800855c:	4602      	mov	r2, r0
 800855e:	4b19      	ldr	r3, [pc, #100]	@ (80085c4 <__s2b+0x8c>)
 8008560:	4819      	ldr	r0, [pc, #100]	@ (80085c8 <__s2b+0x90>)
 8008562:	21d3      	movs	r1, #211	@ 0xd3
 8008564:	f001 fe7c 	bl	800a260 <__assert_func>
 8008568:	0052      	lsls	r2, r2, #1
 800856a:	3101      	adds	r1, #1
 800856c:	e7f0      	b.n	8008550 <__s2b+0x18>
 800856e:	9b08      	ldr	r3, [sp, #32]
 8008570:	6143      	str	r3, [r0, #20]
 8008572:	2d09      	cmp	r5, #9
 8008574:	f04f 0301 	mov.w	r3, #1
 8008578:	6103      	str	r3, [r0, #16]
 800857a:	dd16      	ble.n	80085aa <__s2b+0x72>
 800857c:	f104 0909 	add.w	r9, r4, #9
 8008580:	46c8      	mov	r8, r9
 8008582:	442c      	add	r4, r5
 8008584:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008588:	4601      	mov	r1, r0
 800858a:	3b30      	subs	r3, #48	@ 0x30
 800858c:	220a      	movs	r2, #10
 800858e:	4630      	mov	r0, r6
 8008590:	f7ff ff8c 	bl	80084ac <__multadd>
 8008594:	45a0      	cmp	r8, r4
 8008596:	d1f5      	bne.n	8008584 <__s2b+0x4c>
 8008598:	f1a5 0408 	sub.w	r4, r5, #8
 800859c:	444c      	add	r4, r9
 800859e:	1b2d      	subs	r5, r5, r4
 80085a0:	1963      	adds	r3, r4, r5
 80085a2:	42bb      	cmp	r3, r7
 80085a4:	db04      	blt.n	80085b0 <__s2b+0x78>
 80085a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085aa:	340a      	adds	r4, #10
 80085ac:	2509      	movs	r5, #9
 80085ae:	e7f6      	b.n	800859e <__s2b+0x66>
 80085b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80085b4:	4601      	mov	r1, r0
 80085b6:	3b30      	subs	r3, #48	@ 0x30
 80085b8:	220a      	movs	r2, #10
 80085ba:	4630      	mov	r0, r6
 80085bc:	f7ff ff76 	bl	80084ac <__multadd>
 80085c0:	e7ee      	b.n	80085a0 <__s2b+0x68>
 80085c2:	bf00      	nop
 80085c4:	0800ad5d 	.word	0x0800ad5d
 80085c8:	0800ad6e 	.word	0x0800ad6e

080085cc <__hi0bits>:
 80085cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80085d0:	4603      	mov	r3, r0
 80085d2:	bf36      	itet	cc
 80085d4:	0403      	lslcc	r3, r0, #16
 80085d6:	2000      	movcs	r0, #0
 80085d8:	2010      	movcc	r0, #16
 80085da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80085de:	bf3c      	itt	cc
 80085e0:	021b      	lslcc	r3, r3, #8
 80085e2:	3008      	addcc	r0, #8
 80085e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085e8:	bf3c      	itt	cc
 80085ea:	011b      	lslcc	r3, r3, #4
 80085ec:	3004      	addcc	r0, #4
 80085ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085f2:	bf3c      	itt	cc
 80085f4:	009b      	lslcc	r3, r3, #2
 80085f6:	3002      	addcc	r0, #2
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	db05      	blt.n	8008608 <__hi0bits+0x3c>
 80085fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008600:	f100 0001 	add.w	r0, r0, #1
 8008604:	bf08      	it	eq
 8008606:	2020      	moveq	r0, #32
 8008608:	4770      	bx	lr

0800860a <__lo0bits>:
 800860a:	6803      	ldr	r3, [r0, #0]
 800860c:	4602      	mov	r2, r0
 800860e:	f013 0007 	ands.w	r0, r3, #7
 8008612:	d00b      	beq.n	800862c <__lo0bits+0x22>
 8008614:	07d9      	lsls	r1, r3, #31
 8008616:	d421      	bmi.n	800865c <__lo0bits+0x52>
 8008618:	0798      	lsls	r0, r3, #30
 800861a:	bf49      	itett	mi
 800861c:	085b      	lsrmi	r3, r3, #1
 800861e:	089b      	lsrpl	r3, r3, #2
 8008620:	2001      	movmi	r0, #1
 8008622:	6013      	strmi	r3, [r2, #0]
 8008624:	bf5c      	itt	pl
 8008626:	6013      	strpl	r3, [r2, #0]
 8008628:	2002      	movpl	r0, #2
 800862a:	4770      	bx	lr
 800862c:	b299      	uxth	r1, r3
 800862e:	b909      	cbnz	r1, 8008634 <__lo0bits+0x2a>
 8008630:	0c1b      	lsrs	r3, r3, #16
 8008632:	2010      	movs	r0, #16
 8008634:	b2d9      	uxtb	r1, r3
 8008636:	b909      	cbnz	r1, 800863c <__lo0bits+0x32>
 8008638:	3008      	adds	r0, #8
 800863a:	0a1b      	lsrs	r3, r3, #8
 800863c:	0719      	lsls	r1, r3, #28
 800863e:	bf04      	itt	eq
 8008640:	091b      	lsreq	r3, r3, #4
 8008642:	3004      	addeq	r0, #4
 8008644:	0799      	lsls	r1, r3, #30
 8008646:	bf04      	itt	eq
 8008648:	089b      	lsreq	r3, r3, #2
 800864a:	3002      	addeq	r0, #2
 800864c:	07d9      	lsls	r1, r3, #31
 800864e:	d403      	bmi.n	8008658 <__lo0bits+0x4e>
 8008650:	085b      	lsrs	r3, r3, #1
 8008652:	f100 0001 	add.w	r0, r0, #1
 8008656:	d003      	beq.n	8008660 <__lo0bits+0x56>
 8008658:	6013      	str	r3, [r2, #0]
 800865a:	4770      	bx	lr
 800865c:	2000      	movs	r0, #0
 800865e:	4770      	bx	lr
 8008660:	2020      	movs	r0, #32
 8008662:	4770      	bx	lr

08008664 <__i2b>:
 8008664:	b510      	push	{r4, lr}
 8008666:	460c      	mov	r4, r1
 8008668:	2101      	movs	r1, #1
 800866a:	f7ff febd 	bl	80083e8 <_Balloc>
 800866e:	4602      	mov	r2, r0
 8008670:	b928      	cbnz	r0, 800867e <__i2b+0x1a>
 8008672:	4b05      	ldr	r3, [pc, #20]	@ (8008688 <__i2b+0x24>)
 8008674:	4805      	ldr	r0, [pc, #20]	@ (800868c <__i2b+0x28>)
 8008676:	f240 1145 	movw	r1, #325	@ 0x145
 800867a:	f001 fdf1 	bl	800a260 <__assert_func>
 800867e:	2301      	movs	r3, #1
 8008680:	6144      	str	r4, [r0, #20]
 8008682:	6103      	str	r3, [r0, #16]
 8008684:	bd10      	pop	{r4, pc}
 8008686:	bf00      	nop
 8008688:	0800ad5d 	.word	0x0800ad5d
 800868c:	0800ad6e 	.word	0x0800ad6e

08008690 <__multiply>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	4617      	mov	r7, r2
 8008696:	690a      	ldr	r2, [r1, #16]
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	429a      	cmp	r2, r3
 800869c:	bfa8      	it	ge
 800869e:	463b      	movge	r3, r7
 80086a0:	4689      	mov	r9, r1
 80086a2:	bfa4      	itt	ge
 80086a4:	460f      	movge	r7, r1
 80086a6:	4699      	movge	r9, r3
 80086a8:	693d      	ldr	r5, [r7, #16]
 80086aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	6879      	ldr	r1, [r7, #4]
 80086b2:	eb05 060a 	add.w	r6, r5, sl
 80086b6:	42b3      	cmp	r3, r6
 80086b8:	b085      	sub	sp, #20
 80086ba:	bfb8      	it	lt
 80086bc:	3101      	addlt	r1, #1
 80086be:	f7ff fe93 	bl	80083e8 <_Balloc>
 80086c2:	b930      	cbnz	r0, 80086d2 <__multiply+0x42>
 80086c4:	4602      	mov	r2, r0
 80086c6:	4b41      	ldr	r3, [pc, #260]	@ (80087cc <__multiply+0x13c>)
 80086c8:	4841      	ldr	r0, [pc, #260]	@ (80087d0 <__multiply+0x140>)
 80086ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80086ce:	f001 fdc7 	bl	800a260 <__assert_func>
 80086d2:	f100 0414 	add.w	r4, r0, #20
 80086d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80086da:	4623      	mov	r3, r4
 80086dc:	2200      	movs	r2, #0
 80086de:	4573      	cmp	r3, lr
 80086e0:	d320      	bcc.n	8008724 <__multiply+0x94>
 80086e2:	f107 0814 	add.w	r8, r7, #20
 80086e6:	f109 0114 	add.w	r1, r9, #20
 80086ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80086ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80086f2:	9302      	str	r3, [sp, #8]
 80086f4:	1beb      	subs	r3, r5, r7
 80086f6:	3b15      	subs	r3, #21
 80086f8:	f023 0303 	bic.w	r3, r3, #3
 80086fc:	3304      	adds	r3, #4
 80086fe:	3715      	adds	r7, #21
 8008700:	42bd      	cmp	r5, r7
 8008702:	bf38      	it	cc
 8008704:	2304      	movcc	r3, #4
 8008706:	9301      	str	r3, [sp, #4]
 8008708:	9b02      	ldr	r3, [sp, #8]
 800870a:	9103      	str	r1, [sp, #12]
 800870c:	428b      	cmp	r3, r1
 800870e:	d80c      	bhi.n	800872a <__multiply+0x9a>
 8008710:	2e00      	cmp	r6, #0
 8008712:	dd03      	ble.n	800871c <__multiply+0x8c>
 8008714:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008718:	2b00      	cmp	r3, #0
 800871a:	d055      	beq.n	80087c8 <__multiply+0x138>
 800871c:	6106      	str	r6, [r0, #16]
 800871e:	b005      	add	sp, #20
 8008720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008724:	f843 2b04 	str.w	r2, [r3], #4
 8008728:	e7d9      	b.n	80086de <__multiply+0x4e>
 800872a:	f8b1 a000 	ldrh.w	sl, [r1]
 800872e:	f1ba 0f00 	cmp.w	sl, #0
 8008732:	d01f      	beq.n	8008774 <__multiply+0xe4>
 8008734:	46c4      	mov	ip, r8
 8008736:	46a1      	mov	r9, r4
 8008738:	2700      	movs	r7, #0
 800873a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800873e:	f8d9 3000 	ldr.w	r3, [r9]
 8008742:	fa1f fb82 	uxth.w	fp, r2
 8008746:	b29b      	uxth	r3, r3
 8008748:	fb0a 330b 	mla	r3, sl, fp, r3
 800874c:	443b      	add	r3, r7
 800874e:	f8d9 7000 	ldr.w	r7, [r9]
 8008752:	0c12      	lsrs	r2, r2, #16
 8008754:	0c3f      	lsrs	r7, r7, #16
 8008756:	fb0a 7202 	mla	r2, sl, r2, r7
 800875a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800875e:	b29b      	uxth	r3, r3
 8008760:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008764:	4565      	cmp	r5, ip
 8008766:	f849 3b04 	str.w	r3, [r9], #4
 800876a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800876e:	d8e4      	bhi.n	800873a <__multiply+0xaa>
 8008770:	9b01      	ldr	r3, [sp, #4]
 8008772:	50e7      	str	r7, [r4, r3]
 8008774:	9b03      	ldr	r3, [sp, #12]
 8008776:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800877a:	3104      	adds	r1, #4
 800877c:	f1b9 0f00 	cmp.w	r9, #0
 8008780:	d020      	beq.n	80087c4 <__multiply+0x134>
 8008782:	6823      	ldr	r3, [r4, #0]
 8008784:	4647      	mov	r7, r8
 8008786:	46a4      	mov	ip, r4
 8008788:	f04f 0a00 	mov.w	sl, #0
 800878c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008790:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008794:	fb09 220b 	mla	r2, r9, fp, r2
 8008798:	4452      	add	r2, sl
 800879a:	b29b      	uxth	r3, r3
 800879c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087a0:	f84c 3b04 	str.w	r3, [ip], #4
 80087a4:	f857 3b04 	ldr.w	r3, [r7], #4
 80087a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087ac:	f8bc 3000 	ldrh.w	r3, [ip]
 80087b0:	fb09 330a 	mla	r3, r9, sl, r3
 80087b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80087b8:	42bd      	cmp	r5, r7
 80087ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087be:	d8e5      	bhi.n	800878c <__multiply+0xfc>
 80087c0:	9a01      	ldr	r2, [sp, #4]
 80087c2:	50a3      	str	r3, [r4, r2]
 80087c4:	3404      	adds	r4, #4
 80087c6:	e79f      	b.n	8008708 <__multiply+0x78>
 80087c8:	3e01      	subs	r6, #1
 80087ca:	e7a1      	b.n	8008710 <__multiply+0x80>
 80087cc:	0800ad5d 	.word	0x0800ad5d
 80087d0:	0800ad6e 	.word	0x0800ad6e

080087d4 <__pow5mult>:
 80087d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087d8:	4615      	mov	r5, r2
 80087da:	f012 0203 	ands.w	r2, r2, #3
 80087de:	4607      	mov	r7, r0
 80087e0:	460e      	mov	r6, r1
 80087e2:	d007      	beq.n	80087f4 <__pow5mult+0x20>
 80087e4:	4c25      	ldr	r4, [pc, #148]	@ (800887c <__pow5mult+0xa8>)
 80087e6:	3a01      	subs	r2, #1
 80087e8:	2300      	movs	r3, #0
 80087ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087ee:	f7ff fe5d 	bl	80084ac <__multadd>
 80087f2:	4606      	mov	r6, r0
 80087f4:	10ad      	asrs	r5, r5, #2
 80087f6:	d03d      	beq.n	8008874 <__pow5mult+0xa0>
 80087f8:	69fc      	ldr	r4, [r7, #28]
 80087fa:	b97c      	cbnz	r4, 800881c <__pow5mult+0x48>
 80087fc:	2010      	movs	r0, #16
 80087fe:	f7ff fd3d 	bl	800827c <malloc>
 8008802:	4602      	mov	r2, r0
 8008804:	61f8      	str	r0, [r7, #28]
 8008806:	b928      	cbnz	r0, 8008814 <__pow5mult+0x40>
 8008808:	4b1d      	ldr	r3, [pc, #116]	@ (8008880 <__pow5mult+0xac>)
 800880a:	481e      	ldr	r0, [pc, #120]	@ (8008884 <__pow5mult+0xb0>)
 800880c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008810:	f001 fd26 	bl	800a260 <__assert_func>
 8008814:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008818:	6004      	str	r4, [r0, #0]
 800881a:	60c4      	str	r4, [r0, #12]
 800881c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008820:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008824:	b94c      	cbnz	r4, 800883a <__pow5mult+0x66>
 8008826:	f240 2171 	movw	r1, #625	@ 0x271
 800882a:	4638      	mov	r0, r7
 800882c:	f7ff ff1a 	bl	8008664 <__i2b>
 8008830:	2300      	movs	r3, #0
 8008832:	f8c8 0008 	str.w	r0, [r8, #8]
 8008836:	4604      	mov	r4, r0
 8008838:	6003      	str	r3, [r0, #0]
 800883a:	f04f 0900 	mov.w	r9, #0
 800883e:	07eb      	lsls	r3, r5, #31
 8008840:	d50a      	bpl.n	8008858 <__pow5mult+0x84>
 8008842:	4631      	mov	r1, r6
 8008844:	4622      	mov	r2, r4
 8008846:	4638      	mov	r0, r7
 8008848:	f7ff ff22 	bl	8008690 <__multiply>
 800884c:	4631      	mov	r1, r6
 800884e:	4680      	mov	r8, r0
 8008850:	4638      	mov	r0, r7
 8008852:	f7ff fe09 	bl	8008468 <_Bfree>
 8008856:	4646      	mov	r6, r8
 8008858:	106d      	asrs	r5, r5, #1
 800885a:	d00b      	beq.n	8008874 <__pow5mult+0xa0>
 800885c:	6820      	ldr	r0, [r4, #0]
 800885e:	b938      	cbnz	r0, 8008870 <__pow5mult+0x9c>
 8008860:	4622      	mov	r2, r4
 8008862:	4621      	mov	r1, r4
 8008864:	4638      	mov	r0, r7
 8008866:	f7ff ff13 	bl	8008690 <__multiply>
 800886a:	6020      	str	r0, [r4, #0]
 800886c:	f8c0 9000 	str.w	r9, [r0]
 8008870:	4604      	mov	r4, r0
 8008872:	e7e4      	b.n	800883e <__pow5mult+0x6a>
 8008874:	4630      	mov	r0, r6
 8008876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800887a:	bf00      	nop
 800887c:	0800ae80 	.word	0x0800ae80
 8008880:	0800acee 	.word	0x0800acee
 8008884:	0800ad6e 	.word	0x0800ad6e

08008888 <__lshift>:
 8008888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800888c:	460c      	mov	r4, r1
 800888e:	6849      	ldr	r1, [r1, #4]
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008896:	68a3      	ldr	r3, [r4, #8]
 8008898:	4607      	mov	r7, r0
 800889a:	4691      	mov	r9, r2
 800889c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80088a0:	f108 0601 	add.w	r6, r8, #1
 80088a4:	42b3      	cmp	r3, r6
 80088a6:	db0b      	blt.n	80088c0 <__lshift+0x38>
 80088a8:	4638      	mov	r0, r7
 80088aa:	f7ff fd9d 	bl	80083e8 <_Balloc>
 80088ae:	4605      	mov	r5, r0
 80088b0:	b948      	cbnz	r0, 80088c6 <__lshift+0x3e>
 80088b2:	4602      	mov	r2, r0
 80088b4:	4b28      	ldr	r3, [pc, #160]	@ (8008958 <__lshift+0xd0>)
 80088b6:	4829      	ldr	r0, [pc, #164]	@ (800895c <__lshift+0xd4>)
 80088b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80088bc:	f001 fcd0 	bl	800a260 <__assert_func>
 80088c0:	3101      	adds	r1, #1
 80088c2:	005b      	lsls	r3, r3, #1
 80088c4:	e7ee      	b.n	80088a4 <__lshift+0x1c>
 80088c6:	2300      	movs	r3, #0
 80088c8:	f100 0114 	add.w	r1, r0, #20
 80088cc:	f100 0210 	add.w	r2, r0, #16
 80088d0:	4618      	mov	r0, r3
 80088d2:	4553      	cmp	r3, sl
 80088d4:	db33      	blt.n	800893e <__lshift+0xb6>
 80088d6:	6920      	ldr	r0, [r4, #16]
 80088d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088dc:	f104 0314 	add.w	r3, r4, #20
 80088e0:	f019 091f 	ands.w	r9, r9, #31
 80088e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088ec:	d02b      	beq.n	8008946 <__lshift+0xbe>
 80088ee:	f1c9 0e20 	rsb	lr, r9, #32
 80088f2:	468a      	mov	sl, r1
 80088f4:	2200      	movs	r2, #0
 80088f6:	6818      	ldr	r0, [r3, #0]
 80088f8:	fa00 f009 	lsl.w	r0, r0, r9
 80088fc:	4310      	orrs	r0, r2
 80088fe:	f84a 0b04 	str.w	r0, [sl], #4
 8008902:	f853 2b04 	ldr.w	r2, [r3], #4
 8008906:	459c      	cmp	ip, r3
 8008908:	fa22 f20e 	lsr.w	r2, r2, lr
 800890c:	d8f3      	bhi.n	80088f6 <__lshift+0x6e>
 800890e:	ebac 0304 	sub.w	r3, ip, r4
 8008912:	3b15      	subs	r3, #21
 8008914:	f023 0303 	bic.w	r3, r3, #3
 8008918:	3304      	adds	r3, #4
 800891a:	f104 0015 	add.w	r0, r4, #21
 800891e:	4560      	cmp	r0, ip
 8008920:	bf88      	it	hi
 8008922:	2304      	movhi	r3, #4
 8008924:	50ca      	str	r2, [r1, r3]
 8008926:	b10a      	cbz	r2, 800892c <__lshift+0xa4>
 8008928:	f108 0602 	add.w	r6, r8, #2
 800892c:	3e01      	subs	r6, #1
 800892e:	4638      	mov	r0, r7
 8008930:	612e      	str	r6, [r5, #16]
 8008932:	4621      	mov	r1, r4
 8008934:	f7ff fd98 	bl	8008468 <_Bfree>
 8008938:	4628      	mov	r0, r5
 800893a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800893e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008942:	3301      	adds	r3, #1
 8008944:	e7c5      	b.n	80088d2 <__lshift+0x4a>
 8008946:	3904      	subs	r1, #4
 8008948:	f853 2b04 	ldr.w	r2, [r3], #4
 800894c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008950:	459c      	cmp	ip, r3
 8008952:	d8f9      	bhi.n	8008948 <__lshift+0xc0>
 8008954:	e7ea      	b.n	800892c <__lshift+0xa4>
 8008956:	bf00      	nop
 8008958:	0800ad5d 	.word	0x0800ad5d
 800895c:	0800ad6e 	.word	0x0800ad6e

08008960 <__mcmp>:
 8008960:	690a      	ldr	r2, [r1, #16]
 8008962:	4603      	mov	r3, r0
 8008964:	6900      	ldr	r0, [r0, #16]
 8008966:	1a80      	subs	r0, r0, r2
 8008968:	b530      	push	{r4, r5, lr}
 800896a:	d10e      	bne.n	800898a <__mcmp+0x2a>
 800896c:	3314      	adds	r3, #20
 800896e:	3114      	adds	r1, #20
 8008970:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008974:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008978:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800897c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008980:	4295      	cmp	r5, r2
 8008982:	d003      	beq.n	800898c <__mcmp+0x2c>
 8008984:	d205      	bcs.n	8008992 <__mcmp+0x32>
 8008986:	f04f 30ff 	mov.w	r0, #4294967295
 800898a:	bd30      	pop	{r4, r5, pc}
 800898c:	42a3      	cmp	r3, r4
 800898e:	d3f3      	bcc.n	8008978 <__mcmp+0x18>
 8008990:	e7fb      	b.n	800898a <__mcmp+0x2a>
 8008992:	2001      	movs	r0, #1
 8008994:	e7f9      	b.n	800898a <__mcmp+0x2a>
	...

08008998 <__mdiff>:
 8008998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	4689      	mov	r9, r1
 800899e:	4606      	mov	r6, r0
 80089a0:	4611      	mov	r1, r2
 80089a2:	4648      	mov	r0, r9
 80089a4:	4614      	mov	r4, r2
 80089a6:	f7ff ffdb 	bl	8008960 <__mcmp>
 80089aa:	1e05      	subs	r5, r0, #0
 80089ac:	d112      	bne.n	80089d4 <__mdiff+0x3c>
 80089ae:	4629      	mov	r1, r5
 80089b0:	4630      	mov	r0, r6
 80089b2:	f7ff fd19 	bl	80083e8 <_Balloc>
 80089b6:	4602      	mov	r2, r0
 80089b8:	b928      	cbnz	r0, 80089c6 <__mdiff+0x2e>
 80089ba:	4b3f      	ldr	r3, [pc, #252]	@ (8008ab8 <__mdiff+0x120>)
 80089bc:	f240 2137 	movw	r1, #567	@ 0x237
 80089c0:	483e      	ldr	r0, [pc, #248]	@ (8008abc <__mdiff+0x124>)
 80089c2:	f001 fc4d 	bl	800a260 <__assert_func>
 80089c6:	2301      	movs	r3, #1
 80089c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089cc:	4610      	mov	r0, r2
 80089ce:	b003      	add	sp, #12
 80089d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d4:	bfbc      	itt	lt
 80089d6:	464b      	movlt	r3, r9
 80089d8:	46a1      	movlt	r9, r4
 80089da:	4630      	mov	r0, r6
 80089dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80089e0:	bfba      	itte	lt
 80089e2:	461c      	movlt	r4, r3
 80089e4:	2501      	movlt	r5, #1
 80089e6:	2500      	movge	r5, #0
 80089e8:	f7ff fcfe 	bl	80083e8 <_Balloc>
 80089ec:	4602      	mov	r2, r0
 80089ee:	b918      	cbnz	r0, 80089f8 <__mdiff+0x60>
 80089f0:	4b31      	ldr	r3, [pc, #196]	@ (8008ab8 <__mdiff+0x120>)
 80089f2:	f240 2145 	movw	r1, #581	@ 0x245
 80089f6:	e7e3      	b.n	80089c0 <__mdiff+0x28>
 80089f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80089fc:	6926      	ldr	r6, [r4, #16]
 80089fe:	60c5      	str	r5, [r0, #12]
 8008a00:	f109 0310 	add.w	r3, r9, #16
 8008a04:	f109 0514 	add.w	r5, r9, #20
 8008a08:	f104 0e14 	add.w	lr, r4, #20
 8008a0c:	f100 0b14 	add.w	fp, r0, #20
 8008a10:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008a14:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008a18:	9301      	str	r3, [sp, #4]
 8008a1a:	46d9      	mov	r9, fp
 8008a1c:	f04f 0c00 	mov.w	ip, #0
 8008a20:	9b01      	ldr	r3, [sp, #4]
 8008a22:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008a26:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008a2a:	9301      	str	r3, [sp, #4]
 8008a2c:	fa1f f38a 	uxth.w	r3, sl
 8008a30:	4619      	mov	r1, r3
 8008a32:	b283      	uxth	r3, r0
 8008a34:	1acb      	subs	r3, r1, r3
 8008a36:	0c00      	lsrs	r0, r0, #16
 8008a38:	4463      	add	r3, ip
 8008a3a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008a3e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008a48:	4576      	cmp	r6, lr
 8008a4a:	f849 3b04 	str.w	r3, [r9], #4
 8008a4e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a52:	d8e5      	bhi.n	8008a20 <__mdiff+0x88>
 8008a54:	1b33      	subs	r3, r6, r4
 8008a56:	3b15      	subs	r3, #21
 8008a58:	f023 0303 	bic.w	r3, r3, #3
 8008a5c:	3415      	adds	r4, #21
 8008a5e:	3304      	adds	r3, #4
 8008a60:	42a6      	cmp	r6, r4
 8008a62:	bf38      	it	cc
 8008a64:	2304      	movcc	r3, #4
 8008a66:	441d      	add	r5, r3
 8008a68:	445b      	add	r3, fp
 8008a6a:	461e      	mov	r6, r3
 8008a6c:	462c      	mov	r4, r5
 8008a6e:	4544      	cmp	r4, r8
 8008a70:	d30e      	bcc.n	8008a90 <__mdiff+0xf8>
 8008a72:	f108 0103 	add.w	r1, r8, #3
 8008a76:	1b49      	subs	r1, r1, r5
 8008a78:	f021 0103 	bic.w	r1, r1, #3
 8008a7c:	3d03      	subs	r5, #3
 8008a7e:	45a8      	cmp	r8, r5
 8008a80:	bf38      	it	cc
 8008a82:	2100      	movcc	r1, #0
 8008a84:	440b      	add	r3, r1
 8008a86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a8a:	b191      	cbz	r1, 8008ab2 <__mdiff+0x11a>
 8008a8c:	6117      	str	r7, [r2, #16]
 8008a8e:	e79d      	b.n	80089cc <__mdiff+0x34>
 8008a90:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a94:	46e6      	mov	lr, ip
 8008a96:	0c08      	lsrs	r0, r1, #16
 8008a98:	fa1c fc81 	uxtah	ip, ip, r1
 8008a9c:	4471      	add	r1, lr
 8008a9e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008aa2:	b289      	uxth	r1, r1
 8008aa4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008aa8:	f846 1b04 	str.w	r1, [r6], #4
 8008aac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ab0:	e7dd      	b.n	8008a6e <__mdiff+0xd6>
 8008ab2:	3f01      	subs	r7, #1
 8008ab4:	e7e7      	b.n	8008a86 <__mdiff+0xee>
 8008ab6:	bf00      	nop
 8008ab8:	0800ad5d 	.word	0x0800ad5d
 8008abc:	0800ad6e 	.word	0x0800ad6e

08008ac0 <__ulp>:
 8008ac0:	b082      	sub	sp, #8
 8008ac2:	ed8d 0b00 	vstr	d0, [sp]
 8008ac6:	9a01      	ldr	r2, [sp, #4]
 8008ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8008b08 <__ulp+0x48>)
 8008aca:	4013      	ands	r3, r2
 8008acc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	dc08      	bgt.n	8008ae6 <__ulp+0x26>
 8008ad4:	425b      	negs	r3, r3
 8008ad6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008ada:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008ade:	da04      	bge.n	8008aea <__ulp+0x2a>
 8008ae0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008ae4:	4113      	asrs	r3, r2
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	e008      	b.n	8008afc <__ulp+0x3c>
 8008aea:	f1a2 0314 	sub.w	r3, r2, #20
 8008aee:	2b1e      	cmp	r3, #30
 8008af0:	bfda      	itte	le
 8008af2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008af6:	40da      	lsrle	r2, r3
 8008af8:	2201      	movgt	r2, #1
 8008afa:	2300      	movs	r3, #0
 8008afc:	4619      	mov	r1, r3
 8008afe:	4610      	mov	r0, r2
 8008b00:	ec41 0b10 	vmov	d0, r0, r1
 8008b04:	b002      	add	sp, #8
 8008b06:	4770      	bx	lr
 8008b08:	7ff00000 	.word	0x7ff00000

08008b0c <__b2d>:
 8008b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b10:	6906      	ldr	r6, [r0, #16]
 8008b12:	f100 0814 	add.w	r8, r0, #20
 8008b16:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008b1a:	1f37      	subs	r7, r6, #4
 8008b1c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008b20:	4610      	mov	r0, r2
 8008b22:	f7ff fd53 	bl	80085cc <__hi0bits>
 8008b26:	f1c0 0320 	rsb	r3, r0, #32
 8008b2a:	280a      	cmp	r0, #10
 8008b2c:	600b      	str	r3, [r1, #0]
 8008b2e:	491b      	ldr	r1, [pc, #108]	@ (8008b9c <__b2d+0x90>)
 8008b30:	dc15      	bgt.n	8008b5e <__b2d+0x52>
 8008b32:	f1c0 0c0b 	rsb	ip, r0, #11
 8008b36:	fa22 f30c 	lsr.w	r3, r2, ip
 8008b3a:	45b8      	cmp	r8, r7
 8008b3c:	ea43 0501 	orr.w	r5, r3, r1
 8008b40:	bf34      	ite	cc
 8008b42:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008b46:	2300      	movcs	r3, #0
 8008b48:	3015      	adds	r0, #21
 8008b4a:	fa02 f000 	lsl.w	r0, r2, r0
 8008b4e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008b52:	4303      	orrs	r3, r0
 8008b54:	461c      	mov	r4, r3
 8008b56:	ec45 4b10 	vmov	d0, r4, r5
 8008b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b5e:	45b8      	cmp	r8, r7
 8008b60:	bf3a      	itte	cc
 8008b62:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008b66:	f1a6 0708 	subcc.w	r7, r6, #8
 8008b6a:	2300      	movcs	r3, #0
 8008b6c:	380b      	subs	r0, #11
 8008b6e:	d012      	beq.n	8008b96 <__b2d+0x8a>
 8008b70:	f1c0 0120 	rsb	r1, r0, #32
 8008b74:	fa23 f401 	lsr.w	r4, r3, r1
 8008b78:	4082      	lsls	r2, r0
 8008b7a:	4322      	orrs	r2, r4
 8008b7c:	4547      	cmp	r7, r8
 8008b7e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008b82:	bf8c      	ite	hi
 8008b84:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008b88:	2200      	movls	r2, #0
 8008b8a:	4083      	lsls	r3, r0
 8008b8c:	40ca      	lsrs	r2, r1
 8008b8e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008b92:	4313      	orrs	r3, r2
 8008b94:	e7de      	b.n	8008b54 <__b2d+0x48>
 8008b96:	ea42 0501 	orr.w	r5, r2, r1
 8008b9a:	e7db      	b.n	8008b54 <__b2d+0x48>
 8008b9c:	3ff00000 	.word	0x3ff00000

08008ba0 <__d2b>:
 8008ba0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ba4:	460f      	mov	r7, r1
 8008ba6:	2101      	movs	r1, #1
 8008ba8:	ec59 8b10 	vmov	r8, r9, d0
 8008bac:	4616      	mov	r6, r2
 8008bae:	f7ff fc1b 	bl	80083e8 <_Balloc>
 8008bb2:	4604      	mov	r4, r0
 8008bb4:	b930      	cbnz	r0, 8008bc4 <__d2b+0x24>
 8008bb6:	4602      	mov	r2, r0
 8008bb8:	4b23      	ldr	r3, [pc, #140]	@ (8008c48 <__d2b+0xa8>)
 8008bba:	4824      	ldr	r0, [pc, #144]	@ (8008c4c <__d2b+0xac>)
 8008bbc:	f240 310f 	movw	r1, #783	@ 0x30f
 8008bc0:	f001 fb4e 	bl	800a260 <__assert_func>
 8008bc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008bc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008bcc:	b10d      	cbz	r5, 8008bd2 <__d2b+0x32>
 8008bce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008bd2:	9301      	str	r3, [sp, #4]
 8008bd4:	f1b8 0300 	subs.w	r3, r8, #0
 8008bd8:	d023      	beq.n	8008c22 <__d2b+0x82>
 8008bda:	4668      	mov	r0, sp
 8008bdc:	9300      	str	r3, [sp, #0]
 8008bde:	f7ff fd14 	bl	800860a <__lo0bits>
 8008be2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008be6:	b1d0      	cbz	r0, 8008c1e <__d2b+0x7e>
 8008be8:	f1c0 0320 	rsb	r3, r0, #32
 8008bec:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf0:	430b      	orrs	r3, r1
 8008bf2:	40c2      	lsrs	r2, r0
 8008bf4:	6163      	str	r3, [r4, #20]
 8008bf6:	9201      	str	r2, [sp, #4]
 8008bf8:	9b01      	ldr	r3, [sp, #4]
 8008bfa:	61a3      	str	r3, [r4, #24]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	bf0c      	ite	eq
 8008c00:	2201      	moveq	r2, #1
 8008c02:	2202      	movne	r2, #2
 8008c04:	6122      	str	r2, [r4, #16]
 8008c06:	b1a5      	cbz	r5, 8008c32 <__d2b+0x92>
 8008c08:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008c0c:	4405      	add	r5, r0
 8008c0e:	603d      	str	r5, [r7, #0]
 8008c10:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008c14:	6030      	str	r0, [r6, #0]
 8008c16:	4620      	mov	r0, r4
 8008c18:	b003      	add	sp, #12
 8008c1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c1e:	6161      	str	r1, [r4, #20]
 8008c20:	e7ea      	b.n	8008bf8 <__d2b+0x58>
 8008c22:	a801      	add	r0, sp, #4
 8008c24:	f7ff fcf1 	bl	800860a <__lo0bits>
 8008c28:	9b01      	ldr	r3, [sp, #4]
 8008c2a:	6163      	str	r3, [r4, #20]
 8008c2c:	3020      	adds	r0, #32
 8008c2e:	2201      	movs	r2, #1
 8008c30:	e7e8      	b.n	8008c04 <__d2b+0x64>
 8008c32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008c3a:	6038      	str	r0, [r7, #0]
 8008c3c:	6918      	ldr	r0, [r3, #16]
 8008c3e:	f7ff fcc5 	bl	80085cc <__hi0bits>
 8008c42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c46:	e7e5      	b.n	8008c14 <__d2b+0x74>
 8008c48:	0800ad5d 	.word	0x0800ad5d
 8008c4c:	0800ad6e 	.word	0x0800ad6e

08008c50 <__ratio>:
 8008c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c54:	b085      	sub	sp, #20
 8008c56:	e9cd 1000 	strd	r1, r0, [sp]
 8008c5a:	a902      	add	r1, sp, #8
 8008c5c:	f7ff ff56 	bl	8008b0c <__b2d>
 8008c60:	9800      	ldr	r0, [sp, #0]
 8008c62:	a903      	add	r1, sp, #12
 8008c64:	ec55 4b10 	vmov	r4, r5, d0
 8008c68:	f7ff ff50 	bl	8008b0c <__b2d>
 8008c6c:	9b01      	ldr	r3, [sp, #4]
 8008c6e:	6919      	ldr	r1, [r3, #16]
 8008c70:	9b00      	ldr	r3, [sp, #0]
 8008c72:	691b      	ldr	r3, [r3, #16]
 8008c74:	1ac9      	subs	r1, r1, r3
 8008c76:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008c7a:	1a9b      	subs	r3, r3, r2
 8008c7c:	ec5b ab10 	vmov	sl, fp, d0
 8008c80:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	bfce      	itee	gt
 8008c88:	462a      	movgt	r2, r5
 8008c8a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008c8e:	465a      	movle	r2, fp
 8008c90:	462f      	mov	r7, r5
 8008c92:	46d9      	mov	r9, fp
 8008c94:	bfcc      	ite	gt
 8008c96:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008c9a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008c9e:	464b      	mov	r3, r9
 8008ca0:	4652      	mov	r2, sl
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	4639      	mov	r1, r7
 8008ca6:	f7f7 fdd1 	bl	800084c <__aeabi_ddiv>
 8008caa:	ec41 0b10 	vmov	d0, r0, r1
 8008cae:	b005      	add	sp, #20
 8008cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008cb4 <__copybits>:
 8008cb4:	3901      	subs	r1, #1
 8008cb6:	b570      	push	{r4, r5, r6, lr}
 8008cb8:	1149      	asrs	r1, r1, #5
 8008cba:	6914      	ldr	r4, [r2, #16]
 8008cbc:	3101      	adds	r1, #1
 8008cbe:	f102 0314 	add.w	r3, r2, #20
 8008cc2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008cc6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008cca:	1f05      	subs	r5, r0, #4
 8008ccc:	42a3      	cmp	r3, r4
 8008cce:	d30c      	bcc.n	8008cea <__copybits+0x36>
 8008cd0:	1aa3      	subs	r3, r4, r2
 8008cd2:	3b11      	subs	r3, #17
 8008cd4:	f023 0303 	bic.w	r3, r3, #3
 8008cd8:	3211      	adds	r2, #17
 8008cda:	42a2      	cmp	r2, r4
 8008cdc:	bf88      	it	hi
 8008cde:	2300      	movhi	r3, #0
 8008ce0:	4418      	add	r0, r3
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	4288      	cmp	r0, r1
 8008ce6:	d305      	bcc.n	8008cf4 <__copybits+0x40>
 8008ce8:	bd70      	pop	{r4, r5, r6, pc}
 8008cea:	f853 6b04 	ldr.w	r6, [r3], #4
 8008cee:	f845 6f04 	str.w	r6, [r5, #4]!
 8008cf2:	e7eb      	b.n	8008ccc <__copybits+0x18>
 8008cf4:	f840 3b04 	str.w	r3, [r0], #4
 8008cf8:	e7f4      	b.n	8008ce4 <__copybits+0x30>

08008cfa <__any_on>:
 8008cfa:	f100 0214 	add.w	r2, r0, #20
 8008cfe:	6900      	ldr	r0, [r0, #16]
 8008d00:	114b      	asrs	r3, r1, #5
 8008d02:	4298      	cmp	r0, r3
 8008d04:	b510      	push	{r4, lr}
 8008d06:	db11      	blt.n	8008d2c <__any_on+0x32>
 8008d08:	dd0a      	ble.n	8008d20 <__any_on+0x26>
 8008d0a:	f011 011f 	ands.w	r1, r1, #31
 8008d0e:	d007      	beq.n	8008d20 <__any_on+0x26>
 8008d10:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008d14:	fa24 f001 	lsr.w	r0, r4, r1
 8008d18:	fa00 f101 	lsl.w	r1, r0, r1
 8008d1c:	428c      	cmp	r4, r1
 8008d1e:	d10b      	bne.n	8008d38 <__any_on+0x3e>
 8008d20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d803      	bhi.n	8008d30 <__any_on+0x36>
 8008d28:	2000      	movs	r0, #0
 8008d2a:	bd10      	pop	{r4, pc}
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	e7f7      	b.n	8008d20 <__any_on+0x26>
 8008d30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d34:	2900      	cmp	r1, #0
 8008d36:	d0f5      	beq.n	8008d24 <__any_on+0x2a>
 8008d38:	2001      	movs	r0, #1
 8008d3a:	e7f6      	b.n	8008d2a <__any_on+0x30>

08008d3c <sulp>:
 8008d3c:	b570      	push	{r4, r5, r6, lr}
 8008d3e:	4604      	mov	r4, r0
 8008d40:	460d      	mov	r5, r1
 8008d42:	ec45 4b10 	vmov	d0, r4, r5
 8008d46:	4616      	mov	r6, r2
 8008d48:	f7ff feba 	bl	8008ac0 <__ulp>
 8008d4c:	ec51 0b10 	vmov	r0, r1, d0
 8008d50:	b17e      	cbz	r6, 8008d72 <sulp+0x36>
 8008d52:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008d56:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	dd09      	ble.n	8008d72 <sulp+0x36>
 8008d5e:	051b      	lsls	r3, r3, #20
 8008d60:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008d64:	2400      	movs	r4, #0
 8008d66:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008d6a:	4622      	mov	r2, r4
 8008d6c:	462b      	mov	r3, r5
 8008d6e:	f7f7 fc43 	bl	80005f8 <__aeabi_dmul>
 8008d72:	ec41 0b10 	vmov	d0, r0, r1
 8008d76:	bd70      	pop	{r4, r5, r6, pc}

08008d78 <_strtod_l>:
 8008d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d7c:	b09f      	sub	sp, #124	@ 0x7c
 8008d7e:	460c      	mov	r4, r1
 8008d80:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008d82:	2200      	movs	r2, #0
 8008d84:	921a      	str	r2, [sp, #104]	@ 0x68
 8008d86:	9005      	str	r0, [sp, #20]
 8008d88:	f04f 0a00 	mov.w	sl, #0
 8008d8c:	f04f 0b00 	mov.w	fp, #0
 8008d90:	460a      	mov	r2, r1
 8008d92:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d94:	7811      	ldrb	r1, [r2, #0]
 8008d96:	292b      	cmp	r1, #43	@ 0x2b
 8008d98:	d04a      	beq.n	8008e30 <_strtod_l+0xb8>
 8008d9a:	d838      	bhi.n	8008e0e <_strtod_l+0x96>
 8008d9c:	290d      	cmp	r1, #13
 8008d9e:	d832      	bhi.n	8008e06 <_strtod_l+0x8e>
 8008da0:	2908      	cmp	r1, #8
 8008da2:	d832      	bhi.n	8008e0a <_strtod_l+0x92>
 8008da4:	2900      	cmp	r1, #0
 8008da6:	d03b      	beq.n	8008e20 <_strtod_l+0xa8>
 8008da8:	2200      	movs	r2, #0
 8008daa:	920e      	str	r2, [sp, #56]	@ 0x38
 8008dac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008dae:	782a      	ldrb	r2, [r5, #0]
 8008db0:	2a30      	cmp	r2, #48	@ 0x30
 8008db2:	f040 80b2 	bne.w	8008f1a <_strtod_l+0x1a2>
 8008db6:	786a      	ldrb	r2, [r5, #1]
 8008db8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008dbc:	2a58      	cmp	r2, #88	@ 0x58
 8008dbe:	d16e      	bne.n	8008e9e <_strtod_l+0x126>
 8008dc0:	9302      	str	r3, [sp, #8]
 8008dc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dc4:	9301      	str	r3, [sp, #4]
 8008dc6:	ab1a      	add	r3, sp, #104	@ 0x68
 8008dc8:	9300      	str	r3, [sp, #0]
 8008dca:	4a8f      	ldr	r2, [pc, #572]	@ (8009008 <_strtod_l+0x290>)
 8008dcc:	9805      	ldr	r0, [sp, #20]
 8008dce:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008dd0:	a919      	add	r1, sp, #100	@ 0x64
 8008dd2:	f001 fadf 	bl	800a394 <__gethex>
 8008dd6:	f010 060f 	ands.w	r6, r0, #15
 8008dda:	4604      	mov	r4, r0
 8008ddc:	d005      	beq.n	8008dea <_strtod_l+0x72>
 8008dde:	2e06      	cmp	r6, #6
 8008de0:	d128      	bne.n	8008e34 <_strtod_l+0xbc>
 8008de2:	3501      	adds	r5, #1
 8008de4:	2300      	movs	r3, #0
 8008de6:	9519      	str	r5, [sp, #100]	@ 0x64
 8008de8:	930e      	str	r3, [sp, #56]	@ 0x38
 8008dea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f040 858e 	bne.w	800990e <_strtod_l+0xb96>
 8008df2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008df4:	b1cb      	cbz	r3, 8008e2a <_strtod_l+0xb2>
 8008df6:	4652      	mov	r2, sl
 8008df8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008dfc:	ec43 2b10 	vmov	d0, r2, r3
 8008e00:	b01f      	add	sp, #124	@ 0x7c
 8008e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e06:	2920      	cmp	r1, #32
 8008e08:	d1ce      	bne.n	8008da8 <_strtod_l+0x30>
 8008e0a:	3201      	adds	r2, #1
 8008e0c:	e7c1      	b.n	8008d92 <_strtod_l+0x1a>
 8008e0e:	292d      	cmp	r1, #45	@ 0x2d
 8008e10:	d1ca      	bne.n	8008da8 <_strtod_l+0x30>
 8008e12:	2101      	movs	r1, #1
 8008e14:	910e      	str	r1, [sp, #56]	@ 0x38
 8008e16:	1c51      	adds	r1, r2, #1
 8008e18:	9119      	str	r1, [sp, #100]	@ 0x64
 8008e1a:	7852      	ldrb	r2, [r2, #1]
 8008e1c:	2a00      	cmp	r2, #0
 8008e1e:	d1c5      	bne.n	8008dac <_strtod_l+0x34>
 8008e20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e22:	9419      	str	r4, [sp, #100]	@ 0x64
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	f040 8570 	bne.w	800990a <_strtod_l+0xb92>
 8008e2a:	4652      	mov	r2, sl
 8008e2c:	465b      	mov	r3, fp
 8008e2e:	e7e5      	b.n	8008dfc <_strtod_l+0x84>
 8008e30:	2100      	movs	r1, #0
 8008e32:	e7ef      	b.n	8008e14 <_strtod_l+0x9c>
 8008e34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008e36:	b13a      	cbz	r2, 8008e48 <_strtod_l+0xd0>
 8008e38:	2135      	movs	r1, #53	@ 0x35
 8008e3a:	a81c      	add	r0, sp, #112	@ 0x70
 8008e3c:	f7ff ff3a 	bl	8008cb4 <__copybits>
 8008e40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e42:	9805      	ldr	r0, [sp, #20]
 8008e44:	f7ff fb10 	bl	8008468 <_Bfree>
 8008e48:	3e01      	subs	r6, #1
 8008e4a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008e4c:	2e04      	cmp	r6, #4
 8008e4e:	d806      	bhi.n	8008e5e <_strtod_l+0xe6>
 8008e50:	e8df f006 	tbb	[pc, r6]
 8008e54:	201d0314 	.word	0x201d0314
 8008e58:	14          	.byte	0x14
 8008e59:	00          	.byte	0x00
 8008e5a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008e5e:	05e1      	lsls	r1, r4, #23
 8008e60:	bf48      	it	mi
 8008e62:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008e66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008e6a:	0d1b      	lsrs	r3, r3, #20
 8008e6c:	051b      	lsls	r3, r3, #20
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1bb      	bne.n	8008dea <_strtod_l+0x72>
 8008e72:	f7fe fb1f 	bl	80074b4 <__errno>
 8008e76:	2322      	movs	r3, #34	@ 0x22
 8008e78:	6003      	str	r3, [r0, #0]
 8008e7a:	e7b6      	b.n	8008dea <_strtod_l+0x72>
 8008e7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008e80:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008e84:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008e88:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008e8c:	e7e7      	b.n	8008e5e <_strtod_l+0xe6>
 8008e8e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009010 <_strtod_l+0x298>
 8008e92:	e7e4      	b.n	8008e5e <_strtod_l+0xe6>
 8008e94:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008e98:	f04f 3aff 	mov.w	sl, #4294967295
 8008e9c:	e7df      	b.n	8008e5e <_strtod_l+0xe6>
 8008e9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ea0:	1c5a      	adds	r2, r3, #1
 8008ea2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ea4:	785b      	ldrb	r3, [r3, #1]
 8008ea6:	2b30      	cmp	r3, #48	@ 0x30
 8008ea8:	d0f9      	beq.n	8008e9e <_strtod_l+0x126>
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d09d      	beq.n	8008dea <_strtod_l+0x72>
 8008eae:	2301      	movs	r3, #1
 8008eb0:	2700      	movs	r7, #0
 8008eb2:	9308      	str	r3, [sp, #32]
 8008eb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008eb6:	930c      	str	r3, [sp, #48]	@ 0x30
 8008eb8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008eba:	46b9      	mov	r9, r7
 8008ebc:	220a      	movs	r2, #10
 8008ebe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008ec0:	7805      	ldrb	r5, [r0, #0]
 8008ec2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008ec6:	b2d9      	uxtb	r1, r3
 8008ec8:	2909      	cmp	r1, #9
 8008eca:	d928      	bls.n	8008f1e <_strtod_l+0x1a6>
 8008ecc:	494f      	ldr	r1, [pc, #316]	@ (800900c <_strtod_l+0x294>)
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f001 f97a 	bl	800a1c8 <strncmp>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	d032      	beq.n	8008f3e <_strtod_l+0x1c6>
 8008ed8:	2000      	movs	r0, #0
 8008eda:	462a      	mov	r2, r5
 8008edc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ede:	464d      	mov	r5, r9
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	2a65      	cmp	r2, #101	@ 0x65
 8008ee4:	d001      	beq.n	8008eea <_strtod_l+0x172>
 8008ee6:	2a45      	cmp	r2, #69	@ 0x45
 8008ee8:	d114      	bne.n	8008f14 <_strtod_l+0x19c>
 8008eea:	b91d      	cbnz	r5, 8008ef4 <_strtod_l+0x17c>
 8008eec:	9a08      	ldr	r2, [sp, #32]
 8008eee:	4302      	orrs	r2, r0
 8008ef0:	d096      	beq.n	8008e20 <_strtod_l+0xa8>
 8008ef2:	2500      	movs	r5, #0
 8008ef4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008ef6:	1c62      	adds	r2, r4, #1
 8008ef8:	9219      	str	r2, [sp, #100]	@ 0x64
 8008efa:	7862      	ldrb	r2, [r4, #1]
 8008efc:	2a2b      	cmp	r2, #43	@ 0x2b
 8008efe:	d07a      	beq.n	8008ff6 <_strtod_l+0x27e>
 8008f00:	2a2d      	cmp	r2, #45	@ 0x2d
 8008f02:	d07e      	beq.n	8009002 <_strtod_l+0x28a>
 8008f04:	f04f 0c00 	mov.w	ip, #0
 8008f08:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008f0c:	2909      	cmp	r1, #9
 8008f0e:	f240 8085 	bls.w	800901c <_strtod_l+0x2a4>
 8008f12:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f14:	f04f 0800 	mov.w	r8, #0
 8008f18:	e0a5      	b.n	8009066 <_strtod_l+0x2ee>
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	e7c8      	b.n	8008eb0 <_strtod_l+0x138>
 8008f1e:	f1b9 0f08 	cmp.w	r9, #8
 8008f22:	bfd8      	it	le
 8008f24:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008f26:	f100 0001 	add.w	r0, r0, #1
 8008f2a:	bfda      	itte	le
 8008f2c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008f30:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008f32:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008f36:	f109 0901 	add.w	r9, r9, #1
 8008f3a:	9019      	str	r0, [sp, #100]	@ 0x64
 8008f3c:	e7bf      	b.n	8008ebe <_strtod_l+0x146>
 8008f3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f40:	1c5a      	adds	r2, r3, #1
 8008f42:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f44:	785a      	ldrb	r2, [r3, #1]
 8008f46:	f1b9 0f00 	cmp.w	r9, #0
 8008f4a:	d03b      	beq.n	8008fc4 <_strtod_l+0x24c>
 8008f4c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008f4e:	464d      	mov	r5, r9
 8008f50:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008f54:	2b09      	cmp	r3, #9
 8008f56:	d912      	bls.n	8008f7e <_strtod_l+0x206>
 8008f58:	2301      	movs	r3, #1
 8008f5a:	e7c2      	b.n	8008ee2 <_strtod_l+0x16a>
 8008f5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f5e:	1c5a      	adds	r2, r3, #1
 8008f60:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f62:	785a      	ldrb	r2, [r3, #1]
 8008f64:	3001      	adds	r0, #1
 8008f66:	2a30      	cmp	r2, #48	@ 0x30
 8008f68:	d0f8      	beq.n	8008f5c <_strtod_l+0x1e4>
 8008f6a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008f6e:	2b08      	cmp	r3, #8
 8008f70:	f200 84d2 	bhi.w	8009918 <_strtod_l+0xba0>
 8008f74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f76:	900a      	str	r0, [sp, #40]	@ 0x28
 8008f78:	2000      	movs	r0, #0
 8008f7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f7c:	4605      	mov	r5, r0
 8008f7e:	3a30      	subs	r2, #48	@ 0x30
 8008f80:	f100 0301 	add.w	r3, r0, #1
 8008f84:	d018      	beq.n	8008fb8 <_strtod_l+0x240>
 8008f86:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f88:	4419      	add	r1, r3
 8008f8a:	910a      	str	r1, [sp, #40]	@ 0x28
 8008f8c:	462e      	mov	r6, r5
 8008f8e:	f04f 0e0a 	mov.w	lr, #10
 8008f92:	1c71      	adds	r1, r6, #1
 8008f94:	eba1 0c05 	sub.w	ip, r1, r5
 8008f98:	4563      	cmp	r3, ip
 8008f9a:	dc15      	bgt.n	8008fc8 <_strtod_l+0x250>
 8008f9c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008fa0:	182b      	adds	r3, r5, r0
 8008fa2:	2b08      	cmp	r3, #8
 8008fa4:	f105 0501 	add.w	r5, r5, #1
 8008fa8:	4405      	add	r5, r0
 8008faa:	dc1a      	bgt.n	8008fe2 <_strtod_l+0x26a>
 8008fac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008fae:	230a      	movs	r3, #10
 8008fb0:	fb03 2301 	mla	r3, r3, r1, r2
 8008fb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fba:	1c51      	adds	r1, r2, #1
 8008fbc:	9119      	str	r1, [sp, #100]	@ 0x64
 8008fbe:	7852      	ldrb	r2, [r2, #1]
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	e7c5      	b.n	8008f50 <_strtod_l+0x1d8>
 8008fc4:	4648      	mov	r0, r9
 8008fc6:	e7ce      	b.n	8008f66 <_strtod_l+0x1ee>
 8008fc8:	2e08      	cmp	r6, #8
 8008fca:	dc05      	bgt.n	8008fd8 <_strtod_l+0x260>
 8008fcc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008fce:	fb0e f606 	mul.w	r6, lr, r6
 8008fd2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008fd4:	460e      	mov	r6, r1
 8008fd6:	e7dc      	b.n	8008f92 <_strtod_l+0x21a>
 8008fd8:	2910      	cmp	r1, #16
 8008fda:	bfd8      	it	le
 8008fdc:	fb0e f707 	mulle.w	r7, lr, r7
 8008fe0:	e7f8      	b.n	8008fd4 <_strtod_l+0x25c>
 8008fe2:	2b0f      	cmp	r3, #15
 8008fe4:	bfdc      	itt	le
 8008fe6:	230a      	movle	r3, #10
 8008fe8:	fb03 2707 	mlale	r7, r3, r7, r2
 8008fec:	e7e3      	b.n	8008fb6 <_strtod_l+0x23e>
 8008fee:	2300      	movs	r3, #0
 8008ff0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e77a      	b.n	8008eec <_strtod_l+0x174>
 8008ff6:	f04f 0c00 	mov.w	ip, #0
 8008ffa:	1ca2      	adds	r2, r4, #2
 8008ffc:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ffe:	78a2      	ldrb	r2, [r4, #2]
 8009000:	e782      	b.n	8008f08 <_strtod_l+0x190>
 8009002:	f04f 0c01 	mov.w	ip, #1
 8009006:	e7f8      	b.n	8008ffa <_strtod_l+0x282>
 8009008:	0800af94 	.word	0x0800af94
 800900c:	0800adc7 	.word	0x0800adc7
 8009010:	7ff00000 	.word	0x7ff00000
 8009014:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009016:	1c51      	adds	r1, r2, #1
 8009018:	9119      	str	r1, [sp, #100]	@ 0x64
 800901a:	7852      	ldrb	r2, [r2, #1]
 800901c:	2a30      	cmp	r2, #48	@ 0x30
 800901e:	d0f9      	beq.n	8009014 <_strtod_l+0x29c>
 8009020:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009024:	2908      	cmp	r1, #8
 8009026:	f63f af75 	bhi.w	8008f14 <_strtod_l+0x19c>
 800902a:	3a30      	subs	r2, #48	@ 0x30
 800902c:	9209      	str	r2, [sp, #36]	@ 0x24
 800902e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009030:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009032:	f04f 080a 	mov.w	r8, #10
 8009036:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009038:	1c56      	adds	r6, r2, #1
 800903a:	9619      	str	r6, [sp, #100]	@ 0x64
 800903c:	7852      	ldrb	r2, [r2, #1]
 800903e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009042:	f1be 0f09 	cmp.w	lr, #9
 8009046:	d939      	bls.n	80090bc <_strtod_l+0x344>
 8009048:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800904a:	1a76      	subs	r6, r6, r1
 800904c:	2e08      	cmp	r6, #8
 800904e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009052:	dc03      	bgt.n	800905c <_strtod_l+0x2e4>
 8009054:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009056:	4588      	cmp	r8, r1
 8009058:	bfa8      	it	ge
 800905a:	4688      	movge	r8, r1
 800905c:	f1bc 0f00 	cmp.w	ip, #0
 8009060:	d001      	beq.n	8009066 <_strtod_l+0x2ee>
 8009062:	f1c8 0800 	rsb	r8, r8, #0
 8009066:	2d00      	cmp	r5, #0
 8009068:	d14e      	bne.n	8009108 <_strtod_l+0x390>
 800906a:	9908      	ldr	r1, [sp, #32]
 800906c:	4308      	orrs	r0, r1
 800906e:	f47f aebc 	bne.w	8008dea <_strtod_l+0x72>
 8009072:	2b00      	cmp	r3, #0
 8009074:	f47f aed4 	bne.w	8008e20 <_strtod_l+0xa8>
 8009078:	2a69      	cmp	r2, #105	@ 0x69
 800907a:	d028      	beq.n	80090ce <_strtod_l+0x356>
 800907c:	dc25      	bgt.n	80090ca <_strtod_l+0x352>
 800907e:	2a49      	cmp	r2, #73	@ 0x49
 8009080:	d025      	beq.n	80090ce <_strtod_l+0x356>
 8009082:	2a4e      	cmp	r2, #78	@ 0x4e
 8009084:	f47f aecc 	bne.w	8008e20 <_strtod_l+0xa8>
 8009088:	499a      	ldr	r1, [pc, #616]	@ (80092f4 <_strtod_l+0x57c>)
 800908a:	a819      	add	r0, sp, #100	@ 0x64
 800908c:	f001 fba4 	bl	800a7d8 <__match>
 8009090:	2800      	cmp	r0, #0
 8009092:	f43f aec5 	beq.w	8008e20 <_strtod_l+0xa8>
 8009096:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	2b28      	cmp	r3, #40	@ 0x28
 800909c:	d12e      	bne.n	80090fc <_strtod_l+0x384>
 800909e:	4996      	ldr	r1, [pc, #600]	@ (80092f8 <_strtod_l+0x580>)
 80090a0:	aa1c      	add	r2, sp, #112	@ 0x70
 80090a2:	a819      	add	r0, sp, #100	@ 0x64
 80090a4:	f001 fbac 	bl	800a800 <__hexnan>
 80090a8:	2805      	cmp	r0, #5
 80090aa:	d127      	bne.n	80090fc <_strtod_l+0x384>
 80090ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80090ae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80090b2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80090b6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80090ba:	e696      	b.n	8008dea <_strtod_l+0x72>
 80090bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090be:	fb08 2101 	mla	r1, r8, r1, r2
 80090c2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80090c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80090c8:	e7b5      	b.n	8009036 <_strtod_l+0x2be>
 80090ca:	2a6e      	cmp	r2, #110	@ 0x6e
 80090cc:	e7da      	b.n	8009084 <_strtod_l+0x30c>
 80090ce:	498b      	ldr	r1, [pc, #556]	@ (80092fc <_strtod_l+0x584>)
 80090d0:	a819      	add	r0, sp, #100	@ 0x64
 80090d2:	f001 fb81 	bl	800a7d8 <__match>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	f43f aea2 	beq.w	8008e20 <_strtod_l+0xa8>
 80090dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090de:	4988      	ldr	r1, [pc, #544]	@ (8009300 <_strtod_l+0x588>)
 80090e0:	3b01      	subs	r3, #1
 80090e2:	a819      	add	r0, sp, #100	@ 0x64
 80090e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80090e6:	f001 fb77 	bl	800a7d8 <__match>
 80090ea:	b910      	cbnz	r0, 80090f2 <_strtod_l+0x37a>
 80090ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090ee:	3301      	adds	r3, #1
 80090f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80090f2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009310 <_strtod_l+0x598>
 80090f6:	f04f 0a00 	mov.w	sl, #0
 80090fa:	e676      	b.n	8008dea <_strtod_l+0x72>
 80090fc:	4881      	ldr	r0, [pc, #516]	@ (8009304 <_strtod_l+0x58c>)
 80090fe:	f001 f8a7 	bl	800a250 <nan>
 8009102:	ec5b ab10 	vmov	sl, fp, d0
 8009106:	e670      	b.n	8008dea <_strtod_l+0x72>
 8009108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800910a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800910c:	eba8 0303 	sub.w	r3, r8, r3
 8009110:	f1b9 0f00 	cmp.w	r9, #0
 8009114:	bf08      	it	eq
 8009116:	46a9      	moveq	r9, r5
 8009118:	2d10      	cmp	r5, #16
 800911a:	9309      	str	r3, [sp, #36]	@ 0x24
 800911c:	462c      	mov	r4, r5
 800911e:	bfa8      	it	ge
 8009120:	2410      	movge	r4, #16
 8009122:	f7f7 f9ef 	bl	8000504 <__aeabi_ui2d>
 8009126:	2d09      	cmp	r5, #9
 8009128:	4682      	mov	sl, r0
 800912a:	468b      	mov	fp, r1
 800912c:	dc13      	bgt.n	8009156 <_strtod_l+0x3de>
 800912e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009130:	2b00      	cmp	r3, #0
 8009132:	f43f ae5a 	beq.w	8008dea <_strtod_l+0x72>
 8009136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009138:	dd78      	ble.n	800922c <_strtod_l+0x4b4>
 800913a:	2b16      	cmp	r3, #22
 800913c:	dc5f      	bgt.n	80091fe <_strtod_l+0x486>
 800913e:	4972      	ldr	r1, [pc, #456]	@ (8009308 <_strtod_l+0x590>)
 8009140:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009144:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009148:	4652      	mov	r2, sl
 800914a:	465b      	mov	r3, fp
 800914c:	f7f7 fa54 	bl	80005f8 <__aeabi_dmul>
 8009150:	4682      	mov	sl, r0
 8009152:	468b      	mov	fp, r1
 8009154:	e649      	b.n	8008dea <_strtod_l+0x72>
 8009156:	4b6c      	ldr	r3, [pc, #432]	@ (8009308 <_strtod_l+0x590>)
 8009158:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800915c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009160:	f7f7 fa4a 	bl	80005f8 <__aeabi_dmul>
 8009164:	4682      	mov	sl, r0
 8009166:	4638      	mov	r0, r7
 8009168:	468b      	mov	fp, r1
 800916a:	f7f7 f9cb 	bl	8000504 <__aeabi_ui2d>
 800916e:	4602      	mov	r2, r0
 8009170:	460b      	mov	r3, r1
 8009172:	4650      	mov	r0, sl
 8009174:	4659      	mov	r1, fp
 8009176:	f7f7 f889 	bl	800028c <__adddf3>
 800917a:	2d0f      	cmp	r5, #15
 800917c:	4682      	mov	sl, r0
 800917e:	468b      	mov	fp, r1
 8009180:	ddd5      	ble.n	800912e <_strtod_l+0x3b6>
 8009182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009184:	1b2c      	subs	r4, r5, r4
 8009186:	441c      	add	r4, r3
 8009188:	2c00      	cmp	r4, #0
 800918a:	f340 8093 	ble.w	80092b4 <_strtod_l+0x53c>
 800918e:	f014 030f 	ands.w	r3, r4, #15
 8009192:	d00a      	beq.n	80091aa <_strtod_l+0x432>
 8009194:	495c      	ldr	r1, [pc, #368]	@ (8009308 <_strtod_l+0x590>)
 8009196:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800919a:	4652      	mov	r2, sl
 800919c:	465b      	mov	r3, fp
 800919e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091a2:	f7f7 fa29 	bl	80005f8 <__aeabi_dmul>
 80091a6:	4682      	mov	sl, r0
 80091a8:	468b      	mov	fp, r1
 80091aa:	f034 040f 	bics.w	r4, r4, #15
 80091ae:	d073      	beq.n	8009298 <_strtod_l+0x520>
 80091b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80091b4:	dd49      	ble.n	800924a <_strtod_l+0x4d2>
 80091b6:	2400      	movs	r4, #0
 80091b8:	46a0      	mov	r8, r4
 80091ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 80091bc:	46a1      	mov	r9, r4
 80091be:	9a05      	ldr	r2, [sp, #20]
 80091c0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009310 <_strtod_l+0x598>
 80091c4:	2322      	movs	r3, #34	@ 0x22
 80091c6:	6013      	str	r3, [r2, #0]
 80091c8:	f04f 0a00 	mov.w	sl, #0
 80091cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f43f ae0b 	beq.w	8008dea <_strtod_l+0x72>
 80091d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091d6:	9805      	ldr	r0, [sp, #20]
 80091d8:	f7ff f946 	bl	8008468 <_Bfree>
 80091dc:	9805      	ldr	r0, [sp, #20]
 80091de:	4649      	mov	r1, r9
 80091e0:	f7ff f942 	bl	8008468 <_Bfree>
 80091e4:	9805      	ldr	r0, [sp, #20]
 80091e6:	4641      	mov	r1, r8
 80091e8:	f7ff f93e 	bl	8008468 <_Bfree>
 80091ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80091ee:	9805      	ldr	r0, [sp, #20]
 80091f0:	f7ff f93a 	bl	8008468 <_Bfree>
 80091f4:	9805      	ldr	r0, [sp, #20]
 80091f6:	4621      	mov	r1, r4
 80091f8:	f7ff f936 	bl	8008468 <_Bfree>
 80091fc:	e5f5      	b.n	8008dea <_strtod_l+0x72>
 80091fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009200:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009204:	4293      	cmp	r3, r2
 8009206:	dbbc      	blt.n	8009182 <_strtod_l+0x40a>
 8009208:	4c3f      	ldr	r4, [pc, #252]	@ (8009308 <_strtod_l+0x590>)
 800920a:	f1c5 050f 	rsb	r5, r5, #15
 800920e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009212:	4652      	mov	r2, sl
 8009214:	465b      	mov	r3, fp
 8009216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800921a:	f7f7 f9ed 	bl	80005f8 <__aeabi_dmul>
 800921e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009220:	1b5d      	subs	r5, r3, r5
 8009222:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009226:	e9d4 2300 	ldrd	r2, r3, [r4]
 800922a:	e78f      	b.n	800914c <_strtod_l+0x3d4>
 800922c:	3316      	adds	r3, #22
 800922e:	dba8      	blt.n	8009182 <_strtod_l+0x40a>
 8009230:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009232:	eba3 0808 	sub.w	r8, r3, r8
 8009236:	4b34      	ldr	r3, [pc, #208]	@ (8009308 <_strtod_l+0x590>)
 8009238:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800923c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009240:	4650      	mov	r0, sl
 8009242:	4659      	mov	r1, fp
 8009244:	f7f7 fb02 	bl	800084c <__aeabi_ddiv>
 8009248:	e782      	b.n	8009150 <_strtod_l+0x3d8>
 800924a:	2300      	movs	r3, #0
 800924c:	4f2f      	ldr	r7, [pc, #188]	@ (800930c <_strtod_l+0x594>)
 800924e:	1124      	asrs	r4, r4, #4
 8009250:	4650      	mov	r0, sl
 8009252:	4659      	mov	r1, fp
 8009254:	461e      	mov	r6, r3
 8009256:	2c01      	cmp	r4, #1
 8009258:	dc21      	bgt.n	800929e <_strtod_l+0x526>
 800925a:	b10b      	cbz	r3, 8009260 <_strtod_l+0x4e8>
 800925c:	4682      	mov	sl, r0
 800925e:	468b      	mov	fp, r1
 8009260:	492a      	ldr	r1, [pc, #168]	@ (800930c <_strtod_l+0x594>)
 8009262:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009266:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800926a:	4652      	mov	r2, sl
 800926c:	465b      	mov	r3, fp
 800926e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009272:	f7f7 f9c1 	bl	80005f8 <__aeabi_dmul>
 8009276:	4b26      	ldr	r3, [pc, #152]	@ (8009310 <_strtod_l+0x598>)
 8009278:	460a      	mov	r2, r1
 800927a:	400b      	ands	r3, r1
 800927c:	4925      	ldr	r1, [pc, #148]	@ (8009314 <_strtod_l+0x59c>)
 800927e:	428b      	cmp	r3, r1
 8009280:	4682      	mov	sl, r0
 8009282:	d898      	bhi.n	80091b6 <_strtod_l+0x43e>
 8009284:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009288:	428b      	cmp	r3, r1
 800928a:	bf86      	itte	hi
 800928c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009318 <_strtod_l+0x5a0>
 8009290:	f04f 3aff 	movhi.w	sl, #4294967295
 8009294:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009298:	2300      	movs	r3, #0
 800929a:	9308      	str	r3, [sp, #32]
 800929c:	e076      	b.n	800938c <_strtod_l+0x614>
 800929e:	07e2      	lsls	r2, r4, #31
 80092a0:	d504      	bpl.n	80092ac <_strtod_l+0x534>
 80092a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092a6:	f7f7 f9a7 	bl	80005f8 <__aeabi_dmul>
 80092aa:	2301      	movs	r3, #1
 80092ac:	3601      	adds	r6, #1
 80092ae:	1064      	asrs	r4, r4, #1
 80092b0:	3708      	adds	r7, #8
 80092b2:	e7d0      	b.n	8009256 <_strtod_l+0x4de>
 80092b4:	d0f0      	beq.n	8009298 <_strtod_l+0x520>
 80092b6:	4264      	negs	r4, r4
 80092b8:	f014 020f 	ands.w	r2, r4, #15
 80092bc:	d00a      	beq.n	80092d4 <_strtod_l+0x55c>
 80092be:	4b12      	ldr	r3, [pc, #72]	@ (8009308 <_strtod_l+0x590>)
 80092c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092c4:	4650      	mov	r0, sl
 80092c6:	4659      	mov	r1, fp
 80092c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092cc:	f7f7 fabe 	bl	800084c <__aeabi_ddiv>
 80092d0:	4682      	mov	sl, r0
 80092d2:	468b      	mov	fp, r1
 80092d4:	1124      	asrs	r4, r4, #4
 80092d6:	d0df      	beq.n	8009298 <_strtod_l+0x520>
 80092d8:	2c1f      	cmp	r4, #31
 80092da:	dd1f      	ble.n	800931c <_strtod_l+0x5a4>
 80092dc:	2400      	movs	r4, #0
 80092de:	46a0      	mov	r8, r4
 80092e0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80092e2:	46a1      	mov	r9, r4
 80092e4:	9a05      	ldr	r2, [sp, #20]
 80092e6:	2322      	movs	r3, #34	@ 0x22
 80092e8:	f04f 0a00 	mov.w	sl, #0
 80092ec:	f04f 0b00 	mov.w	fp, #0
 80092f0:	6013      	str	r3, [r2, #0]
 80092f2:	e76b      	b.n	80091cc <_strtod_l+0x454>
 80092f4:	0800acb5 	.word	0x0800acb5
 80092f8:	0800af80 	.word	0x0800af80
 80092fc:	0800acad 	.word	0x0800acad
 8009300:	0800ace4 	.word	0x0800ace4
 8009304:	0800ae1d 	.word	0x0800ae1d
 8009308:	0800aeb8 	.word	0x0800aeb8
 800930c:	0800ae90 	.word	0x0800ae90
 8009310:	7ff00000 	.word	0x7ff00000
 8009314:	7ca00000 	.word	0x7ca00000
 8009318:	7fefffff 	.word	0x7fefffff
 800931c:	f014 0310 	ands.w	r3, r4, #16
 8009320:	bf18      	it	ne
 8009322:	236a      	movne	r3, #106	@ 0x6a
 8009324:	4ea9      	ldr	r6, [pc, #676]	@ (80095cc <_strtod_l+0x854>)
 8009326:	9308      	str	r3, [sp, #32]
 8009328:	4650      	mov	r0, sl
 800932a:	4659      	mov	r1, fp
 800932c:	2300      	movs	r3, #0
 800932e:	07e7      	lsls	r7, r4, #31
 8009330:	d504      	bpl.n	800933c <_strtod_l+0x5c4>
 8009332:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009336:	f7f7 f95f 	bl	80005f8 <__aeabi_dmul>
 800933a:	2301      	movs	r3, #1
 800933c:	1064      	asrs	r4, r4, #1
 800933e:	f106 0608 	add.w	r6, r6, #8
 8009342:	d1f4      	bne.n	800932e <_strtod_l+0x5b6>
 8009344:	b10b      	cbz	r3, 800934a <_strtod_l+0x5d2>
 8009346:	4682      	mov	sl, r0
 8009348:	468b      	mov	fp, r1
 800934a:	9b08      	ldr	r3, [sp, #32]
 800934c:	b1b3      	cbz	r3, 800937c <_strtod_l+0x604>
 800934e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009352:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009356:	2b00      	cmp	r3, #0
 8009358:	4659      	mov	r1, fp
 800935a:	dd0f      	ble.n	800937c <_strtod_l+0x604>
 800935c:	2b1f      	cmp	r3, #31
 800935e:	dd56      	ble.n	800940e <_strtod_l+0x696>
 8009360:	2b34      	cmp	r3, #52	@ 0x34
 8009362:	bfde      	ittt	le
 8009364:	f04f 33ff 	movle.w	r3, #4294967295
 8009368:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800936c:	4093      	lslle	r3, r2
 800936e:	f04f 0a00 	mov.w	sl, #0
 8009372:	bfcc      	ite	gt
 8009374:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009378:	ea03 0b01 	andle.w	fp, r3, r1
 800937c:	2200      	movs	r2, #0
 800937e:	2300      	movs	r3, #0
 8009380:	4650      	mov	r0, sl
 8009382:	4659      	mov	r1, fp
 8009384:	f7f7 fba0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009388:	2800      	cmp	r0, #0
 800938a:	d1a7      	bne.n	80092dc <_strtod_l+0x564>
 800938c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800938e:	9300      	str	r3, [sp, #0]
 8009390:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009392:	9805      	ldr	r0, [sp, #20]
 8009394:	462b      	mov	r3, r5
 8009396:	464a      	mov	r2, r9
 8009398:	f7ff f8ce 	bl	8008538 <__s2b>
 800939c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800939e:	2800      	cmp	r0, #0
 80093a0:	f43f af09 	beq.w	80091b6 <_strtod_l+0x43e>
 80093a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093a8:	2a00      	cmp	r2, #0
 80093aa:	eba3 0308 	sub.w	r3, r3, r8
 80093ae:	bfa8      	it	ge
 80093b0:	2300      	movge	r3, #0
 80093b2:	9312      	str	r3, [sp, #72]	@ 0x48
 80093b4:	2400      	movs	r4, #0
 80093b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80093ba:	9316      	str	r3, [sp, #88]	@ 0x58
 80093bc:	46a0      	mov	r8, r4
 80093be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093c0:	9805      	ldr	r0, [sp, #20]
 80093c2:	6859      	ldr	r1, [r3, #4]
 80093c4:	f7ff f810 	bl	80083e8 <_Balloc>
 80093c8:	4681      	mov	r9, r0
 80093ca:	2800      	cmp	r0, #0
 80093cc:	f43f aef7 	beq.w	80091be <_strtod_l+0x446>
 80093d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093d2:	691a      	ldr	r2, [r3, #16]
 80093d4:	3202      	adds	r2, #2
 80093d6:	f103 010c 	add.w	r1, r3, #12
 80093da:	0092      	lsls	r2, r2, #2
 80093dc:	300c      	adds	r0, #12
 80093de:	f7fe f896 	bl	800750e <memcpy>
 80093e2:	ec4b ab10 	vmov	d0, sl, fp
 80093e6:	9805      	ldr	r0, [sp, #20]
 80093e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80093ea:	a91b      	add	r1, sp, #108	@ 0x6c
 80093ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80093f0:	f7ff fbd6 	bl	8008ba0 <__d2b>
 80093f4:	901a      	str	r0, [sp, #104]	@ 0x68
 80093f6:	2800      	cmp	r0, #0
 80093f8:	f43f aee1 	beq.w	80091be <_strtod_l+0x446>
 80093fc:	9805      	ldr	r0, [sp, #20]
 80093fe:	2101      	movs	r1, #1
 8009400:	f7ff f930 	bl	8008664 <__i2b>
 8009404:	4680      	mov	r8, r0
 8009406:	b948      	cbnz	r0, 800941c <_strtod_l+0x6a4>
 8009408:	f04f 0800 	mov.w	r8, #0
 800940c:	e6d7      	b.n	80091be <_strtod_l+0x446>
 800940e:	f04f 32ff 	mov.w	r2, #4294967295
 8009412:	fa02 f303 	lsl.w	r3, r2, r3
 8009416:	ea03 0a0a 	and.w	sl, r3, sl
 800941a:	e7af      	b.n	800937c <_strtod_l+0x604>
 800941c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800941e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009420:	2d00      	cmp	r5, #0
 8009422:	bfab      	itete	ge
 8009424:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009426:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009428:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800942a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800942c:	bfac      	ite	ge
 800942e:	18ef      	addge	r7, r5, r3
 8009430:	1b5e      	sublt	r6, r3, r5
 8009432:	9b08      	ldr	r3, [sp, #32]
 8009434:	1aed      	subs	r5, r5, r3
 8009436:	4415      	add	r5, r2
 8009438:	4b65      	ldr	r3, [pc, #404]	@ (80095d0 <_strtod_l+0x858>)
 800943a:	3d01      	subs	r5, #1
 800943c:	429d      	cmp	r5, r3
 800943e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009442:	da50      	bge.n	80094e6 <_strtod_l+0x76e>
 8009444:	1b5b      	subs	r3, r3, r5
 8009446:	2b1f      	cmp	r3, #31
 8009448:	eba2 0203 	sub.w	r2, r2, r3
 800944c:	f04f 0101 	mov.w	r1, #1
 8009450:	dc3d      	bgt.n	80094ce <_strtod_l+0x756>
 8009452:	fa01 f303 	lsl.w	r3, r1, r3
 8009456:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009458:	2300      	movs	r3, #0
 800945a:	9310      	str	r3, [sp, #64]	@ 0x40
 800945c:	18bd      	adds	r5, r7, r2
 800945e:	9b08      	ldr	r3, [sp, #32]
 8009460:	42af      	cmp	r7, r5
 8009462:	4416      	add	r6, r2
 8009464:	441e      	add	r6, r3
 8009466:	463b      	mov	r3, r7
 8009468:	bfa8      	it	ge
 800946a:	462b      	movge	r3, r5
 800946c:	42b3      	cmp	r3, r6
 800946e:	bfa8      	it	ge
 8009470:	4633      	movge	r3, r6
 8009472:	2b00      	cmp	r3, #0
 8009474:	bfc2      	ittt	gt
 8009476:	1aed      	subgt	r5, r5, r3
 8009478:	1af6      	subgt	r6, r6, r3
 800947a:	1aff      	subgt	r7, r7, r3
 800947c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800947e:	2b00      	cmp	r3, #0
 8009480:	dd16      	ble.n	80094b0 <_strtod_l+0x738>
 8009482:	4641      	mov	r1, r8
 8009484:	9805      	ldr	r0, [sp, #20]
 8009486:	461a      	mov	r2, r3
 8009488:	f7ff f9a4 	bl	80087d4 <__pow5mult>
 800948c:	4680      	mov	r8, r0
 800948e:	2800      	cmp	r0, #0
 8009490:	d0ba      	beq.n	8009408 <_strtod_l+0x690>
 8009492:	4601      	mov	r1, r0
 8009494:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009496:	9805      	ldr	r0, [sp, #20]
 8009498:	f7ff f8fa 	bl	8008690 <__multiply>
 800949c:	900a      	str	r0, [sp, #40]	@ 0x28
 800949e:	2800      	cmp	r0, #0
 80094a0:	f43f ae8d 	beq.w	80091be <_strtod_l+0x446>
 80094a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094a6:	9805      	ldr	r0, [sp, #20]
 80094a8:	f7fe ffde 	bl	8008468 <_Bfree>
 80094ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80094b0:	2d00      	cmp	r5, #0
 80094b2:	dc1d      	bgt.n	80094f0 <_strtod_l+0x778>
 80094b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	dd23      	ble.n	8009502 <_strtod_l+0x78a>
 80094ba:	4649      	mov	r1, r9
 80094bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80094be:	9805      	ldr	r0, [sp, #20]
 80094c0:	f7ff f988 	bl	80087d4 <__pow5mult>
 80094c4:	4681      	mov	r9, r0
 80094c6:	b9e0      	cbnz	r0, 8009502 <_strtod_l+0x78a>
 80094c8:	f04f 0900 	mov.w	r9, #0
 80094cc:	e677      	b.n	80091be <_strtod_l+0x446>
 80094ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80094d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80094d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80094da:	35e2      	adds	r5, #226	@ 0xe2
 80094dc:	fa01 f305 	lsl.w	r3, r1, r5
 80094e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80094e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80094e4:	e7ba      	b.n	800945c <_strtod_l+0x6e4>
 80094e6:	2300      	movs	r3, #0
 80094e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80094ea:	2301      	movs	r3, #1
 80094ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80094ee:	e7b5      	b.n	800945c <_strtod_l+0x6e4>
 80094f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094f2:	9805      	ldr	r0, [sp, #20]
 80094f4:	462a      	mov	r2, r5
 80094f6:	f7ff f9c7 	bl	8008888 <__lshift>
 80094fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80094fc:	2800      	cmp	r0, #0
 80094fe:	d1d9      	bne.n	80094b4 <_strtod_l+0x73c>
 8009500:	e65d      	b.n	80091be <_strtod_l+0x446>
 8009502:	2e00      	cmp	r6, #0
 8009504:	dd07      	ble.n	8009516 <_strtod_l+0x79e>
 8009506:	4649      	mov	r1, r9
 8009508:	9805      	ldr	r0, [sp, #20]
 800950a:	4632      	mov	r2, r6
 800950c:	f7ff f9bc 	bl	8008888 <__lshift>
 8009510:	4681      	mov	r9, r0
 8009512:	2800      	cmp	r0, #0
 8009514:	d0d8      	beq.n	80094c8 <_strtod_l+0x750>
 8009516:	2f00      	cmp	r7, #0
 8009518:	dd08      	ble.n	800952c <_strtod_l+0x7b4>
 800951a:	4641      	mov	r1, r8
 800951c:	9805      	ldr	r0, [sp, #20]
 800951e:	463a      	mov	r2, r7
 8009520:	f7ff f9b2 	bl	8008888 <__lshift>
 8009524:	4680      	mov	r8, r0
 8009526:	2800      	cmp	r0, #0
 8009528:	f43f ae49 	beq.w	80091be <_strtod_l+0x446>
 800952c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800952e:	9805      	ldr	r0, [sp, #20]
 8009530:	464a      	mov	r2, r9
 8009532:	f7ff fa31 	bl	8008998 <__mdiff>
 8009536:	4604      	mov	r4, r0
 8009538:	2800      	cmp	r0, #0
 800953a:	f43f ae40 	beq.w	80091be <_strtod_l+0x446>
 800953e:	68c3      	ldr	r3, [r0, #12]
 8009540:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009542:	2300      	movs	r3, #0
 8009544:	60c3      	str	r3, [r0, #12]
 8009546:	4641      	mov	r1, r8
 8009548:	f7ff fa0a 	bl	8008960 <__mcmp>
 800954c:	2800      	cmp	r0, #0
 800954e:	da45      	bge.n	80095dc <_strtod_l+0x864>
 8009550:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009552:	ea53 030a 	orrs.w	r3, r3, sl
 8009556:	d16b      	bne.n	8009630 <_strtod_l+0x8b8>
 8009558:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800955c:	2b00      	cmp	r3, #0
 800955e:	d167      	bne.n	8009630 <_strtod_l+0x8b8>
 8009560:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009564:	0d1b      	lsrs	r3, r3, #20
 8009566:	051b      	lsls	r3, r3, #20
 8009568:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800956c:	d960      	bls.n	8009630 <_strtod_l+0x8b8>
 800956e:	6963      	ldr	r3, [r4, #20]
 8009570:	b913      	cbnz	r3, 8009578 <_strtod_l+0x800>
 8009572:	6923      	ldr	r3, [r4, #16]
 8009574:	2b01      	cmp	r3, #1
 8009576:	dd5b      	ble.n	8009630 <_strtod_l+0x8b8>
 8009578:	4621      	mov	r1, r4
 800957a:	2201      	movs	r2, #1
 800957c:	9805      	ldr	r0, [sp, #20]
 800957e:	f7ff f983 	bl	8008888 <__lshift>
 8009582:	4641      	mov	r1, r8
 8009584:	4604      	mov	r4, r0
 8009586:	f7ff f9eb 	bl	8008960 <__mcmp>
 800958a:	2800      	cmp	r0, #0
 800958c:	dd50      	ble.n	8009630 <_strtod_l+0x8b8>
 800958e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009592:	9a08      	ldr	r2, [sp, #32]
 8009594:	0d1b      	lsrs	r3, r3, #20
 8009596:	051b      	lsls	r3, r3, #20
 8009598:	2a00      	cmp	r2, #0
 800959a:	d06a      	beq.n	8009672 <_strtod_l+0x8fa>
 800959c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80095a0:	d867      	bhi.n	8009672 <_strtod_l+0x8fa>
 80095a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80095a6:	f67f ae9d 	bls.w	80092e4 <_strtod_l+0x56c>
 80095aa:	4b0a      	ldr	r3, [pc, #40]	@ (80095d4 <_strtod_l+0x85c>)
 80095ac:	4650      	mov	r0, sl
 80095ae:	4659      	mov	r1, fp
 80095b0:	2200      	movs	r2, #0
 80095b2:	f7f7 f821 	bl	80005f8 <__aeabi_dmul>
 80095b6:	4b08      	ldr	r3, [pc, #32]	@ (80095d8 <_strtod_l+0x860>)
 80095b8:	400b      	ands	r3, r1
 80095ba:	4682      	mov	sl, r0
 80095bc:	468b      	mov	fp, r1
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f47f ae08 	bne.w	80091d4 <_strtod_l+0x45c>
 80095c4:	9a05      	ldr	r2, [sp, #20]
 80095c6:	2322      	movs	r3, #34	@ 0x22
 80095c8:	6013      	str	r3, [r2, #0]
 80095ca:	e603      	b.n	80091d4 <_strtod_l+0x45c>
 80095cc:	0800afa8 	.word	0x0800afa8
 80095d0:	fffffc02 	.word	0xfffffc02
 80095d4:	39500000 	.word	0x39500000
 80095d8:	7ff00000 	.word	0x7ff00000
 80095dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80095e0:	d165      	bne.n	80096ae <_strtod_l+0x936>
 80095e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80095e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095e8:	b35a      	cbz	r2, 8009642 <_strtod_l+0x8ca>
 80095ea:	4a9f      	ldr	r2, [pc, #636]	@ (8009868 <_strtod_l+0xaf0>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d12b      	bne.n	8009648 <_strtod_l+0x8d0>
 80095f0:	9b08      	ldr	r3, [sp, #32]
 80095f2:	4651      	mov	r1, sl
 80095f4:	b303      	cbz	r3, 8009638 <_strtod_l+0x8c0>
 80095f6:	4b9d      	ldr	r3, [pc, #628]	@ (800986c <_strtod_l+0xaf4>)
 80095f8:	465a      	mov	r2, fp
 80095fa:	4013      	ands	r3, r2
 80095fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009600:	f04f 32ff 	mov.w	r2, #4294967295
 8009604:	d81b      	bhi.n	800963e <_strtod_l+0x8c6>
 8009606:	0d1b      	lsrs	r3, r3, #20
 8009608:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800960c:	fa02 f303 	lsl.w	r3, r2, r3
 8009610:	4299      	cmp	r1, r3
 8009612:	d119      	bne.n	8009648 <_strtod_l+0x8d0>
 8009614:	4b96      	ldr	r3, [pc, #600]	@ (8009870 <_strtod_l+0xaf8>)
 8009616:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009618:	429a      	cmp	r2, r3
 800961a:	d102      	bne.n	8009622 <_strtod_l+0x8aa>
 800961c:	3101      	adds	r1, #1
 800961e:	f43f adce 	beq.w	80091be <_strtod_l+0x446>
 8009622:	4b92      	ldr	r3, [pc, #584]	@ (800986c <_strtod_l+0xaf4>)
 8009624:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009626:	401a      	ands	r2, r3
 8009628:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800962c:	f04f 0a00 	mov.w	sl, #0
 8009630:	9b08      	ldr	r3, [sp, #32]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d1b9      	bne.n	80095aa <_strtod_l+0x832>
 8009636:	e5cd      	b.n	80091d4 <_strtod_l+0x45c>
 8009638:	f04f 33ff 	mov.w	r3, #4294967295
 800963c:	e7e8      	b.n	8009610 <_strtod_l+0x898>
 800963e:	4613      	mov	r3, r2
 8009640:	e7e6      	b.n	8009610 <_strtod_l+0x898>
 8009642:	ea53 030a 	orrs.w	r3, r3, sl
 8009646:	d0a2      	beq.n	800958e <_strtod_l+0x816>
 8009648:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800964a:	b1db      	cbz	r3, 8009684 <_strtod_l+0x90c>
 800964c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800964e:	4213      	tst	r3, r2
 8009650:	d0ee      	beq.n	8009630 <_strtod_l+0x8b8>
 8009652:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009654:	9a08      	ldr	r2, [sp, #32]
 8009656:	4650      	mov	r0, sl
 8009658:	4659      	mov	r1, fp
 800965a:	b1bb      	cbz	r3, 800968c <_strtod_l+0x914>
 800965c:	f7ff fb6e 	bl	8008d3c <sulp>
 8009660:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009664:	ec53 2b10 	vmov	r2, r3, d0
 8009668:	f7f6 fe10 	bl	800028c <__adddf3>
 800966c:	4682      	mov	sl, r0
 800966e:	468b      	mov	fp, r1
 8009670:	e7de      	b.n	8009630 <_strtod_l+0x8b8>
 8009672:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009676:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800967a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800967e:	f04f 3aff 	mov.w	sl, #4294967295
 8009682:	e7d5      	b.n	8009630 <_strtod_l+0x8b8>
 8009684:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009686:	ea13 0f0a 	tst.w	r3, sl
 800968a:	e7e1      	b.n	8009650 <_strtod_l+0x8d8>
 800968c:	f7ff fb56 	bl	8008d3c <sulp>
 8009690:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009694:	ec53 2b10 	vmov	r2, r3, d0
 8009698:	f7f6 fdf6 	bl	8000288 <__aeabi_dsub>
 800969c:	2200      	movs	r2, #0
 800969e:	2300      	movs	r3, #0
 80096a0:	4682      	mov	sl, r0
 80096a2:	468b      	mov	fp, r1
 80096a4:	f7f7 fa10 	bl	8000ac8 <__aeabi_dcmpeq>
 80096a8:	2800      	cmp	r0, #0
 80096aa:	d0c1      	beq.n	8009630 <_strtod_l+0x8b8>
 80096ac:	e61a      	b.n	80092e4 <_strtod_l+0x56c>
 80096ae:	4641      	mov	r1, r8
 80096b0:	4620      	mov	r0, r4
 80096b2:	f7ff facd 	bl	8008c50 <__ratio>
 80096b6:	ec57 6b10 	vmov	r6, r7, d0
 80096ba:	2200      	movs	r2, #0
 80096bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80096c0:	4630      	mov	r0, r6
 80096c2:	4639      	mov	r1, r7
 80096c4:	f7f7 fa14 	bl	8000af0 <__aeabi_dcmple>
 80096c8:	2800      	cmp	r0, #0
 80096ca:	d06f      	beq.n	80097ac <_strtod_l+0xa34>
 80096cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d17a      	bne.n	80097c8 <_strtod_l+0xa50>
 80096d2:	f1ba 0f00 	cmp.w	sl, #0
 80096d6:	d158      	bne.n	800978a <_strtod_l+0xa12>
 80096d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d15a      	bne.n	8009798 <_strtod_l+0xa20>
 80096e2:	4b64      	ldr	r3, [pc, #400]	@ (8009874 <_strtod_l+0xafc>)
 80096e4:	2200      	movs	r2, #0
 80096e6:	4630      	mov	r0, r6
 80096e8:	4639      	mov	r1, r7
 80096ea:	f7f7 f9f7 	bl	8000adc <__aeabi_dcmplt>
 80096ee:	2800      	cmp	r0, #0
 80096f0:	d159      	bne.n	80097a6 <_strtod_l+0xa2e>
 80096f2:	4630      	mov	r0, r6
 80096f4:	4639      	mov	r1, r7
 80096f6:	4b60      	ldr	r3, [pc, #384]	@ (8009878 <_strtod_l+0xb00>)
 80096f8:	2200      	movs	r2, #0
 80096fa:	f7f6 ff7d 	bl	80005f8 <__aeabi_dmul>
 80096fe:	4606      	mov	r6, r0
 8009700:	460f      	mov	r7, r1
 8009702:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009706:	9606      	str	r6, [sp, #24]
 8009708:	9307      	str	r3, [sp, #28]
 800970a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800970e:	4d57      	ldr	r5, [pc, #348]	@ (800986c <_strtod_l+0xaf4>)
 8009710:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009714:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009716:	401d      	ands	r5, r3
 8009718:	4b58      	ldr	r3, [pc, #352]	@ (800987c <_strtod_l+0xb04>)
 800971a:	429d      	cmp	r5, r3
 800971c:	f040 80b2 	bne.w	8009884 <_strtod_l+0xb0c>
 8009720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009722:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009726:	ec4b ab10 	vmov	d0, sl, fp
 800972a:	f7ff f9c9 	bl	8008ac0 <__ulp>
 800972e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009732:	ec51 0b10 	vmov	r0, r1, d0
 8009736:	f7f6 ff5f 	bl	80005f8 <__aeabi_dmul>
 800973a:	4652      	mov	r2, sl
 800973c:	465b      	mov	r3, fp
 800973e:	f7f6 fda5 	bl	800028c <__adddf3>
 8009742:	460b      	mov	r3, r1
 8009744:	4949      	ldr	r1, [pc, #292]	@ (800986c <_strtod_l+0xaf4>)
 8009746:	4a4e      	ldr	r2, [pc, #312]	@ (8009880 <_strtod_l+0xb08>)
 8009748:	4019      	ands	r1, r3
 800974a:	4291      	cmp	r1, r2
 800974c:	4682      	mov	sl, r0
 800974e:	d942      	bls.n	80097d6 <_strtod_l+0xa5e>
 8009750:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009752:	4b47      	ldr	r3, [pc, #284]	@ (8009870 <_strtod_l+0xaf8>)
 8009754:	429a      	cmp	r2, r3
 8009756:	d103      	bne.n	8009760 <_strtod_l+0x9e8>
 8009758:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800975a:	3301      	adds	r3, #1
 800975c:	f43f ad2f 	beq.w	80091be <_strtod_l+0x446>
 8009760:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009870 <_strtod_l+0xaf8>
 8009764:	f04f 3aff 	mov.w	sl, #4294967295
 8009768:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800976a:	9805      	ldr	r0, [sp, #20]
 800976c:	f7fe fe7c 	bl	8008468 <_Bfree>
 8009770:	9805      	ldr	r0, [sp, #20]
 8009772:	4649      	mov	r1, r9
 8009774:	f7fe fe78 	bl	8008468 <_Bfree>
 8009778:	9805      	ldr	r0, [sp, #20]
 800977a:	4641      	mov	r1, r8
 800977c:	f7fe fe74 	bl	8008468 <_Bfree>
 8009780:	9805      	ldr	r0, [sp, #20]
 8009782:	4621      	mov	r1, r4
 8009784:	f7fe fe70 	bl	8008468 <_Bfree>
 8009788:	e619      	b.n	80093be <_strtod_l+0x646>
 800978a:	f1ba 0f01 	cmp.w	sl, #1
 800978e:	d103      	bne.n	8009798 <_strtod_l+0xa20>
 8009790:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009792:	2b00      	cmp	r3, #0
 8009794:	f43f ada6 	beq.w	80092e4 <_strtod_l+0x56c>
 8009798:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009848 <_strtod_l+0xad0>
 800979c:	4f35      	ldr	r7, [pc, #212]	@ (8009874 <_strtod_l+0xafc>)
 800979e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80097a2:	2600      	movs	r6, #0
 80097a4:	e7b1      	b.n	800970a <_strtod_l+0x992>
 80097a6:	4f34      	ldr	r7, [pc, #208]	@ (8009878 <_strtod_l+0xb00>)
 80097a8:	2600      	movs	r6, #0
 80097aa:	e7aa      	b.n	8009702 <_strtod_l+0x98a>
 80097ac:	4b32      	ldr	r3, [pc, #200]	@ (8009878 <_strtod_l+0xb00>)
 80097ae:	4630      	mov	r0, r6
 80097b0:	4639      	mov	r1, r7
 80097b2:	2200      	movs	r2, #0
 80097b4:	f7f6 ff20 	bl	80005f8 <__aeabi_dmul>
 80097b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ba:	4606      	mov	r6, r0
 80097bc:	460f      	mov	r7, r1
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d09f      	beq.n	8009702 <_strtod_l+0x98a>
 80097c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80097c6:	e7a0      	b.n	800970a <_strtod_l+0x992>
 80097c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009850 <_strtod_l+0xad8>
 80097cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80097d0:	ec57 6b17 	vmov	r6, r7, d7
 80097d4:	e799      	b.n	800970a <_strtod_l+0x992>
 80097d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80097da:	9b08      	ldr	r3, [sp, #32]
 80097dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d1c1      	bne.n	8009768 <_strtod_l+0x9f0>
 80097e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80097e8:	0d1b      	lsrs	r3, r3, #20
 80097ea:	051b      	lsls	r3, r3, #20
 80097ec:	429d      	cmp	r5, r3
 80097ee:	d1bb      	bne.n	8009768 <_strtod_l+0x9f0>
 80097f0:	4630      	mov	r0, r6
 80097f2:	4639      	mov	r1, r7
 80097f4:	f7f7 fa60 	bl	8000cb8 <__aeabi_d2lz>
 80097f8:	f7f6 fed0 	bl	800059c <__aeabi_l2d>
 80097fc:	4602      	mov	r2, r0
 80097fe:	460b      	mov	r3, r1
 8009800:	4630      	mov	r0, r6
 8009802:	4639      	mov	r1, r7
 8009804:	f7f6 fd40 	bl	8000288 <__aeabi_dsub>
 8009808:	460b      	mov	r3, r1
 800980a:	4602      	mov	r2, r0
 800980c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009810:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009816:	ea46 060a 	orr.w	r6, r6, sl
 800981a:	431e      	orrs	r6, r3
 800981c:	d06f      	beq.n	80098fe <_strtod_l+0xb86>
 800981e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009858 <_strtod_l+0xae0>)
 8009820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009824:	f7f7 f95a 	bl	8000adc <__aeabi_dcmplt>
 8009828:	2800      	cmp	r0, #0
 800982a:	f47f acd3 	bne.w	80091d4 <_strtod_l+0x45c>
 800982e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009860 <_strtod_l+0xae8>)
 8009830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009834:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009838:	f7f7 f96e 	bl	8000b18 <__aeabi_dcmpgt>
 800983c:	2800      	cmp	r0, #0
 800983e:	d093      	beq.n	8009768 <_strtod_l+0x9f0>
 8009840:	e4c8      	b.n	80091d4 <_strtod_l+0x45c>
 8009842:	bf00      	nop
 8009844:	f3af 8000 	nop.w
 8009848:	00000000 	.word	0x00000000
 800984c:	bff00000 	.word	0xbff00000
 8009850:	00000000 	.word	0x00000000
 8009854:	3ff00000 	.word	0x3ff00000
 8009858:	94a03595 	.word	0x94a03595
 800985c:	3fdfffff 	.word	0x3fdfffff
 8009860:	35afe535 	.word	0x35afe535
 8009864:	3fe00000 	.word	0x3fe00000
 8009868:	000fffff 	.word	0x000fffff
 800986c:	7ff00000 	.word	0x7ff00000
 8009870:	7fefffff 	.word	0x7fefffff
 8009874:	3ff00000 	.word	0x3ff00000
 8009878:	3fe00000 	.word	0x3fe00000
 800987c:	7fe00000 	.word	0x7fe00000
 8009880:	7c9fffff 	.word	0x7c9fffff
 8009884:	9b08      	ldr	r3, [sp, #32]
 8009886:	b323      	cbz	r3, 80098d2 <_strtod_l+0xb5a>
 8009888:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800988c:	d821      	bhi.n	80098d2 <_strtod_l+0xb5a>
 800988e:	a328      	add	r3, pc, #160	@ (adr r3, 8009930 <_strtod_l+0xbb8>)
 8009890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009894:	4630      	mov	r0, r6
 8009896:	4639      	mov	r1, r7
 8009898:	f7f7 f92a 	bl	8000af0 <__aeabi_dcmple>
 800989c:	b1a0      	cbz	r0, 80098c8 <_strtod_l+0xb50>
 800989e:	4639      	mov	r1, r7
 80098a0:	4630      	mov	r0, r6
 80098a2:	f7f7 f981 	bl	8000ba8 <__aeabi_d2uiz>
 80098a6:	2801      	cmp	r0, #1
 80098a8:	bf38      	it	cc
 80098aa:	2001      	movcc	r0, #1
 80098ac:	f7f6 fe2a 	bl	8000504 <__aeabi_ui2d>
 80098b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098b2:	4606      	mov	r6, r0
 80098b4:	460f      	mov	r7, r1
 80098b6:	b9fb      	cbnz	r3, 80098f8 <_strtod_l+0xb80>
 80098b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80098bc:	9014      	str	r0, [sp, #80]	@ 0x50
 80098be:	9315      	str	r3, [sp, #84]	@ 0x54
 80098c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80098c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80098c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80098ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80098ce:	1b5b      	subs	r3, r3, r5
 80098d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80098d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80098d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80098da:	f7ff f8f1 	bl	8008ac0 <__ulp>
 80098de:	4650      	mov	r0, sl
 80098e0:	ec53 2b10 	vmov	r2, r3, d0
 80098e4:	4659      	mov	r1, fp
 80098e6:	f7f6 fe87 	bl	80005f8 <__aeabi_dmul>
 80098ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80098ee:	f7f6 fccd 	bl	800028c <__adddf3>
 80098f2:	4682      	mov	sl, r0
 80098f4:	468b      	mov	fp, r1
 80098f6:	e770      	b.n	80097da <_strtod_l+0xa62>
 80098f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80098fc:	e7e0      	b.n	80098c0 <_strtod_l+0xb48>
 80098fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8009938 <_strtod_l+0xbc0>)
 8009900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009904:	f7f7 f8ea 	bl	8000adc <__aeabi_dcmplt>
 8009908:	e798      	b.n	800983c <_strtod_l+0xac4>
 800990a:	2300      	movs	r3, #0
 800990c:	930e      	str	r3, [sp, #56]	@ 0x38
 800990e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009910:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009912:	6013      	str	r3, [r2, #0]
 8009914:	f7ff ba6d 	b.w	8008df2 <_strtod_l+0x7a>
 8009918:	2a65      	cmp	r2, #101	@ 0x65
 800991a:	f43f ab68 	beq.w	8008fee <_strtod_l+0x276>
 800991e:	2a45      	cmp	r2, #69	@ 0x45
 8009920:	f43f ab65 	beq.w	8008fee <_strtod_l+0x276>
 8009924:	2301      	movs	r3, #1
 8009926:	f7ff bba0 	b.w	800906a <_strtod_l+0x2f2>
 800992a:	bf00      	nop
 800992c:	f3af 8000 	nop.w
 8009930:	ffc00000 	.word	0xffc00000
 8009934:	41dfffff 	.word	0x41dfffff
 8009938:	94a03595 	.word	0x94a03595
 800993c:	3fcfffff 	.word	0x3fcfffff

08009940 <_strtod_r>:
 8009940:	4b01      	ldr	r3, [pc, #4]	@ (8009948 <_strtod_r+0x8>)
 8009942:	f7ff ba19 	b.w	8008d78 <_strtod_l>
 8009946:	bf00      	nop
 8009948:	20000068 	.word	0x20000068

0800994c <_strtol_l.isra.0>:
 800994c:	2b24      	cmp	r3, #36	@ 0x24
 800994e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009952:	4686      	mov	lr, r0
 8009954:	4690      	mov	r8, r2
 8009956:	d801      	bhi.n	800995c <_strtol_l.isra.0+0x10>
 8009958:	2b01      	cmp	r3, #1
 800995a:	d106      	bne.n	800996a <_strtol_l.isra.0+0x1e>
 800995c:	f7fd fdaa 	bl	80074b4 <__errno>
 8009960:	2316      	movs	r3, #22
 8009962:	6003      	str	r3, [r0, #0]
 8009964:	2000      	movs	r0, #0
 8009966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800996a:	4834      	ldr	r0, [pc, #208]	@ (8009a3c <_strtol_l.isra.0+0xf0>)
 800996c:	460d      	mov	r5, r1
 800996e:	462a      	mov	r2, r5
 8009970:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009974:	5d06      	ldrb	r6, [r0, r4]
 8009976:	f016 0608 	ands.w	r6, r6, #8
 800997a:	d1f8      	bne.n	800996e <_strtol_l.isra.0+0x22>
 800997c:	2c2d      	cmp	r4, #45	@ 0x2d
 800997e:	d110      	bne.n	80099a2 <_strtol_l.isra.0+0x56>
 8009980:	782c      	ldrb	r4, [r5, #0]
 8009982:	2601      	movs	r6, #1
 8009984:	1c95      	adds	r5, r2, #2
 8009986:	f033 0210 	bics.w	r2, r3, #16
 800998a:	d115      	bne.n	80099b8 <_strtol_l.isra.0+0x6c>
 800998c:	2c30      	cmp	r4, #48	@ 0x30
 800998e:	d10d      	bne.n	80099ac <_strtol_l.isra.0+0x60>
 8009990:	782a      	ldrb	r2, [r5, #0]
 8009992:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009996:	2a58      	cmp	r2, #88	@ 0x58
 8009998:	d108      	bne.n	80099ac <_strtol_l.isra.0+0x60>
 800999a:	786c      	ldrb	r4, [r5, #1]
 800999c:	3502      	adds	r5, #2
 800999e:	2310      	movs	r3, #16
 80099a0:	e00a      	b.n	80099b8 <_strtol_l.isra.0+0x6c>
 80099a2:	2c2b      	cmp	r4, #43	@ 0x2b
 80099a4:	bf04      	itt	eq
 80099a6:	782c      	ldrbeq	r4, [r5, #0]
 80099a8:	1c95      	addeq	r5, r2, #2
 80099aa:	e7ec      	b.n	8009986 <_strtol_l.isra.0+0x3a>
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d1f6      	bne.n	800999e <_strtol_l.isra.0+0x52>
 80099b0:	2c30      	cmp	r4, #48	@ 0x30
 80099b2:	bf14      	ite	ne
 80099b4:	230a      	movne	r3, #10
 80099b6:	2308      	moveq	r3, #8
 80099b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80099bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80099c0:	2200      	movs	r2, #0
 80099c2:	fbbc f9f3 	udiv	r9, ip, r3
 80099c6:	4610      	mov	r0, r2
 80099c8:	fb03 ca19 	mls	sl, r3, r9, ip
 80099cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80099d0:	2f09      	cmp	r7, #9
 80099d2:	d80f      	bhi.n	80099f4 <_strtol_l.isra.0+0xa8>
 80099d4:	463c      	mov	r4, r7
 80099d6:	42a3      	cmp	r3, r4
 80099d8:	dd1b      	ble.n	8009a12 <_strtol_l.isra.0+0xc6>
 80099da:	1c57      	adds	r7, r2, #1
 80099dc:	d007      	beq.n	80099ee <_strtol_l.isra.0+0xa2>
 80099de:	4581      	cmp	r9, r0
 80099e0:	d314      	bcc.n	8009a0c <_strtol_l.isra.0+0xc0>
 80099e2:	d101      	bne.n	80099e8 <_strtol_l.isra.0+0x9c>
 80099e4:	45a2      	cmp	sl, r4
 80099e6:	db11      	blt.n	8009a0c <_strtol_l.isra.0+0xc0>
 80099e8:	fb00 4003 	mla	r0, r0, r3, r4
 80099ec:	2201      	movs	r2, #1
 80099ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80099f2:	e7eb      	b.n	80099cc <_strtol_l.isra.0+0x80>
 80099f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80099f8:	2f19      	cmp	r7, #25
 80099fa:	d801      	bhi.n	8009a00 <_strtol_l.isra.0+0xb4>
 80099fc:	3c37      	subs	r4, #55	@ 0x37
 80099fe:	e7ea      	b.n	80099d6 <_strtol_l.isra.0+0x8a>
 8009a00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009a04:	2f19      	cmp	r7, #25
 8009a06:	d804      	bhi.n	8009a12 <_strtol_l.isra.0+0xc6>
 8009a08:	3c57      	subs	r4, #87	@ 0x57
 8009a0a:	e7e4      	b.n	80099d6 <_strtol_l.isra.0+0x8a>
 8009a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009a10:	e7ed      	b.n	80099ee <_strtol_l.isra.0+0xa2>
 8009a12:	1c53      	adds	r3, r2, #1
 8009a14:	d108      	bne.n	8009a28 <_strtol_l.isra.0+0xdc>
 8009a16:	2322      	movs	r3, #34	@ 0x22
 8009a18:	f8ce 3000 	str.w	r3, [lr]
 8009a1c:	4660      	mov	r0, ip
 8009a1e:	f1b8 0f00 	cmp.w	r8, #0
 8009a22:	d0a0      	beq.n	8009966 <_strtol_l.isra.0+0x1a>
 8009a24:	1e69      	subs	r1, r5, #1
 8009a26:	e006      	b.n	8009a36 <_strtol_l.isra.0+0xea>
 8009a28:	b106      	cbz	r6, 8009a2c <_strtol_l.isra.0+0xe0>
 8009a2a:	4240      	negs	r0, r0
 8009a2c:	f1b8 0f00 	cmp.w	r8, #0
 8009a30:	d099      	beq.n	8009966 <_strtol_l.isra.0+0x1a>
 8009a32:	2a00      	cmp	r2, #0
 8009a34:	d1f6      	bne.n	8009a24 <_strtol_l.isra.0+0xd8>
 8009a36:	f8c8 1000 	str.w	r1, [r8]
 8009a3a:	e794      	b.n	8009966 <_strtol_l.isra.0+0x1a>
 8009a3c:	0800afd1 	.word	0x0800afd1

08009a40 <_strtol_r>:
 8009a40:	f7ff bf84 	b.w	800994c <_strtol_l.isra.0>

08009a44 <__ssputs_r>:
 8009a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a48:	688e      	ldr	r6, [r1, #8]
 8009a4a:	461f      	mov	r7, r3
 8009a4c:	42be      	cmp	r6, r7
 8009a4e:	680b      	ldr	r3, [r1, #0]
 8009a50:	4682      	mov	sl, r0
 8009a52:	460c      	mov	r4, r1
 8009a54:	4690      	mov	r8, r2
 8009a56:	d82d      	bhi.n	8009ab4 <__ssputs_r+0x70>
 8009a58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a60:	d026      	beq.n	8009ab0 <__ssputs_r+0x6c>
 8009a62:	6965      	ldr	r5, [r4, #20]
 8009a64:	6909      	ldr	r1, [r1, #16]
 8009a66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a6a:	eba3 0901 	sub.w	r9, r3, r1
 8009a6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a72:	1c7b      	adds	r3, r7, #1
 8009a74:	444b      	add	r3, r9
 8009a76:	106d      	asrs	r5, r5, #1
 8009a78:	429d      	cmp	r5, r3
 8009a7a:	bf38      	it	cc
 8009a7c:	461d      	movcc	r5, r3
 8009a7e:	0553      	lsls	r3, r2, #21
 8009a80:	d527      	bpl.n	8009ad2 <__ssputs_r+0x8e>
 8009a82:	4629      	mov	r1, r5
 8009a84:	f7fe fc24 	bl	80082d0 <_malloc_r>
 8009a88:	4606      	mov	r6, r0
 8009a8a:	b360      	cbz	r0, 8009ae6 <__ssputs_r+0xa2>
 8009a8c:	6921      	ldr	r1, [r4, #16]
 8009a8e:	464a      	mov	r2, r9
 8009a90:	f7fd fd3d 	bl	800750e <memcpy>
 8009a94:	89a3      	ldrh	r3, [r4, #12]
 8009a96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	6126      	str	r6, [r4, #16]
 8009aa2:	6165      	str	r5, [r4, #20]
 8009aa4:	444e      	add	r6, r9
 8009aa6:	eba5 0509 	sub.w	r5, r5, r9
 8009aaa:	6026      	str	r6, [r4, #0]
 8009aac:	60a5      	str	r5, [r4, #8]
 8009aae:	463e      	mov	r6, r7
 8009ab0:	42be      	cmp	r6, r7
 8009ab2:	d900      	bls.n	8009ab6 <__ssputs_r+0x72>
 8009ab4:	463e      	mov	r6, r7
 8009ab6:	6820      	ldr	r0, [r4, #0]
 8009ab8:	4632      	mov	r2, r6
 8009aba:	4641      	mov	r1, r8
 8009abc:	f000 fb6a 	bl	800a194 <memmove>
 8009ac0:	68a3      	ldr	r3, [r4, #8]
 8009ac2:	1b9b      	subs	r3, r3, r6
 8009ac4:	60a3      	str	r3, [r4, #8]
 8009ac6:	6823      	ldr	r3, [r4, #0]
 8009ac8:	4433      	add	r3, r6
 8009aca:	6023      	str	r3, [r4, #0]
 8009acc:	2000      	movs	r0, #0
 8009ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ad2:	462a      	mov	r2, r5
 8009ad4:	f000 ff41 	bl	800a95a <_realloc_r>
 8009ad8:	4606      	mov	r6, r0
 8009ada:	2800      	cmp	r0, #0
 8009adc:	d1e0      	bne.n	8009aa0 <__ssputs_r+0x5c>
 8009ade:	6921      	ldr	r1, [r4, #16]
 8009ae0:	4650      	mov	r0, sl
 8009ae2:	f7fe fb81 	bl	80081e8 <_free_r>
 8009ae6:	230c      	movs	r3, #12
 8009ae8:	f8ca 3000 	str.w	r3, [sl]
 8009aec:	89a3      	ldrh	r3, [r4, #12]
 8009aee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009af2:	81a3      	strh	r3, [r4, #12]
 8009af4:	f04f 30ff 	mov.w	r0, #4294967295
 8009af8:	e7e9      	b.n	8009ace <__ssputs_r+0x8a>
	...

08009afc <_svfiprintf_r>:
 8009afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b00:	4698      	mov	r8, r3
 8009b02:	898b      	ldrh	r3, [r1, #12]
 8009b04:	061b      	lsls	r3, r3, #24
 8009b06:	b09d      	sub	sp, #116	@ 0x74
 8009b08:	4607      	mov	r7, r0
 8009b0a:	460d      	mov	r5, r1
 8009b0c:	4614      	mov	r4, r2
 8009b0e:	d510      	bpl.n	8009b32 <_svfiprintf_r+0x36>
 8009b10:	690b      	ldr	r3, [r1, #16]
 8009b12:	b973      	cbnz	r3, 8009b32 <_svfiprintf_r+0x36>
 8009b14:	2140      	movs	r1, #64	@ 0x40
 8009b16:	f7fe fbdb 	bl	80082d0 <_malloc_r>
 8009b1a:	6028      	str	r0, [r5, #0]
 8009b1c:	6128      	str	r0, [r5, #16]
 8009b1e:	b930      	cbnz	r0, 8009b2e <_svfiprintf_r+0x32>
 8009b20:	230c      	movs	r3, #12
 8009b22:	603b      	str	r3, [r7, #0]
 8009b24:	f04f 30ff 	mov.w	r0, #4294967295
 8009b28:	b01d      	add	sp, #116	@ 0x74
 8009b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b2e:	2340      	movs	r3, #64	@ 0x40
 8009b30:	616b      	str	r3, [r5, #20]
 8009b32:	2300      	movs	r3, #0
 8009b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b36:	2320      	movs	r3, #32
 8009b38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b40:	2330      	movs	r3, #48	@ 0x30
 8009b42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009ce0 <_svfiprintf_r+0x1e4>
 8009b46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b4a:	f04f 0901 	mov.w	r9, #1
 8009b4e:	4623      	mov	r3, r4
 8009b50:	469a      	mov	sl, r3
 8009b52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b56:	b10a      	cbz	r2, 8009b5c <_svfiprintf_r+0x60>
 8009b58:	2a25      	cmp	r2, #37	@ 0x25
 8009b5a:	d1f9      	bne.n	8009b50 <_svfiprintf_r+0x54>
 8009b5c:	ebba 0b04 	subs.w	fp, sl, r4
 8009b60:	d00b      	beq.n	8009b7a <_svfiprintf_r+0x7e>
 8009b62:	465b      	mov	r3, fp
 8009b64:	4622      	mov	r2, r4
 8009b66:	4629      	mov	r1, r5
 8009b68:	4638      	mov	r0, r7
 8009b6a:	f7ff ff6b 	bl	8009a44 <__ssputs_r>
 8009b6e:	3001      	adds	r0, #1
 8009b70:	f000 80a7 	beq.w	8009cc2 <_svfiprintf_r+0x1c6>
 8009b74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b76:	445a      	add	r2, fp
 8009b78:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b7a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	f000 809f 	beq.w	8009cc2 <_svfiprintf_r+0x1c6>
 8009b84:	2300      	movs	r3, #0
 8009b86:	f04f 32ff 	mov.w	r2, #4294967295
 8009b8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b8e:	f10a 0a01 	add.w	sl, sl, #1
 8009b92:	9304      	str	r3, [sp, #16]
 8009b94:	9307      	str	r3, [sp, #28]
 8009b96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b9c:	4654      	mov	r4, sl
 8009b9e:	2205      	movs	r2, #5
 8009ba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ba4:	484e      	ldr	r0, [pc, #312]	@ (8009ce0 <_svfiprintf_r+0x1e4>)
 8009ba6:	f7f6 fb13 	bl	80001d0 <memchr>
 8009baa:	9a04      	ldr	r2, [sp, #16]
 8009bac:	b9d8      	cbnz	r0, 8009be6 <_svfiprintf_r+0xea>
 8009bae:	06d0      	lsls	r0, r2, #27
 8009bb0:	bf44      	itt	mi
 8009bb2:	2320      	movmi	r3, #32
 8009bb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bb8:	0711      	lsls	r1, r2, #28
 8009bba:	bf44      	itt	mi
 8009bbc:	232b      	movmi	r3, #43	@ 0x2b
 8009bbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bc2:	f89a 3000 	ldrb.w	r3, [sl]
 8009bc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bc8:	d015      	beq.n	8009bf6 <_svfiprintf_r+0xfa>
 8009bca:	9a07      	ldr	r2, [sp, #28]
 8009bcc:	4654      	mov	r4, sl
 8009bce:	2000      	movs	r0, #0
 8009bd0:	f04f 0c0a 	mov.w	ip, #10
 8009bd4:	4621      	mov	r1, r4
 8009bd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bda:	3b30      	subs	r3, #48	@ 0x30
 8009bdc:	2b09      	cmp	r3, #9
 8009bde:	d94b      	bls.n	8009c78 <_svfiprintf_r+0x17c>
 8009be0:	b1b0      	cbz	r0, 8009c10 <_svfiprintf_r+0x114>
 8009be2:	9207      	str	r2, [sp, #28]
 8009be4:	e014      	b.n	8009c10 <_svfiprintf_r+0x114>
 8009be6:	eba0 0308 	sub.w	r3, r0, r8
 8009bea:	fa09 f303 	lsl.w	r3, r9, r3
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	9304      	str	r3, [sp, #16]
 8009bf2:	46a2      	mov	sl, r4
 8009bf4:	e7d2      	b.n	8009b9c <_svfiprintf_r+0xa0>
 8009bf6:	9b03      	ldr	r3, [sp, #12]
 8009bf8:	1d19      	adds	r1, r3, #4
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	9103      	str	r1, [sp, #12]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	bfbb      	ittet	lt
 8009c02:	425b      	neglt	r3, r3
 8009c04:	f042 0202 	orrlt.w	r2, r2, #2
 8009c08:	9307      	strge	r3, [sp, #28]
 8009c0a:	9307      	strlt	r3, [sp, #28]
 8009c0c:	bfb8      	it	lt
 8009c0e:	9204      	strlt	r2, [sp, #16]
 8009c10:	7823      	ldrb	r3, [r4, #0]
 8009c12:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c14:	d10a      	bne.n	8009c2c <_svfiprintf_r+0x130>
 8009c16:	7863      	ldrb	r3, [r4, #1]
 8009c18:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c1a:	d132      	bne.n	8009c82 <_svfiprintf_r+0x186>
 8009c1c:	9b03      	ldr	r3, [sp, #12]
 8009c1e:	1d1a      	adds	r2, r3, #4
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	9203      	str	r2, [sp, #12]
 8009c24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c28:	3402      	adds	r4, #2
 8009c2a:	9305      	str	r3, [sp, #20]
 8009c2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009cf0 <_svfiprintf_r+0x1f4>
 8009c30:	7821      	ldrb	r1, [r4, #0]
 8009c32:	2203      	movs	r2, #3
 8009c34:	4650      	mov	r0, sl
 8009c36:	f7f6 facb 	bl	80001d0 <memchr>
 8009c3a:	b138      	cbz	r0, 8009c4c <_svfiprintf_r+0x150>
 8009c3c:	9b04      	ldr	r3, [sp, #16]
 8009c3e:	eba0 000a 	sub.w	r0, r0, sl
 8009c42:	2240      	movs	r2, #64	@ 0x40
 8009c44:	4082      	lsls	r2, r0
 8009c46:	4313      	orrs	r3, r2
 8009c48:	3401      	adds	r4, #1
 8009c4a:	9304      	str	r3, [sp, #16]
 8009c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c50:	4824      	ldr	r0, [pc, #144]	@ (8009ce4 <_svfiprintf_r+0x1e8>)
 8009c52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c56:	2206      	movs	r2, #6
 8009c58:	f7f6 faba 	bl	80001d0 <memchr>
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	d036      	beq.n	8009cce <_svfiprintf_r+0x1d2>
 8009c60:	4b21      	ldr	r3, [pc, #132]	@ (8009ce8 <_svfiprintf_r+0x1ec>)
 8009c62:	bb1b      	cbnz	r3, 8009cac <_svfiprintf_r+0x1b0>
 8009c64:	9b03      	ldr	r3, [sp, #12]
 8009c66:	3307      	adds	r3, #7
 8009c68:	f023 0307 	bic.w	r3, r3, #7
 8009c6c:	3308      	adds	r3, #8
 8009c6e:	9303      	str	r3, [sp, #12]
 8009c70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c72:	4433      	add	r3, r6
 8009c74:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c76:	e76a      	b.n	8009b4e <_svfiprintf_r+0x52>
 8009c78:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c7c:	460c      	mov	r4, r1
 8009c7e:	2001      	movs	r0, #1
 8009c80:	e7a8      	b.n	8009bd4 <_svfiprintf_r+0xd8>
 8009c82:	2300      	movs	r3, #0
 8009c84:	3401      	adds	r4, #1
 8009c86:	9305      	str	r3, [sp, #20]
 8009c88:	4619      	mov	r1, r3
 8009c8a:	f04f 0c0a 	mov.w	ip, #10
 8009c8e:	4620      	mov	r0, r4
 8009c90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c94:	3a30      	subs	r2, #48	@ 0x30
 8009c96:	2a09      	cmp	r2, #9
 8009c98:	d903      	bls.n	8009ca2 <_svfiprintf_r+0x1a6>
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d0c6      	beq.n	8009c2c <_svfiprintf_r+0x130>
 8009c9e:	9105      	str	r1, [sp, #20]
 8009ca0:	e7c4      	b.n	8009c2c <_svfiprintf_r+0x130>
 8009ca2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ca6:	4604      	mov	r4, r0
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e7f0      	b.n	8009c8e <_svfiprintf_r+0x192>
 8009cac:	ab03      	add	r3, sp, #12
 8009cae:	9300      	str	r3, [sp, #0]
 8009cb0:	462a      	mov	r2, r5
 8009cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8009cec <_svfiprintf_r+0x1f0>)
 8009cb4:	a904      	add	r1, sp, #16
 8009cb6:	4638      	mov	r0, r7
 8009cb8:	f7fc fbba 	bl	8006430 <_printf_float>
 8009cbc:	1c42      	adds	r2, r0, #1
 8009cbe:	4606      	mov	r6, r0
 8009cc0:	d1d6      	bne.n	8009c70 <_svfiprintf_r+0x174>
 8009cc2:	89ab      	ldrh	r3, [r5, #12]
 8009cc4:	065b      	lsls	r3, r3, #25
 8009cc6:	f53f af2d 	bmi.w	8009b24 <_svfiprintf_r+0x28>
 8009cca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ccc:	e72c      	b.n	8009b28 <_svfiprintf_r+0x2c>
 8009cce:	ab03      	add	r3, sp, #12
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	462a      	mov	r2, r5
 8009cd4:	4b05      	ldr	r3, [pc, #20]	@ (8009cec <_svfiprintf_r+0x1f0>)
 8009cd6:	a904      	add	r1, sp, #16
 8009cd8:	4638      	mov	r0, r7
 8009cda:	f7fc fe41 	bl	8006960 <_printf_i>
 8009cde:	e7ed      	b.n	8009cbc <_svfiprintf_r+0x1c0>
 8009ce0:	0800adc9 	.word	0x0800adc9
 8009ce4:	0800add3 	.word	0x0800add3
 8009ce8:	08006431 	.word	0x08006431
 8009cec:	08009a45 	.word	0x08009a45
 8009cf0:	0800adcf 	.word	0x0800adcf

08009cf4 <__sfputc_r>:
 8009cf4:	6893      	ldr	r3, [r2, #8]
 8009cf6:	3b01      	subs	r3, #1
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	b410      	push	{r4}
 8009cfc:	6093      	str	r3, [r2, #8]
 8009cfe:	da08      	bge.n	8009d12 <__sfputc_r+0x1e>
 8009d00:	6994      	ldr	r4, [r2, #24]
 8009d02:	42a3      	cmp	r3, r4
 8009d04:	db01      	blt.n	8009d0a <__sfputc_r+0x16>
 8009d06:	290a      	cmp	r1, #10
 8009d08:	d103      	bne.n	8009d12 <__sfputc_r+0x1e>
 8009d0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d0e:	f7fd baea 	b.w	80072e6 <__swbuf_r>
 8009d12:	6813      	ldr	r3, [r2, #0]
 8009d14:	1c58      	adds	r0, r3, #1
 8009d16:	6010      	str	r0, [r2, #0]
 8009d18:	7019      	strb	r1, [r3, #0]
 8009d1a:	4608      	mov	r0, r1
 8009d1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d20:	4770      	bx	lr

08009d22 <__sfputs_r>:
 8009d22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d24:	4606      	mov	r6, r0
 8009d26:	460f      	mov	r7, r1
 8009d28:	4614      	mov	r4, r2
 8009d2a:	18d5      	adds	r5, r2, r3
 8009d2c:	42ac      	cmp	r4, r5
 8009d2e:	d101      	bne.n	8009d34 <__sfputs_r+0x12>
 8009d30:	2000      	movs	r0, #0
 8009d32:	e007      	b.n	8009d44 <__sfputs_r+0x22>
 8009d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d38:	463a      	mov	r2, r7
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	f7ff ffda 	bl	8009cf4 <__sfputc_r>
 8009d40:	1c43      	adds	r3, r0, #1
 8009d42:	d1f3      	bne.n	8009d2c <__sfputs_r+0xa>
 8009d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d48 <_vfiprintf_r>:
 8009d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4c:	460d      	mov	r5, r1
 8009d4e:	b09d      	sub	sp, #116	@ 0x74
 8009d50:	4614      	mov	r4, r2
 8009d52:	4698      	mov	r8, r3
 8009d54:	4606      	mov	r6, r0
 8009d56:	b118      	cbz	r0, 8009d60 <_vfiprintf_r+0x18>
 8009d58:	6a03      	ldr	r3, [r0, #32]
 8009d5a:	b90b      	cbnz	r3, 8009d60 <_vfiprintf_r+0x18>
 8009d5c:	f7fd f9b8 	bl	80070d0 <__sinit>
 8009d60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d62:	07d9      	lsls	r1, r3, #31
 8009d64:	d405      	bmi.n	8009d72 <_vfiprintf_r+0x2a>
 8009d66:	89ab      	ldrh	r3, [r5, #12]
 8009d68:	059a      	lsls	r2, r3, #22
 8009d6a:	d402      	bmi.n	8009d72 <_vfiprintf_r+0x2a>
 8009d6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d6e:	f7fd fbcc 	bl	800750a <__retarget_lock_acquire_recursive>
 8009d72:	89ab      	ldrh	r3, [r5, #12]
 8009d74:	071b      	lsls	r3, r3, #28
 8009d76:	d501      	bpl.n	8009d7c <_vfiprintf_r+0x34>
 8009d78:	692b      	ldr	r3, [r5, #16]
 8009d7a:	b99b      	cbnz	r3, 8009da4 <_vfiprintf_r+0x5c>
 8009d7c:	4629      	mov	r1, r5
 8009d7e:	4630      	mov	r0, r6
 8009d80:	f7fd faf0 	bl	8007364 <__swsetup_r>
 8009d84:	b170      	cbz	r0, 8009da4 <_vfiprintf_r+0x5c>
 8009d86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d88:	07dc      	lsls	r4, r3, #31
 8009d8a:	d504      	bpl.n	8009d96 <_vfiprintf_r+0x4e>
 8009d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d90:	b01d      	add	sp, #116	@ 0x74
 8009d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d96:	89ab      	ldrh	r3, [r5, #12]
 8009d98:	0598      	lsls	r0, r3, #22
 8009d9a:	d4f7      	bmi.n	8009d8c <_vfiprintf_r+0x44>
 8009d9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d9e:	f7fd fbb5 	bl	800750c <__retarget_lock_release_recursive>
 8009da2:	e7f3      	b.n	8009d8c <_vfiprintf_r+0x44>
 8009da4:	2300      	movs	r3, #0
 8009da6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009da8:	2320      	movs	r3, #32
 8009daa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009dae:	f8cd 800c 	str.w	r8, [sp, #12]
 8009db2:	2330      	movs	r3, #48	@ 0x30
 8009db4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009f64 <_vfiprintf_r+0x21c>
 8009db8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009dbc:	f04f 0901 	mov.w	r9, #1
 8009dc0:	4623      	mov	r3, r4
 8009dc2:	469a      	mov	sl, r3
 8009dc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dc8:	b10a      	cbz	r2, 8009dce <_vfiprintf_r+0x86>
 8009dca:	2a25      	cmp	r2, #37	@ 0x25
 8009dcc:	d1f9      	bne.n	8009dc2 <_vfiprintf_r+0x7a>
 8009dce:	ebba 0b04 	subs.w	fp, sl, r4
 8009dd2:	d00b      	beq.n	8009dec <_vfiprintf_r+0xa4>
 8009dd4:	465b      	mov	r3, fp
 8009dd6:	4622      	mov	r2, r4
 8009dd8:	4629      	mov	r1, r5
 8009dda:	4630      	mov	r0, r6
 8009ddc:	f7ff ffa1 	bl	8009d22 <__sfputs_r>
 8009de0:	3001      	adds	r0, #1
 8009de2:	f000 80a7 	beq.w	8009f34 <_vfiprintf_r+0x1ec>
 8009de6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009de8:	445a      	add	r2, fp
 8009dea:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dec:	f89a 3000 	ldrb.w	r3, [sl]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f000 809f 	beq.w	8009f34 <_vfiprintf_r+0x1ec>
 8009df6:	2300      	movs	r3, #0
 8009df8:	f04f 32ff 	mov.w	r2, #4294967295
 8009dfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e00:	f10a 0a01 	add.w	sl, sl, #1
 8009e04:	9304      	str	r3, [sp, #16]
 8009e06:	9307      	str	r3, [sp, #28]
 8009e08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e0e:	4654      	mov	r4, sl
 8009e10:	2205      	movs	r2, #5
 8009e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e16:	4853      	ldr	r0, [pc, #332]	@ (8009f64 <_vfiprintf_r+0x21c>)
 8009e18:	f7f6 f9da 	bl	80001d0 <memchr>
 8009e1c:	9a04      	ldr	r2, [sp, #16]
 8009e1e:	b9d8      	cbnz	r0, 8009e58 <_vfiprintf_r+0x110>
 8009e20:	06d1      	lsls	r1, r2, #27
 8009e22:	bf44      	itt	mi
 8009e24:	2320      	movmi	r3, #32
 8009e26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e2a:	0713      	lsls	r3, r2, #28
 8009e2c:	bf44      	itt	mi
 8009e2e:	232b      	movmi	r3, #43	@ 0x2b
 8009e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e34:	f89a 3000 	ldrb.w	r3, [sl]
 8009e38:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e3a:	d015      	beq.n	8009e68 <_vfiprintf_r+0x120>
 8009e3c:	9a07      	ldr	r2, [sp, #28]
 8009e3e:	4654      	mov	r4, sl
 8009e40:	2000      	movs	r0, #0
 8009e42:	f04f 0c0a 	mov.w	ip, #10
 8009e46:	4621      	mov	r1, r4
 8009e48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e4c:	3b30      	subs	r3, #48	@ 0x30
 8009e4e:	2b09      	cmp	r3, #9
 8009e50:	d94b      	bls.n	8009eea <_vfiprintf_r+0x1a2>
 8009e52:	b1b0      	cbz	r0, 8009e82 <_vfiprintf_r+0x13a>
 8009e54:	9207      	str	r2, [sp, #28]
 8009e56:	e014      	b.n	8009e82 <_vfiprintf_r+0x13a>
 8009e58:	eba0 0308 	sub.w	r3, r0, r8
 8009e5c:	fa09 f303 	lsl.w	r3, r9, r3
 8009e60:	4313      	orrs	r3, r2
 8009e62:	9304      	str	r3, [sp, #16]
 8009e64:	46a2      	mov	sl, r4
 8009e66:	e7d2      	b.n	8009e0e <_vfiprintf_r+0xc6>
 8009e68:	9b03      	ldr	r3, [sp, #12]
 8009e6a:	1d19      	adds	r1, r3, #4
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	9103      	str	r1, [sp, #12]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	bfbb      	ittet	lt
 8009e74:	425b      	neglt	r3, r3
 8009e76:	f042 0202 	orrlt.w	r2, r2, #2
 8009e7a:	9307      	strge	r3, [sp, #28]
 8009e7c:	9307      	strlt	r3, [sp, #28]
 8009e7e:	bfb8      	it	lt
 8009e80:	9204      	strlt	r2, [sp, #16]
 8009e82:	7823      	ldrb	r3, [r4, #0]
 8009e84:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e86:	d10a      	bne.n	8009e9e <_vfiprintf_r+0x156>
 8009e88:	7863      	ldrb	r3, [r4, #1]
 8009e8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e8c:	d132      	bne.n	8009ef4 <_vfiprintf_r+0x1ac>
 8009e8e:	9b03      	ldr	r3, [sp, #12]
 8009e90:	1d1a      	adds	r2, r3, #4
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	9203      	str	r2, [sp, #12]
 8009e96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e9a:	3402      	adds	r4, #2
 8009e9c:	9305      	str	r3, [sp, #20]
 8009e9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009f74 <_vfiprintf_r+0x22c>
 8009ea2:	7821      	ldrb	r1, [r4, #0]
 8009ea4:	2203      	movs	r2, #3
 8009ea6:	4650      	mov	r0, sl
 8009ea8:	f7f6 f992 	bl	80001d0 <memchr>
 8009eac:	b138      	cbz	r0, 8009ebe <_vfiprintf_r+0x176>
 8009eae:	9b04      	ldr	r3, [sp, #16]
 8009eb0:	eba0 000a 	sub.w	r0, r0, sl
 8009eb4:	2240      	movs	r2, #64	@ 0x40
 8009eb6:	4082      	lsls	r2, r0
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	3401      	adds	r4, #1
 8009ebc:	9304      	str	r3, [sp, #16]
 8009ebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ec2:	4829      	ldr	r0, [pc, #164]	@ (8009f68 <_vfiprintf_r+0x220>)
 8009ec4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ec8:	2206      	movs	r2, #6
 8009eca:	f7f6 f981 	bl	80001d0 <memchr>
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	d03f      	beq.n	8009f52 <_vfiprintf_r+0x20a>
 8009ed2:	4b26      	ldr	r3, [pc, #152]	@ (8009f6c <_vfiprintf_r+0x224>)
 8009ed4:	bb1b      	cbnz	r3, 8009f1e <_vfiprintf_r+0x1d6>
 8009ed6:	9b03      	ldr	r3, [sp, #12]
 8009ed8:	3307      	adds	r3, #7
 8009eda:	f023 0307 	bic.w	r3, r3, #7
 8009ede:	3308      	adds	r3, #8
 8009ee0:	9303      	str	r3, [sp, #12]
 8009ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ee4:	443b      	add	r3, r7
 8009ee6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ee8:	e76a      	b.n	8009dc0 <_vfiprintf_r+0x78>
 8009eea:	fb0c 3202 	mla	r2, ip, r2, r3
 8009eee:	460c      	mov	r4, r1
 8009ef0:	2001      	movs	r0, #1
 8009ef2:	e7a8      	b.n	8009e46 <_vfiprintf_r+0xfe>
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	3401      	adds	r4, #1
 8009ef8:	9305      	str	r3, [sp, #20]
 8009efa:	4619      	mov	r1, r3
 8009efc:	f04f 0c0a 	mov.w	ip, #10
 8009f00:	4620      	mov	r0, r4
 8009f02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f06:	3a30      	subs	r2, #48	@ 0x30
 8009f08:	2a09      	cmp	r2, #9
 8009f0a:	d903      	bls.n	8009f14 <_vfiprintf_r+0x1cc>
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d0c6      	beq.n	8009e9e <_vfiprintf_r+0x156>
 8009f10:	9105      	str	r1, [sp, #20]
 8009f12:	e7c4      	b.n	8009e9e <_vfiprintf_r+0x156>
 8009f14:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f18:	4604      	mov	r4, r0
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	e7f0      	b.n	8009f00 <_vfiprintf_r+0x1b8>
 8009f1e:	ab03      	add	r3, sp, #12
 8009f20:	9300      	str	r3, [sp, #0]
 8009f22:	462a      	mov	r2, r5
 8009f24:	4b12      	ldr	r3, [pc, #72]	@ (8009f70 <_vfiprintf_r+0x228>)
 8009f26:	a904      	add	r1, sp, #16
 8009f28:	4630      	mov	r0, r6
 8009f2a:	f7fc fa81 	bl	8006430 <_printf_float>
 8009f2e:	4607      	mov	r7, r0
 8009f30:	1c78      	adds	r0, r7, #1
 8009f32:	d1d6      	bne.n	8009ee2 <_vfiprintf_r+0x19a>
 8009f34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f36:	07d9      	lsls	r1, r3, #31
 8009f38:	d405      	bmi.n	8009f46 <_vfiprintf_r+0x1fe>
 8009f3a:	89ab      	ldrh	r3, [r5, #12]
 8009f3c:	059a      	lsls	r2, r3, #22
 8009f3e:	d402      	bmi.n	8009f46 <_vfiprintf_r+0x1fe>
 8009f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f42:	f7fd fae3 	bl	800750c <__retarget_lock_release_recursive>
 8009f46:	89ab      	ldrh	r3, [r5, #12]
 8009f48:	065b      	lsls	r3, r3, #25
 8009f4a:	f53f af1f 	bmi.w	8009d8c <_vfiprintf_r+0x44>
 8009f4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f50:	e71e      	b.n	8009d90 <_vfiprintf_r+0x48>
 8009f52:	ab03      	add	r3, sp, #12
 8009f54:	9300      	str	r3, [sp, #0]
 8009f56:	462a      	mov	r2, r5
 8009f58:	4b05      	ldr	r3, [pc, #20]	@ (8009f70 <_vfiprintf_r+0x228>)
 8009f5a:	a904      	add	r1, sp, #16
 8009f5c:	4630      	mov	r0, r6
 8009f5e:	f7fc fcff 	bl	8006960 <_printf_i>
 8009f62:	e7e4      	b.n	8009f2e <_vfiprintf_r+0x1e6>
 8009f64:	0800adc9 	.word	0x0800adc9
 8009f68:	0800add3 	.word	0x0800add3
 8009f6c:	08006431 	.word	0x08006431
 8009f70:	08009d23 	.word	0x08009d23
 8009f74:	0800adcf 	.word	0x0800adcf

08009f78 <__sflush_r>:
 8009f78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f80:	0716      	lsls	r6, r2, #28
 8009f82:	4605      	mov	r5, r0
 8009f84:	460c      	mov	r4, r1
 8009f86:	d454      	bmi.n	800a032 <__sflush_r+0xba>
 8009f88:	684b      	ldr	r3, [r1, #4]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	dc02      	bgt.n	8009f94 <__sflush_r+0x1c>
 8009f8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	dd48      	ble.n	800a026 <__sflush_r+0xae>
 8009f94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f96:	2e00      	cmp	r6, #0
 8009f98:	d045      	beq.n	800a026 <__sflush_r+0xae>
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009fa0:	682f      	ldr	r7, [r5, #0]
 8009fa2:	6a21      	ldr	r1, [r4, #32]
 8009fa4:	602b      	str	r3, [r5, #0]
 8009fa6:	d030      	beq.n	800a00a <__sflush_r+0x92>
 8009fa8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009faa:	89a3      	ldrh	r3, [r4, #12]
 8009fac:	0759      	lsls	r1, r3, #29
 8009fae:	d505      	bpl.n	8009fbc <__sflush_r+0x44>
 8009fb0:	6863      	ldr	r3, [r4, #4]
 8009fb2:	1ad2      	subs	r2, r2, r3
 8009fb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009fb6:	b10b      	cbz	r3, 8009fbc <__sflush_r+0x44>
 8009fb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009fba:	1ad2      	subs	r2, r2, r3
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fc0:	6a21      	ldr	r1, [r4, #32]
 8009fc2:	4628      	mov	r0, r5
 8009fc4:	47b0      	blx	r6
 8009fc6:	1c43      	adds	r3, r0, #1
 8009fc8:	89a3      	ldrh	r3, [r4, #12]
 8009fca:	d106      	bne.n	8009fda <__sflush_r+0x62>
 8009fcc:	6829      	ldr	r1, [r5, #0]
 8009fce:	291d      	cmp	r1, #29
 8009fd0:	d82b      	bhi.n	800a02a <__sflush_r+0xb2>
 8009fd2:	4a2a      	ldr	r2, [pc, #168]	@ (800a07c <__sflush_r+0x104>)
 8009fd4:	40ca      	lsrs	r2, r1
 8009fd6:	07d6      	lsls	r6, r2, #31
 8009fd8:	d527      	bpl.n	800a02a <__sflush_r+0xb2>
 8009fda:	2200      	movs	r2, #0
 8009fdc:	6062      	str	r2, [r4, #4]
 8009fde:	04d9      	lsls	r1, r3, #19
 8009fe0:	6922      	ldr	r2, [r4, #16]
 8009fe2:	6022      	str	r2, [r4, #0]
 8009fe4:	d504      	bpl.n	8009ff0 <__sflush_r+0x78>
 8009fe6:	1c42      	adds	r2, r0, #1
 8009fe8:	d101      	bne.n	8009fee <__sflush_r+0x76>
 8009fea:	682b      	ldr	r3, [r5, #0]
 8009fec:	b903      	cbnz	r3, 8009ff0 <__sflush_r+0x78>
 8009fee:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ff2:	602f      	str	r7, [r5, #0]
 8009ff4:	b1b9      	cbz	r1, 800a026 <__sflush_r+0xae>
 8009ff6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ffa:	4299      	cmp	r1, r3
 8009ffc:	d002      	beq.n	800a004 <__sflush_r+0x8c>
 8009ffe:	4628      	mov	r0, r5
 800a000:	f7fe f8f2 	bl	80081e8 <_free_r>
 800a004:	2300      	movs	r3, #0
 800a006:	6363      	str	r3, [r4, #52]	@ 0x34
 800a008:	e00d      	b.n	800a026 <__sflush_r+0xae>
 800a00a:	2301      	movs	r3, #1
 800a00c:	4628      	mov	r0, r5
 800a00e:	47b0      	blx	r6
 800a010:	4602      	mov	r2, r0
 800a012:	1c50      	adds	r0, r2, #1
 800a014:	d1c9      	bne.n	8009faa <__sflush_r+0x32>
 800a016:	682b      	ldr	r3, [r5, #0]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d0c6      	beq.n	8009faa <__sflush_r+0x32>
 800a01c:	2b1d      	cmp	r3, #29
 800a01e:	d001      	beq.n	800a024 <__sflush_r+0xac>
 800a020:	2b16      	cmp	r3, #22
 800a022:	d11e      	bne.n	800a062 <__sflush_r+0xea>
 800a024:	602f      	str	r7, [r5, #0]
 800a026:	2000      	movs	r0, #0
 800a028:	e022      	b.n	800a070 <__sflush_r+0xf8>
 800a02a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a02e:	b21b      	sxth	r3, r3
 800a030:	e01b      	b.n	800a06a <__sflush_r+0xf2>
 800a032:	690f      	ldr	r7, [r1, #16]
 800a034:	2f00      	cmp	r7, #0
 800a036:	d0f6      	beq.n	800a026 <__sflush_r+0xae>
 800a038:	0793      	lsls	r3, r2, #30
 800a03a:	680e      	ldr	r6, [r1, #0]
 800a03c:	bf08      	it	eq
 800a03e:	694b      	ldreq	r3, [r1, #20]
 800a040:	600f      	str	r7, [r1, #0]
 800a042:	bf18      	it	ne
 800a044:	2300      	movne	r3, #0
 800a046:	eba6 0807 	sub.w	r8, r6, r7
 800a04a:	608b      	str	r3, [r1, #8]
 800a04c:	f1b8 0f00 	cmp.w	r8, #0
 800a050:	dde9      	ble.n	800a026 <__sflush_r+0xae>
 800a052:	6a21      	ldr	r1, [r4, #32]
 800a054:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a056:	4643      	mov	r3, r8
 800a058:	463a      	mov	r2, r7
 800a05a:	4628      	mov	r0, r5
 800a05c:	47b0      	blx	r6
 800a05e:	2800      	cmp	r0, #0
 800a060:	dc08      	bgt.n	800a074 <__sflush_r+0xfc>
 800a062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a06a:	81a3      	strh	r3, [r4, #12]
 800a06c:	f04f 30ff 	mov.w	r0, #4294967295
 800a070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a074:	4407      	add	r7, r0
 800a076:	eba8 0800 	sub.w	r8, r8, r0
 800a07a:	e7e7      	b.n	800a04c <__sflush_r+0xd4>
 800a07c:	20400001 	.word	0x20400001

0800a080 <_fflush_r>:
 800a080:	b538      	push	{r3, r4, r5, lr}
 800a082:	690b      	ldr	r3, [r1, #16]
 800a084:	4605      	mov	r5, r0
 800a086:	460c      	mov	r4, r1
 800a088:	b913      	cbnz	r3, 800a090 <_fflush_r+0x10>
 800a08a:	2500      	movs	r5, #0
 800a08c:	4628      	mov	r0, r5
 800a08e:	bd38      	pop	{r3, r4, r5, pc}
 800a090:	b118      	cbz	r0, 800a09a <_fflush_r+0x1a>
 800a092:	6a03      	ldr	r3, [r0, #32]
 800a094:	b90b      	cbnz	r3, 800a09a <_fflush_r+0x1a>
 800a096:	f7fd f81b 	bl	80070d0 <__sinit>
 800a09a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d0f3      	beq.n	800a08a <_fflush_r+0xa>
 800a0a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a0a4:	07d0      	lsls	r0, r2, #31
 800a0a6:	d404      	bmi.n	800a0b2 <_fflush_r+0x32>
 800a0a8:	0599      	lsls	r1, r3, #22
 800a0aa:	d402      	bmi.n	800a0b2 <_fflush_r+0x32>
 800a0ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0ae:	f7fd fa2c 	bl	800750a <__retarget_lock_acquire_recursive>
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	4621      	mov	r1, r4
 800a0b6:	f7ff ff5f 	bl	8009f78 <__sflush_r>
 800a0ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0bc:	07da      	lsls	r2, r3, #31
 800a0be:	4605      	mov	r5, r0
 800a0c0:	d4e4      	bmi.n	800a08c <_fflush_r+0xc>
 800a0c2:	89a3      	ldrh	r3, [r4, #12]
 800a0c4:	059b      	lsls	r3, r3, #22
 800a0c6:	d4e1      	bmi.n	800a08c <_fflush_r+0xc>
 800a0c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0ca:	f7fd fa1f 	bl	800750c <__retarget_lock_release_recursive>
 800a0ce:	e7dd      	b.n	800a08c <_fflush_r+0xc>

0800a0d0 <__swhatbuf_r>:
 800a0d0:	b570      	push	{r4, r5, r6, lr}
 800a0d2:	460c      	mov	r4, r1
 800a0d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0d8:	2900      	cmp	r1, #0
 800a0da:	b096      	sub	sp, #88	@ 0x58
 800a0dc:	4615      	mov	r5, r2
 800a0de:	461e      	mov	r6, r3
 800a0e0:	da0d      	bge.n	800a0fe <__swhatbuf_r+0x2e>
 800a0e2:	89a3      	ldrh	r3, [r4, #12]
 800a0e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a0e8:	f04f 0100 	mov.w	r1, #0
 800a0ec:	bf14      	ite	ne
 800a0ee:	2340      	movne	r3, #64	@ 0x40
 800a0f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a0f4:	2000      	movs	r0, #0
 800a0f6:	6031      	str	r1, [r6, #0]
 800a0f8:	602b      	str	r3, [r5, #0]
 800a0fa:	b016      	add	sp, #88	@ 0x58
 800a0fc:	bd70      	pop	{r4, r5, r6, pc}
 800a0fe:	466a      	mov	r2, sp
 800a100:	f000 f874 	bl	800a1ec <_fstat_r>
 800a104:	2800      	cmp	r0, #0
 800a106:	dbec      	blt.n	800a0e2 <__swhatbuf_r+0x12>
 800a108:	9901      	ldr	r1, [sp, #4]
 800a10a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a10e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a112:	4259      	negs	r1, r3
 800a114:	4159      	adcs	r1, r3
 800a116:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a11a:	e7eb      	b.n	800a0f4 <__swhatbuf_r+0x24>

0800a11c <__smakebuf_r>:
 800a11c:	898b      	ldrh	r3, [r1, #12]
 800a11e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a120:	079d      	lsls	r5, r3, #30
 800a122:	4606      	mov	r6, r0
 800a124:	460c      	mov	r4, r1
 800a126:	d507      	bpl.n	800a138 <__smakebuf_r+0x1c>
 800a128:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	6123      	str	r3, [r4, #16]
 800a130:	2301      	movs	r3, #1
 800a132:	6163      	str	r3, [r4, #20]
 800a134:	b003      	add	sp, #12
 800a136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a138:	ab01      	add	r3, sp, #4
 800a13a:	466a      	mov	r2, sp
 800a13c:	f7ff ffc8 	bl	800a0d0 <__swhatbuf_r>
 800a140:	9f00      	ldr	r7, [sp, #0]
 800a142:	4605      	mov	r5, r0
 800a144:	4639      	mov	r1, r7
 800a146:	4630      	mov	r0, r6
 800a148:	f7fe f8c2 	bl	80082d0 <_malloc_r>
 800a14c:	b948      	cbnz	r0, 800a162 <__smakebuf_r+0x46>
 800a14e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a152:	059a      	lsls	r2, r3, #22
 800a154:	d4ee      	bmi.n	800a134 <__smakebuf_r+0x18>
 800a156:	f023 0303 	bic.w	r3, r3, #3
 800a15a:	f043 0302 	orr.w	r3, r3, #2
 800a15e:	81a3      	strh	r3, [r4, #12]
 800a160:	e7e2      	b.n	800a128 <__smakebuf_r+0xc>
 800a162:	89a3      	ldrh	r3, [r4, #12]
 800a164:	6020      	str	r0, [r4, #0]
 800a166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a16a:	81a3      	strh	r3, [r4, #12]
 800a16c:	9b01      	ldr	r3, [sp, #4]
 800a16e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a172:	b15b      	cbz	r3, 800a18c <__smakebuf_r+0x70>
 800a174:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a178:	4630      	mov	r0, r6
 800a17a:	f000 f849 	bl	800a210 <_isatty_r>
 800a17e:	b128      	cbz	r0, 800a18c <__smakebuf_r+0x70>
 800a180:	89a3      	ldrh	r3, [r4, #12]
 800a182:	f023 0303 	bic.w	r3, r3, #3
 800a186:	f043 0301 	orr.w	r3, r3, #1
 800a18a:	81a3      	strh	r3, [r4, #12]
 800a18c:	89a3      	ldrh	r3, [r4, #12]
 800a18e:	431d      	orrs	r5, r3
 800a190:	81a5      	strh	r5, [r4, #12]
 800a192:	e7cf      	b.n	800a134 <__smakebuf_r+0x18>

0800a194 <memmove>:
 800a194:	4288      	cmp	r0, r1
 800a196:	b510      	push	{r4, lr}
 800a198:	eb01 0402 	add.w	r4, r1, r2
 800a19c:	d902      	bls.n	800a1a4 <memmove+0x10>
 800a19e:	4284      	cmp	r4, r0
 800a1a0:	4623      	mov	r3, r4
 800a1a2:	d807      	bhi.n	800a1b4 <memmove+0x20>
 800a1a4:	1e43      	subs	r3, r0, #1
 800a1a6:	42a1      	cmp	r1, r4
 800a1a8:	d008      	beq.n	800a1bc <memmove+0x28>
 800a1aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1b2:	e7f8      	b.n	800a1a6 <memmove+0x12>
 800a1b4:	4402      	add	r2, r0
 800a1b6:	4601      	mov	r1, r0
 800a1b8:	428a      	cmp	r2, r1
 800a1ba:	d100      	bne.n	800a1be <memmove+0x2a>
 800a1bc:	bd10      	pop	{r4, pc}
 800a1be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a1c6:	e7f7      	b.n	800a1b8 <memmove+0x24>

0800a1c8 <strncmp>:
 800a1c8:	b510      	push	{r4, lr}
 800a1ca:	b16a      	cbz	r2, 800a1e8 <strncmp+0x20>
 800a1cc:	3901      	subs	r1, #1
 800a1ce:	1884      	adds	r4, r0, r2
 800a1d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d103      	bne.n	800a1e4 <strncmp+0x1c>
 800a1dc:	42a0      	cmp	r0, r4
 800a1de:	d001      	beq.n	800a1e4 <strncmp+0x1c>
 800a1e0:	2a00      	cmp	r2, #0
 800a1e2:	d1f5      	bne.n	800a1d0 <strncmp+0x8>
 800a1e4:	1ad0      	subs	r0, r2, r3
 800a1e6:	bd10      	pop	{r4, pc}
 800a1e8:	4610      	mov	r0, r2
 800a1ea:	e7fc      	b.n	800a1e6 <strncmp+0x1e>

0800a1ec <_fstat_r>:
 800a1ec:	b538      	push	{r3, r4, r5, lr}
 800a1ee:	4d07      	ldr	r5, [pc, #28]	@ (800a20c <_fstat_r+0x20>)
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	4604      	mov	r4, r0
 800a1f4:	4608      	mov	r0, r1
 800a1f6:	4611      	mov	r1, r2
 800a1f8:	602b      	str	r3, [r5, #0]
 800a1fa:	f7f9 f879 	bl	80032f0 <_fstat>
 800a1fe:	1c43      	adds	r3, r0, #1
 800a200:	d102      	bne.n	800a208 <_fstat_r+0x1c>
 800a202:	682b      	ldr	r3, [r5, #0]
 800a204:	b103      	cbz	r3, 800a208 <_fstat_r+0x1c>
 800a206:	6023      	str	r3, [r4, #0]
 800a208:	bd38      	pop	{r3, r4, r5, pc}
 800a20a:	bf00      	nop
 800a20c:	2000079c 	.word	0x2000079c

0800a210 <_isatty_r>:
 800a210:	b538      	push	{r3, r4, r5, lr}
 800a212:	4d06      	ldr	r5, [pc, #24]	@ (800a22c <_isatty_r+0x1c>)
 800a214:	2300      	movs	r3, #0
 800a216:	4604      	mov	r4, r0
 800a218:	4608      	mov	r0, r1
 800a21a:	602b      	str	r3, [r5, #0]
 800a21c:	f7f9 f878 	bl	8003310 <_isatty>
 800a220:	1c43      	adds	r3, r0, #1
 800a222:	d102      	bne.n	800a22a <_isatty_r+0x1a>
 800a224:	682b      	ldr	r3, [r5, #0]
 800a226:	b103      	cbz	r3, 800a22a <_isatty_r+0x1a>
 800a228:	6023      	str	r3, [r4, #0]
 800a22a:	bd38      	pop	{r3, r4, r5, pc}
 800a22c:	2000079c 	.word	0x2000079c

0800a230 <_sbrk_r>:
 800a230:	b538      	push	{r3, r4, r5, lr}
 800a232:	4d06      	ldr	r5, [pc, #24]	@ (800a24c <_sbrk_r+0x1c>)
 800a234:	2300      	movs	r3, #0
 800a236:	4604      	mov	r4, r0
 800a238:	4608      	mov	r0, r1
 800a23a:	602b      	str	r3, [r5, #0]
 800a23c:	f7f9 f880 	bl	8003340 <_sbrk>
 800a240:	1c43      	adds	r3, r0, #1
 800a242:	d102      	bne.n	800a24a <_sbrk_r+0x1a>
 800a244:	682b      	ldr	r3, [r5, #0]
 800a246:	b103      	cbz	r3, 800a24a <_sbrk_r+0x1a>
 800a248:	6023      	str	r3, [r4, #0]
 800a24a:	bd38      	pop	{r3, r4, r5, pc}
 800a24c:	2000079c 	.word	0x2000079c

0800a250 <nan>:
 800a250:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a258 <nan+0x8>
 800a254:	4770      	bx	lr
 800a256:	bf00      	nop
 800a258:	00000000 	.word	0x00000000
 800a25c:	7ff80000 	.word	0x7ff80000

0800a260 <__assert_func>:
 800a260:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a262:	4614      	mov	r4, r2
 800a264:	461a      	mov	r2, r3
 800a266:	4b09      	ldr	r3, [pc, #36]	@ (800a28c <__assert_func+0x2c>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4605      	mov	r5, r0
 800a26c:	68d8      	ldr	r0, [r3, #12]
 800a26e:	b14c      	cbz	r4, 800a284 <__assert_func+0x24>
 800a270:	4b07      	ldr	r3, [pc, #28]	@ (800a290 <__assert_func+0x30>)
 800a272:	9100      	str	r1, [sp, #0]
 800a274:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a278:	4906      	ldr	r1, [pc, #24]	@ (800a294 <__assert_func+0x34>)
 800a27a:	462b      	mov	r3, r5
 800a27c:	f000 fba8 	bl	800a9d0 <fiprintf>
 800a280:	f000 fbb8 	bl	800a9f4 <abort>
 800a284:	4b04      	ldr	r3, [pc, #16]	@ (800a298 <__assert_func+0x38>)
 800a286:	461c      	mov	r4, r3
 800a288:	e7f3      	b.n	800a272 <__assert_func+0x12>
 800a28a:	bf00      	nop
 800a28c:	20000018 	.word	0x20000018
 800a290:	0800ade2 	.word	0x0800ade2
 800a294:	0800adef 	.word	0x0800adef
 800a298:	0800ae1d 	.word	0x0800ae1d

0800a29c <_calloc_r>:
 800a29c:	b570      	push	{r4, r5, r6, lr}
 800a29e:	fba1 5402 	umull	r5, r4, r1, r2
 800a2a2:	b934      	cbnz	r4, 800a2b2 <_calloc_r+0x16>
 800a2a4:	4629      	mov	r1, r5
 800a2a6:	f7fe f813 	bl	80082d0 <_malloc_r>
 800a2aa:	4606      	mov	r6, r0
 800a2ac:	b928      	cbnz	r0, 800a2ba <_calloc_r+0x1e>
 800a2ae:	4630      	mov	r0, r6
 800a2b0:	bd70      	pop	{r4, r5, r6, pc}
 800a2b2:	220c      	movs	r2, #12
 800a2b4:	6002      	str	r2, [r0, #0]
 800a2b6:	2600      	movs	r6, #0
 800a2b8:	e7f9      	b.n	800a2ae <_calloc_r+0x12>
 800a2ba:	462a      	mov	r2, r5
 800a2bc:	4621      	mov	r1, r4
 800a2be:	f7fd f8a7 	bl	8007410 <memset>
 800a2c2:	e7f4      	b.n	800a2ae <_calloc_r+0x12>

0800a2c4 <rshift>:
 800a2c4:	6903      	ldr	r3, [r0, #16]
 800a2c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a2ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a2ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a2d2:	f100 0414 	add.w	r4, r0, #20
 800a2d6:	dd45      	ble.n	800a364 <rshift+0xa0>
 800a2d8:	f011 011f 	ands.w	r1, r1, #31
 800a2dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a2e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a2e4:	d10c      	bne.n	800a300 <rshift+0x3c>
 800a2e6:	f100 0710 	add.w	r7, r0, #16
 800a2ea:	4629      	mov	r1, r5
 800a2ec:	42b1      	cmp	r1, r6
 800a2ee:	d334      	bcc.n	800a35a <rshift+0x96>
 800a2f0:	1a9b      	subs	r3, r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	1eea      	subs	r2, r5, #3
 800a2f6:	4296      	cmp	r6, r2
 800a2f8:	bf38      	it	cc
 800a2fa:	2300      	movcc	r3, #0
 800a2fc:	4423      	add	r3, r4
 800a2fe:	e015      	b.n	800a32c <rshift+0x68>
 800a300:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a304:	f1c1 0820 	rsb	r8, r1, #32
 800a308:	40cf      	lsrs	r7, r1
 800a30a:	f105 0e04 	add.w	lr, r5, #4
 800a30e:	46a1      	mov	r9, r4
 800a310:	4576      	cmp	r6, lr
 800a312:	46f4      	mov	ip, lr
 800a314:	d815      	bhi.n	800a342 <rshift+0x7e>
 800a316:	1a9a      	subs	r2, r3, r2
 800a318:	0092      	lsls	r2, r2, #2
 800a31a:	3a04      	subs	r2, #4
 800a31c:	3501      	adds	r5, #1
 800a31e:	42ae      	cmp	r6, r5
 800a320:	bf38      	it	cc
 800a322:	2200      	movcc	r2, #0
 800a324:	18a3      	adds	r3, r4, r2
 800a326:	50a7      	str	r7, [r4, r2]
 800a328:	b107      	cbz	r7, 800a32c <rshift+0x68>
 800a32a:	3304      	adds	r3, #4
 800a32c:	1b1a      	subs	r2, r3, r4
 800a32e:	42a3      	cmp	r3, r4
 800a330:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a334:	bf08      	it	eq
 800a336:	2300      	moveq	r3, #0
 800a338:	6102      	str	r2, [r0, #16]
 800a33a:	bf08      	it	eq
 800a33c:	6143      	streq	r3, [r0, #20]
 800a33e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a342:	f8dc c000 	ldr.w	ip, [ip]
 800a346:	fa0c fc08 	lsl.w	ip, ip, r8
 800a34a:	ea4c 0707 	orr.w	r7, ip, r7
 800a34e:	f849 7b04 	str.w	r7, [r9], #4
 800a352:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a356:	40cf      	lsrs	r7, r1
 800a358:	e7da      	b.n	800a310 <rshift+0x4c>
 800a35a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a35e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a362:	e7c3      	b.n	800a2ec <rshift+0x28>
 800a364:	4623      	mov	r3, r4
 800a366:	e7e1      	b.n	800a32c <rshift+0x68>

0800a368 <__hexdig_fun>:
 800a368:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a36c:	2b09      	cmp	r3, #9
 800a36e:	d802      	bhi.n	800a376 <__hexdig_fun+0xe>
 800a370:	3820      	subs	r0, #32
 800a372:	b2c0      	uxtb	r0, r0
 800a374:	4770      	bx	lr
 800a376:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a37a:	2b05      	cmp	r3, #5
 800a37c:	d801      	bhi.n	800a382 <__hexdig_fun+0x1a>
 800a37e:	3847      	subs	r0, #71	@ 0x47
 800a380:	e7f7      	b.n	800a372 <__hexdig_fun+0xa>
 800a382:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a386:	2b05      	cmp	r3, #5
 800a388:	d801      	bhi.n	800a38e <__hexdig_fun+0x26>
 800a38a:	3827      	subs	r0, #39	@ 0x27
 800a38c:	e7f1      	b.n	800a372 <__hexdig_fun+0xa>
 800a38e:	2000      	movs	r0, #0
 800a390:	4770      	bx	lr
	...

0800a394 <__gethex>:
 800a394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a398:	b085      	sub	sp, #20
 800a39a:	468a      	mov	sl, r1
 800a39c:	9302      	str	r3, [sp, #8]
 800a39e:	680b      	ldr	r3, [r1, #0]
 800a3a0:	9001      	str	r0, [sp, #4]
 800a3a2:	4690      	mov	r8, r2
 800a3a4:	1c9c      	adds	r4, r3, #2
 800a3a6:	46a1      	mov	r9, r4
 800a3a8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a3ac:	2830      	cmp	r0, #48	@ 0x30
 800a3ae:	d0fa      	beq.n	800a3a6 <__gethex+0x12>
 800a3b0:	eba9 0303 	sub.w	r3, r9, r3
 800a3b4:	f1a3 0b02 	sub.w	fp, r3, #2
 800a3b8:	f7ff ffd6 	bl	800a368 <__hexdig_fun>
 800a3bc:	4605      	mov	r5, r0
 800a3be:	2800      	cmp	r0, #0
 800a3c0:	d168      	bne.n	800a494 <__gethex+0x100>
 800a3c2:	49a0      	ldr	r1, [pc, #640]	@ (800a644 <__gethex+0x2b0>)
 800a3c4:	2201      	movs	r2, #1
 800a3c6:	4648      	mov	r0, r9
 800a3c8:	f7ff fefe 	bl	800a1c8 <strncmp>
 800a3cc:	4607      	mov	r7, r0
 800a3ce:	2800      	cmp	r0, #0
 800a3d0:	d167      	bne.n	800a4a2 <__gethex+0x10e>
 800a3d2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a3d6:	4626      	mov	r6, r4
 800a3d8:	f7ff ffc6 	bl	800a368 <__hexdig_fun>
 800a3dc:	2800      	cmp	r0, #0
 800a3de:	d062      	beq.n	800a4a6 <__gethex+0x112>
 800a3e0:	4623      	mov	r3, r4
 800a3e2:	7818      	ldrb	r0, [r3, #0]
 800a3e4:	2830      	cmp	r0, #48	@ 0x30
 800a3e6:	4699      	mov	r9, r3
 800a3e8:	f103 0301 	add.w	r3, r3, #1
 800a3ec:	d0f9      	beq.n	800a3e2 <__gethex+0x4e>
 800a3ee:	f7ff ffbb 	bl	800a368 <__hexdig_fun>
 800a3f2:	fab0 f580 	clz	r5, r0
 800a3f6:	096d      	lsrs	r5, r5, #5
 800a3f8:	f04f 0b01 	mov.w	fp, #1
 800a3fc:	464a      	mov	r2, r9
 800a3fe:	4616      	mov	r6, r2
 800a400:	3201      	adds	r2, #1
 800a402:	7830      	ldrb	r0, [r6, #0]
 800a404:	f7ff ffb0 	bl	800a368 <__hexdig_fun>
 800a408:	2800      	cmp	r0, #0
 800a40a:	d1f8      	bne.n	800a3fe <__gethex+0x6a>
 800a40c:	498d      	ldr	r1, [pc, #564]	@ (800a644 <__gethex+0x2b0>)
 800a40e:	2201      	movs	r2, #1
 800a410:	4630      	mov	r0, r6
 800a412:	f7ff fed9 	bl	800a1c8 <strncmp>
 800a416:	2800      	cmp	r0, #0
 800a418:	d13f      	bne.n	800a49a <__gethex+0x106>
 800a41a:	b944      	cbnz	r4, 800a42e <__gethex+0x9a>
 800a41c:	1c74      	adds	r4, r6, #1
 800a41e:	4622      	mov	r2, r4
 800a420:	4616      	mov	r6, r2
 800a422:	3201      	adds	r2, #1
 800a424:	7830      	ldrb	r0, [r6, #0]
 800a426:	f7ff ff9f 	bl	800a368 <__hexdig_fun>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	d1f8      	bne.n	800a420 <__gethex+0x8c>
 800a42e:	1ba4      	subs	r4, r4, r6
 800a430:	00a7      	lsls	r7, r4, #2
 800a432:	7833      	ldrb	r3, [r6, #0]
 800a434:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a438:	2b50      	cmp	r3, #80	@ 0x50
 800a43a:	d13e      	bne.n	800a4ba <__gethex+0x126>
 800a43c:	7873      	ldrb	r3, [r6, #1]
 800a43e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a440:	d033      	beq.n	800a4aa <__gethex+0x116>
 800a442:	2b2d      	cmp	r3, #45	@ 0x2d
 800a444:	d034      	beq.n	800a4b0 <__gethex+0x11c>
 800a446:	1c71      	adds	r1, r6, #1
 800a448:	2400      	movs	r4, #0
 800a44a:	7808      	ldrb	r0, [r1, #0]
 800a44c:	f7ff ff8c 	bl	800a368 <__hexdig_fun>
 800a450:	1e43      	subs	r3, r0, #1
 800a452:	b2db      	uxtb	r3, r3
 800a454:	2b18      	cmp	r3, #24
 800a456:	d830      	bhi.n	800a4ba <__gethex+0x126>
 800a458:	f1a0 0210 	sub.w	r2, r0, #16
 800a45c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a460:	f7ff ff82 	bl	800a368 <__hexdig_fun>
 800a464:	f100 3cff 	add.w	ip, r0, #4294967295
 800a468:	fa5f fc8c 	uxtb.w	ip, ip
 800a46c:	f1bc 0f18 	cmp.w	ip, #24
 800a470:	f04f 030a 	mov.w	r3, #10
 800a474:	d91e      	bls.n	800a4b4 <__gethex+0x120>
 800a476:	b104      	cbz	r4, 800a47a <__gethex+0xe6>
 800a478:	4252      	negs	r2, r2
 800a47a:	4417      	add	r7, r2
 800a47c:	f8ca 1000 	str.w	r1, [sl]
 800a480:	b1ed      	cbz	r5, 800a4be <__gethex+0x12a>
 800a482:	f1bb 0f00 	cmp.w	fp, #0
 800a486:	bf0c      	ite	eq
 800a488:	2506      	moveq	r5, #6
 800a48a:	2500      	movne	r5, #0
 800a48c:	4628      	mov	r0, r5
 800a48e:	b005      	add	sp, #20
 800a490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a494:	2500      	movs	r5, #0
 800a496:	462c      	mov	r4, r5
 800a498:	e7b0      	b.n	800a3fc <__gethex+0x68>
 800a49a:	2c00      	cmp	r4, #0
 800a49c:	d1c7      	bne.n	800a42e <__gethex+0x9a>
 800a49e:	4627      	mov	r7, r4
 800a4a0:	e7c7      	b.n	800a432 <__gethex+0x9e>
 800a4a2:	464e      	mov	r6, r9
 800a4a4:	462f      	mov	r7, r5
 800a4a6:	2501      	movs	r5, #1
 800a4a8:	e7c3      	b.n	800a432 <__gethex+0x9e>
 800a4aa:	2400      	movs	r4, #0
 800a4ac:	1cb1      	adds	r1, r6, #2
 800a4ae:	e7cc      	b.n	800a44a <__gethex+0xb6>
 800a4b0:	2401      	movs	r4, #1
 800a4b2:	e7fb      	b.n	800a4ac <__gethex+0x118>
 800a4b4:	fb03 0002 	mla	r0, r3, r2, r0
 800a4b8:	e7ce      	b.n	800a458 <__gethex+0xc4>
 800a4ba:	4631      	mov	r1, r6
 800a4bc:	e7de      	b.n	800a47c <__gethex+0xe8>
 800a4be:	eba6 0309 	sub.w	r3, r6, r9
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	4629      	mov	r1, r5
 800a4c6:	2b07      	cmp	r3, #7
 800a4c8:	dc0a      	bgt.n	800a4e0 <__gethex+0x14c>
 800a4ca:	9801      	ldr	r0, [sp, #4]
 800a4cc:	f7fd ff8c 	bl	80083e8 <_Balloc>
 800a4d0:	4604      	mov	r4, r0
 800a4d2:	b940      	cbnz	r0, 800a4e6 <__gethex+0x152>
 800a4d4:	4b5c      	ldr	r3, [pc, #368]	@ (800a648 <__gethex+0x2b4>)
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	21e4      	movs	r1, #228	@ 0xe4
 800a4da:	485c      	ldr	r0, [pc, #368]	@ (800a64c <__gethex+0x2b8>)
 800a4dc:	f7ff fec0 	bl	800a260 <__assert_func>
 800a4e0:	3101      	adds	r1, #1
 800a4e2:	105b      	asrs	r3, r3, #1
 800a4e4:	e7ef      	b.n	800a4c6 <__gethex+0x132>
 800a4e6:	f100 0a14 	add.w	sl, r0, #20
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	4655      	mov	r5, sl
 800a4ee:	469b      	mov	fp, r3
 800a4f0:	45b1      	cmp	r9, r6
 800a4f2:	d337      	bcc.n	800a564 <__gethex+0x1d0>
 800a4f4:	f845 bb04 	str.w	fp, [r5], #4
 800a4f8:	eba5 050a 	sub.w	r5, r5, sl
 800a4fc:	10ad      	asrs	r5, r5, #2
 800a4fe:	6125      	str	r5, [r4, #16]
 800a500:	4658      	mov	r0, fp
 800a502:	f7fe f863 	bl	80085cc <__hi0bits>
 800a506:	016d      	lsls	r5, r5, #5
 800a508:	f8d8 6000 	ldr.w	r6, [r8]
 800a50c:	1a2d      	subs	r5, r5, r0
 800a50e:	42b5      	cmp	r5, r6
 800a510:	dd54      	ble.n	800a5bc <__gethex+0x228>
 800a512:	1bad      	subs	r5, r5, r6
 800a514:	4629      	mov	r1, r5
 800a516:	4620      	mov	r0, r4
 800a518:	f7fe fbef 	bl	8008cfa <__any_on>
 800a51c:	4681      	mov	r9, r0
 800a51e:	b178      	cbz	r0, 800a540 <__gethex+0x1ac>
 800a520:	1e6b      	subs	r3, r5, #1
 800a522:	1159      	asrs	r1, r3, #5
 800a524:	f003 021f 	and.w	r2, r3, #31
 800a528:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a52c:	f04f 0901 	mov.w	r9, #1
 800a530:	fa09 f202 	lsl.w	r2, r9, r2
 800a534:	420a      	tst	r2, r1
 800a536:	d003      	beq.n	800a540 <__gethex+0x1ac>
 800a538:	454b      	cmp	r3, r9
 800a53a:	dc36      	bgt.n	800a5aa <__gethex+0x216>
 800a53c:	f04f 0902 	mov.w	r9, #2
 800a540:	4629      	mov	r1, r5
 800a542:	4620      	mov	r0, r4
 800a544:	f7ff febe 	bl	800a2c4 <rshift>
 800a548:	442f      	add	r7, r5
 800a54a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a54e:	42bb      	cmp	r3, r7
 800a550:	da42      	bge.n	800a5d8 <__gethex+0x244>
 800a552:	9801      	ldr	r0, [sp, #4]
 800a554:	4621      	mov	r1, r4
 800a556:	f7fd ff87 	bl	8008468 <_Bfree>
 800a55a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a55c:	2300      	movs	r3, #0
 800a55e:	6013      	str	r3, [r2, #0]
 800a560:	25a3      	movs	r5, #163	@ 0xa3
 800a562:	e793      	b.n	800a48c <__gethex+0xf8>
 800a564:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a568:	2a2e      	cmp	r2, #46	@ 0x2e
 800a56a:	d012      	beq.n	800a592 <__gethex+0x1fe>
 800a56c:	2b20      	cmp	r3, #32
 800a56e:	d104      	bne.n	800a57a <__gethex+0x1e6>
 800a570:	f845 bb04 	str.w	fp, [r5], #4
 800a574:	f04f 0b00 	mov.w	fp, #0
 800a578:	465b      	mov	r3, fp
 800a57a:	7830      	ldrb	r0, [r6, #0]
 800a57c:	9303      	str	r3, [sp, #12]
 800a57e:	f7ff fef3 	bl	800a368 <__hexdig_fun>
 800a582:	9b03      	ldr	r3, [sp, #12]
 800a584:	f000 000f 	and.w	r0, r0, #15
 800a588:	4098      	lsls	r0, r3
 800a58a:	ea4b 0b00 	orr.w	fp, fp, r0
 800a58e:	3304      	adds	r3, #4
 800a590:	e7ae      	b.n	800a4f0 <__gethex+0x15c>
 800a592:	45b1      	cmp	r9, r6
 800a594:	d8ea      	bhi.n	800a56c <__gethex+0x1d8>
 800a596:	492b      	ldr	r1, [pc, #172]	@ (800a644 <__gethex+0x2b0>)
 800a598:	9303      	str	r3, [sp, #12]
 800a59a:	2201      	movs	r2, #1
 800a59c:	4630      	mov	r0, r6
 800a59e:	f7ff fe13 	bl	800a1c8 <strncmp>
 800a5a2:	9b03      	ldr	r3, [sp, #12]
 800a5a4:	2800      	cmp	r0, #0
 800a5a6:	d1e1      	bne.n	800a56c <__gethex+0x1d8>
 800a5a8:	e7a2      	b.n	800a4f0 <__gethex+0x15c>
 800a5aa:	1ea9      	subs	r1, r5, #2
 800a5ac:	4620      	mov	r0, r4
 800a5ae:	f7fe fba4 	bl	8008cfa <__any_on>
 800a5b2:	2800      	cmp	r0, #0
 800a5b4:	d0c2      	beq.n	800a53c <__gethex+0x1a8>
 800a5b6:	f04f 0903 	mov.w	r9, #3
 800a5ba:	e7c1      	b.n	800a540 <__gethex+0x1ac>
 800a5bc:	da09      	bge.n	800a5d2 <__gethex+0x23e>
 800a5be:	1b75      	subs	r5, r6, r5
 800a5c0:	4621      	mov	r1, r4
 800a5c2:	9801      	ldr	r0, [sp, #4]
 800a5c4:	462a      	mov	r2, r5
 800a5c6:	f7fe f95f 	bl	8008888 <__lshift>
 800a5ca:	1b7f      	subs	r7, r7, r5
 800a5cc:	4604      	mov	r4, r0
 800a5ce:	f100 0a14 	add.w	sl, r0, #20
 800a5d2:	f04f 0900 	mov.w	r9, #0
 800a5d6:	e7b8      	b.n	800a54a <__gethex+0x1b6>
 800a5d8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a5dc:	42bd      	cmp	r5, r7
 800a5de:	dd6f      	ble.n	800a6c0 <__gethex+0x32c>
 800a5e0:	1bed      	subs	r5, r5, r7
 800a5e2:	42ae      	cmp	r6, r5
 800a5e4:	dc34      	bgt.n	800a650 <__gethex+0x2bc>
 800a5e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a5ea:	2b02      	cmp	r3, #2
 800a5ec:	d022      	beq.n	800a634 <__gethex+0x2a0>
 800a5ee:	2b03      	cmp	r3, #3
 800a5f0:	d024      	beq.n	800a63c <__gethex+0x2a8>
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d115      	bne.n	800a622 <__gethex+0x28e>
 800a5f6:	42ae      	cmp	r6, r5
 800a5f8:	d113      	bne.n	800a622 <__gethex+0x28e>
 800a5fa:	2e01      	cmp	r6, #1
 800a5fc:	d10b      	bne.n	800a616 <__gethex+0x282>
 800a5fe:	9a02      	ldr	r2, [sp, #8]
 800a600:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a604:	6013      	str	r3, [r2, #0]
 800a606:	2301      	movs	r3, #1
 800a608:	6123      	str	r3, [r4, #16]
 800a60a:	f8ca 3000 	str.w	r3, [sl]
 800a60e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a610:	2562      	movs	r5, #98	@ 0x62
 800a612:	601c      	str	r4, [r3, #0]
 800a614:	e73a      	b.n	800a48c <__gethex+0xf8>
 800a616:	1e71      	subs	r1, r6, #1
 800a618:	4620      	mov	r0, r4
 800a61a:	f7fe fb6e 	bl	8008cfa <__any_on>
 800a61e:	2800      	cmp	r0, #0
 800a620:	d1ed      	bne.n	800a5fe <__gethex+0x26a>
 800a622:	9801      	ldr	r0, [sp, #4]
 800a624:	4621      	mov	r1, r4
 800a626:	f7fd ff1f 	bl	8008468 <_Bfree>
 800a62a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a62c:	2300      	movs	r3, #0
 800a62e:	6013      	str	r3, [r2, #0]
 800a630:	2550      	movs	r5, #80	@ 0x50
 800a632:	e72b      	b.n	800a48c <__gethex+0xf8>
 800a634:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1f3      	bne.n	800a622 <__gethex+0x28e>
 800a63a:	e7e0      	b.n	800a5fe <__gethex+0x26a>
 800a63c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d1dd      	bne.n	800a5fe <__gethex+0x26a>
 800a642:	e7ee      	b.n	800a622 <__gethex+0x28e>
 800a644:	0800adc7 	.word	0x0800adc7
 800a648:	0800ad5d 	.word	0x0800ad5d
 800a64c:	0800ae1e 	.word	0x0800ae1e
 800a650:	1e6f      	subs	r7, r5, #1
 800a652:	f1b9 0f00 	cmp.w	r9, #0
 800a656:	d130      	bne.n	800a6ba <__gethex+0x326>
 800a658:	b127      	cbz	r7, 800a664 <__gethex+0x2d0>
 800a65a:	4639      	mov	r1, r7
 800a65c:	4620      	mov	r0, r4
 800a65e:	f7fe fb4c 	bl	8008cfa <__any_on>
 800a662:	4681      	mov	r9, r0
 800a664:	117a      	asrs	r2, r7, #5
 800a666:	2301      	movs	r3, #1
 800a668:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a66c:	f007 071f 	and.w	r7, r7, #31
 800a670:	40bb      	lsls	r3, r7
 800a672:	4213      	tst	r3, r2
 800a674:	4629      	mov	r1, r5
 800a676:	4620      	mov	r0, r4
 800a678:	bf18      	it	ne
 800a67a:	f049 0902 	orrne.w	r9, r9, #2
 800a67e:	f7ff fe21 	bl	800a2c4 <rshift>
 800a682:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a686:	1b76      	subs	r6, r6, r5
 800a688:	2502      	movs	r5, #2
 800a68a:	f1b9 0f00 	cmp.w	r9, #0
 800a68e:	d047      	beq.n	800a720 <__gethex+0x38c>
 800a690:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a694:	2b02      	cmp	r3, #2
 800a696:	d015      	beq.n	800a6c4 <__gethex+0x330>
 800a698:	2b03      	cmp	r3, #3
 800a69a:	d017      	beq.n	800a6cc <__gethex+0x338>
 800a69c:	2b01      	cmp	r3, #1
 800a69e:	d109      	bne.n	800a6b4 <__gethex+0x320>
 800a6a0:	f019 0f02 	tst.w	r9, #2
 800a6a4:	d006      	beq.n	800a6b4 <__gethex+0x320>
 800a6a6:	f8da 3000 	ldr.w	r3, [sl]
 800a6aa:	ea49 0903 	orr.w	r9, r9, r3
 800a6ae:	f019 0f01 	tst.w	r9, #1
 800a6b2:	d10e      	bne.n	800a6d2 <__gethex+0x33e>
 800a6b4:	f045 0510 	orr.w	r5, r5, #16
 800a6b8:	e032      	b.n	800a720 <__gethex+0x38c>
 800a6ba:	f04f 0901 	mov.w	r9, #1
 800a6be:	e7d1      	b.n	800a664 <__gethex+0x2d0>
 800a6c0:	2501      	movs	r5, #1
 800a6c2:	e7e2      	b.n	800a68a <__gethex+0x2f6>
 800a6c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6c6:	f1c3 0301 	rsb	r3, r3, #1
 800a6ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a6cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d0f0      	beq.n	800a6b4 <__gethex+0x320>
 800a6d2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a6d6:	f104 0314 	add.w	r3, r4, #20
 800a6da:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a6de:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a6e2:	f04f 0c00 	mov.w	ip, #0
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6ec:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a6f0:	d01b      	beq.n	800a72a <__gethex+0x396>
 800a6f2:	3201      	adds	r2, #1
 800a6f4:	6002      	str	r2, [r0, #0]
 800a6f6:	2d02      	cmp	r5, #2
 800a6f8:	f104 0314 	add.w	r3, r4, #20
 800a6fc:	d13c      	bne.n	800a778 <__gethex+0x3e4>
 800a6fe:	f8d8 2000 	ldr.w	r2, [r8]
 800a702:	3a01      	subs	r2, #1
 800a704:	42b2      	cmp	r2, r6
 800a706:	d109      	bne.n	800a71c <__gethex+0x388>
 800a708:	1171      	asrs	r1, r6, #5
 800a70a:	2201      	movs	r2, #1
 800a70c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a710:	f006 061f 	and.w	r6, r6, #31
 800a714:	fa02 f606 	lsl.w	r6, r2, r6
 800a718:	421e      	tst	r6, r3
 800a71a:	d13a      	bne.n	800a792 <__gethex+0x3fe>
 800a71c:	f045 0520 	orr.w	r5, r5, #32
 800a720:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a722:	601c      	str	r4, [r3, #0]
 800a724:	9b02      	ldr	r3, [sp, #8]
 800a726:	601f      	str	r7, [r3, #0]
 800a728:	e6b0      	b.n	800a48c <__gethex+0xf8>
 800a72a:	4299      	cmp	r1, r3
 800a72c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a730:	d8d9      	bhi.n	800a6e6 <__gethex+0x352>
 800a732:	68a3      	ldr	r3, [r4, #8]
 800a734:	459b      	cmp	fp, r3
 800a736:	db17      	blt.n	800a768 <__gethex+0x3d4>
 800a738:	6861      	ldr	r1, [r4, #4]
 800a73a:	9801      	ldr	r0, [sp, #4]
 800a73c:	3101      	adds	r1, #1
 800a73e:	f7fd fe53 	bl	80083e8 <_Balloc>
 800a742:	4681      	mov	r9, r0
 800a744:	b918      	cbnz	r0, 800a74e <__gethex+0x3ba>
 800a746:	4b1a      	ldr	r3, [pc, #104]	@ (800a7b0 <__gethex+0x41c>)
 800a748:	4602      	mov	r2, r0
 800a74a:	2184      	movs	r1, #132	@ 0x84
 800a74c:	e6c5      	b.n	800a4da <__gethex+0x146>
 800a74e:	6922      	ldr	r2, [r4, #16]
 800a750:	3202      	adds	r2, #2
 800a752:	f104 010c 	add.w	r1, r4, #12
 800a756:	0092      	lsls	r2, r2, #2
 800a758:	300c      	adds	r0, #12
 800a75a:	f7fc fed8 	bl	800750e <memcpy>
 800a75e:	4621      	mov	r1, r4
 800a760:	9801      	ldr	r0, [sp, #4]
 800a762:	f7fd fe81 	bl	8008468 <_Bfree>
 800a766:	464c      	mov	r4, r9
 800a768:	6923      	ldr	r3, [r4, #16]
 800a76a:	1c5a      	adds	r2, r3, #1
 800a76c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a770:	6122      	str	r2, [r4, #16]
 800a772:	2201      	movs	r2, #1
 800a774:	615a      	str	r2, [r3, #20]
 800a776:	e7be      	b.n	800a6f6 <__gethex+0x362>
 800a778:	6922      	ldr	r2, [r4, #16]
 800a77a:	455a      	cmp	r2, fp
 800a77c:	dd0b      	ble.n	800a796 <__gethex+0x402>
 800a77e:	2101      	movs	r1, #1
 800a780:	4620      	mov	r0, r4
 800a782:	f7ff fd9f 	bl	800a2c4 <rshift>
 800a786:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a78a:	3701      	adds	r7, #1
 800a78c:	42bb      	cmp	r3, r7
 800a78e:	f6ff aee0 	blt.w	800a552 <__gethex+0x1be>
 800a792:	2501      	movs	r5, #1
 800a794:	e7c2      	b.n	800a71c <__gethex+0x388>
 800a796:	f016 061f 	ands.w	r6, r6, #31
 800a79a:	d0fa      	beq.n	800a792 <__gethex+0x3fe>
 800a79c:	4453      	add	r3, sl
 800a79e:	f1c6 0620 	rsb	r6, r6, #32
 800a7a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a7a6:	f7fd ff11 	bl	80085cc <__hi0bits>
 800a7aa:	42b0      	cmp	r0, r6
 800a7ac:	dbe7      	blt.n	800a77e <__gethex+0x3ea>
 800a7ae:	e7f0      	b.n	800a792 <__gethex+0x3fe>
 800a7b0:	0800ad5d 	.word	0x0800ad5d

0800a7b4 <L_shift>:
 800a7b4:	f1c2 0208 	rsb	r2, r2, #8
 800a7b8:	0092      	lsls	r2, r2, #2
 800a7ba:	b570      	push	{r4, r5, r6, lr}
 800a7bc:	f1c2 0620 	rsb	r6, r2, #32
 800a7c0:	6843      	ldr	r3, [r0, #4]
 800a7c2:	6804      	ldr	r4, [r0, #0]
 800a7c4:	fa03 f506 	lsl.w	r5, r3, r6
 800a7c8:	432c      	orrs	r4, r5
 800a7ca:	40d3      	lsrs	r3, r2
 800a7cc:	6004      	str	r4, [r0, #0]
 800a7ce:	f840 3f04 	str.w	r3, [r0, #4]!
 800a7d2:	4288      	cmp	r0, r1
 800a7d4:	d3f4      	bcc.n	800a7c0 <L_shift+0xc>
 800a7d6:	bd70      	pop	{r4, r5, r6, pc}

0800a7d8 <__match>:
 800a7d8:	b530      	push	{r4, r5, lr}
 800a7da:	6803      	ldr	r3, [r0, #0]
 800a7dc:	3301      	adds	r3, #1
 800a7de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7e2:	b914      	cbnz	r4, 800a7ea <__match+0x12>
 800a7e4:	6003      	str	r3, [r0, #0]
 800a7e6:	2001      	movs	r0, #1
 800a7e8:	bd30      	pop	{r4, r5, pc}
 800a7ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7ee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a7f2:	2d19      	cmp	r5, #25
 800a7f4:	bf98      	it	ls
 800a7f6:	3220      	addls	r2, #32
 800a7f8:	42a2      	cmp	r2, r4
 800a7fa:	d0f0      	beq.n	800a7de <__match+0x6>
 800a7fc:	2000      	movs	r0, #0
 800a7fe:	e7f3      	b.n	800a7e8 <__match+0x10>

0800a800 <__hexnan>:
 800a800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a804:	680b      	ldr	r3, [r1, #0]
 800a806:	6801      	ldr	r1, [r0, #0]
 800a808:	115e      	asrs	r6, r3, #5
 800a80a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a80e:	f013 031f 	ands.w	r3, r3, #31
 800a812:	b087      	sub	sp, #28
 800a814:	bf18      	it	ne
 800a816:	3604      	addne	r6, #4
 800a818:	2500      	movs	r5, #0
 800a81a:	1f37      	subs	r7, r6, #4
 800a81c:	4682      	mov	sl, r0
 800a81e:	4690      	mov	r8, r2
 800a820:	9301      	str	r3, [sp, #4]
 800a822:	f846 5c04 	str.w	r5, [r6, #-4]
 800a826:	46b9      	mov	r9, r7
 800a828:	463c      	mov	r4, r7
 800a82a:	9502      	str	r5, [sp, #8]
 800a82c:	46ab      	mov	fp, r5
 800a82e:	784a      	ldrb	r2, [r1, #1]
 800a830:	1c4b      	adds	r3, r1, #1
 800a832:	9303      	str	r3, [sp, #12]
 800a834:	b342      	cbz	r2, 800a888 <__hexnan+0x88>
 800a836:	4610      	mov	r0, r2
 800a838:	9105      	str	r1, [sp, #20]
 800a83a:	9204      	str	r2, [sp, #16]
 800a83c:	f7ff fd94 	bl	800a368 <__hexdig_fun>
 800a840:	2800      	cmp	r0, #0
 800a842:	d151      	bne.n	800a8e8 <__hexnan+0xe8>
 800a844:	9a04      	ldr	r2, [sp, #16]
 800a846:	9905      	ldr	r1, [sp, #20]
 800a848:	2a20      	cmp	r2, #32
 800a84a:	d818      	bhi.n	800a87e <__hexnan+0x7e>
 800a84c:	9b02      	ldr	r3, [sp, #8]
 800a84e:	459b      	cmp	fp, r3
 800a850:	dd13      	ble.n	800a87a <__hexnan+0x7a>
 800a852:	454c      	cmp	r4, r9
 800a854:	d206      	bcs.n	800a864 <__hexnan+0x64>
 800a856:	2d07      	cmp	r5, #7
 800a858:	dc04      	bgt.n	800a864 <__hexnan+0x64>
 800a85a:	462a      	mov	r2, r5
 800a85c:	4649      	mov	r1, r9
 800a85e:	4620      	mov	r0, r4
 800a860:	f7ff ffa8 	bl	800a7b4 <L_shift>
 800a864:	4544      	cmp	r4, r8
 800a866:	d952      	bls.n	800a90e <__hexnan+0x10e>
 800a868:	2300      	movs	r3, #0
 800a86a:	f1a4 0904 	sub.w	r9, r4, #4
 800a86e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a872:	f8cd b008 	str.w	fp, [sp, #8]
 800a876:	464c      	mov	r4, r9
 800a878:	461d      	mov	r5, r3
 800a87a:	9903      	ldr	r1, [sp, #12]
 800a87c:	e7d7      	b.n	800a82e <__hexnan+0x2e>
 800a87e:	2a29      	cmp	r2, #41	@ 0x29
 800a880:	d157      	bne.n	800a932 <__hexnan+0x132>
 800a882:	3102      	adds	r1, #2
 800a884:	f8ca 1000 	str.w	r1, [sl]
 800a888:	f1bb 0f00 	cmp.w	fp, #0
 800a88c:	d051      	beq.n	800a932 <__hexnan+0x132>
 800a88e:	454c      	cmp	r4, r9
 800a890:	d206      	bcs.n	800a8a0 <__hexnan+0xa0>
 800a892:	2d07      	cmp	r5, #7
 800a894:	dc04      	bgt.n	800a8a0 <__hexnan+0xa0>
 800a896:	462a      	mov	r2, r5
 800a898:	4649      	mov	r1, r9
 800a89a:	4620      	mov	r0, r4
 800a89c:	f7ff ff8a 	bl	800a7b4 <L_shift>
 800a8a0:	4544      	cmp	r4, r8
 800a8a2:	d936      	bls.n	800a912 <__hexnan+0x112>
 800a8a4:	f1a8 0204 	sub.w	r2, r8, #4
 800a8a8:	4623      	mov	r3, r4
 800a8aa:	f853 1b04 	ldr.w	r1, [r3], #4
 800a8ae:	f842 1f04 	str.w	r1, [r2, #4]!
 800a8b2:	429f      	cmp	r7, r3
 800a8b4:	d2f9      	bcs.n	800a8aa <__hexnan+0xaa>
 800a8b6:	1b3b      	subs	r3, r7, r4
 800a8b8:	f023 0303 	bic.w	r3, r3, #3
 800a8bc:	3304      	adds	r3, #4
 800a8be:	3401      	adds	r4, #1
 800a8c0:	3e03      	subs	r6, #3
 800a8c2:	42b4      	cmp	r4, r6
 800a8c4:	bf88      	it	hi
 800a8c6:	2304      	movhi	r3, #4
 800a8c8:	4443      	add	r3, r8
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	f843 2b04 	str.w	r2, [r3], #4
 800a8d0:	429f      	cmp	r7, r3
 800a8d2:	d2fb      	bcs.n	800a8cc <__hexnan+0xcc>
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	b91b      	cbnz	r3, 800a8e0 <__hexnan+0xe0>
 800a8d8:	4547      	cmp	r7, r8
 800a8da:	d128      	bne.n	800a92e <__hexnan+0x12e>
 800a8dc:	2301      	movs	r3, #1
 800a8de:	603b      	str	r3, [r7, #0]
 800a8e0:	2005      	movs	r0, #5
 800a8e2:	b007      	add	sp, #28
 800a8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e8:	3501      	adds	r5, #1
 800a8ea:	2d08      	cmp	r5, #8
 800a8ec:	f10b 0b01 	add.w	fp, fp, #1
 800a8f0:	dd06      	ble.n	800a900 <__hexnan+0x100>
 800a8f2:	4544      	cmp	r4, r8
 800a8f4:	d9c1      	bls.n	800a87a <__hexnan+0x7a>
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a8fc:	2501      	movs	r5, #1
 800a8fe:	3c04      	subs	r4, #4
 800a900:	6822      	ldr	r2, [r4, #0]
 800a902:	f000 000f 	and.w	r0, r0, #15
 800a906:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a90a:	6020      	str	r0, [r4, #0]
 800a90c:	e7b5      	b.n	800a87a <__hexnan+0x7a>
 800a90e:	2508      	movs	r5, #8
 800a910:	e7b3      	b.n	800a87a <__hexnan+0x7a>
 800a912:	9b01      	ldr	r3, [sp, #4]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d0dd      	beq.n	800a8d4 <__hexnan+0xd4>
 800a918:	f1c3 0320 	rsb	r3, r3, #32
 800a91c:	f04f 32ff 	mov.w	r2, #4294967295
 800a920:	40da      	lsrs	r2, r3
 800a922:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a926:	4013      	ands	r3, r2
 800a928:	f846 3c04 	str.w	r3, [r6, #-4]
 800a92c:	e7d2      	b.n	800a8d4 <__hexnan+0xd4>
 800a92e:	3f04      	subs	r7, #4
 800a930:	e7d0      	b.n	800a8d4 <__hexnan+0xd4>
 800a932:	2004      	movs	r0, #4
 800a934:	e7d5      	b.n	800a8e2 <__hexnan+0xe2>

0800a936 <__ascii_mbtowc>:
 800a936:	b082      	sub	sp, #8
 800a938:	b901      	cbnz	r1, 800a93c <__ascii_mbtowc+0x6>
 800a93a:	a901      	add	r1, sp, #4
 800a93c:	b142      	cbz	r2, 800a950 <__ascii_mbtowc+0x1a>
 800a93e:	b14b      	cbz	r3, 800a954 <__ascii_mbtowc+0x1e>
 800a940:	7813      	ldrb	r3, [r2, #0]
 800a942:	600b      	str	r3, [r1, #0]
 800a944:	7812      	ldrb	r2, [r2, #0]
 800a946:	1e10      	subs	r0, r2, #0
 800a948:	bf18      	it	ne
 800a94a:	2001      	movne	r0, #1
 800a94c:	b002      	add	sp, #8
 800a94e:	4770      	bx	lr
 800a950:	4610      	mov	r0, r2
 800a952:	e7fb      	b.n	800a94c <__ascii_mbtowc+0x16>
 800a954:	f06f 0001 	mvn.w	r0, #1
 800a958:	e7f8      	b.n	800a94c <__ascii_mbtowc+0x16>

0800a95a <_realloc_r>:
 800a95a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a95e:	4607      	mov	r7, r0
 800a960:	4614      	mov	r4, r2
 800a962:	460d      	mov	r5, r1
 800a964:	b921      	cbnz	r1, 800a970 <_realloc_r+0x16>
 800a966:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a96a:	4611      	mov	r1, r2
 800a96c:	f7fd bcb0 	b.w	80082d0 <_malloc_r>
 800a970:	b92a      	cbnz	r2, 800a97e <_realloc_r+0x24>
 800a972:	f7fd fc39 	bl	80081e8 <_free_r>
 800a976:	4625      	mov	r5, r4
 800a978:	4628      	mov	r0, r5
 800a97a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a97e:	f000 f840 	bl	800aa02 <_malloc_usable_size_r>
 800a982:	4284      	cmp	r4, r0
 800a984:	4606      	mov	r6, r0
 800a986:	d802      	bhi.n	800a98e <_realloc_r+0x34>
 800a988:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a98c:	d8f4      	bhi.n	800a978 <_realloc_r+0x1e>
 800a98e:	4621      	mov	r1, r4
 800a990:	4638      	mov	r0, r7
 800a992:	f7fd fc9d 	bl	80082d0 <_malloc_r>
 800a996:	4680      	mov	r8, r0
 800a998:	b908      	cbnz	r0, 800a99e <_realloc_r+0x44>
 800a99a:	4645      	mov	r5, r8
 800a99c:	e7ec      	b.n	800a978 <_realloc_r+0x1e>
 800a99e:	42b4      	cmp	r4, r6
 800a9a0:	4622      	mov	r2, r4
 800a9a2:	4629      	mov	r1, r5
 800a9a4:	bf28      	it	cs
 800a9a6:	4632      	movcs	r2, r6
 800a9a8:	f7fc fdb1 	bl	800750e <memcpy>
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	4638      	mov	r0, r7
 800a9b0:	f7fd fc1a 	bl	80081e8 <_free_r>
 800a9b4:	e7f1      	b.n	800a99a <_realloc_r+0x40>

0800a9b6 <__ascii_wctomb>:
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	4608      	mov	r0, r1
 800a9ba:	b141      	cbz	r1, 800a9ce <__ascii_wctomb+0x18>
 800a9bc:	2aff      	cmp	r2, #255	@ 0xff
 800a9be:	d904      	bls.n	800a9ca <__ascii_wctomb+0x14>
 800a9c0:	228a      	movs	r2, #138	@ 0x8a
 800a9c2:	601a      	str	r2, [r3, #0]
 800a9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c8:	4770      	bx	lr
 800a9ca:	700a      	strb	r2, [r1, #0]
 800a9cc:	2001      	movs	r0, #1
 800a9ce:	4770      	bx	lr

0800a9d0 <fiprintf>:
 800a9d0:	b40e      	push	{r1, r2, r3}
 800a9d2:	b503      	push	{r0, r1, lr}
 800a9d4:	4601      	mov	r1, r0
 800a9d6:	ab03      	add	r3, sp, #12
 800a9d8:	4805      	ldr	r0, [pc, #20]	@ (800a9f0 <fiprintf+0x20>)
 800a9da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9de:	6800      	ldr	r0, [r0, #0]
 800a9e0:	9301      	str	r3, [sp, #4]
 800a9e2:	f7ff f9b1 	bl	8009d48 <_vfiprintf_r>
 800a9e6:	b002      	add	sp, #8
 800a9e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9ec:	b003      	add	sp, #12
 800a9ee:	4770      	bx	lr
 800a9f0:	20000018 	.word	0x20000018

0800a9f4 <abort>:
 800a9f4:	b508      	push	{r3, lr}
 800a9f6:	2006      	movs	r0, #6
 800a9f8:	f000 f834 	bl	800aa64 <raise>
 800a9fc:	2001      	movs	r0, #1
 800a9fe:	f7f8 fc43 	bl	8003288 <_exit>

0800aa02 <_malloc_usable_size_r>:
 800aa02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa06:	1f18      	subs	r0, r3, #4
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	bfbc      	itt	lt
 800aa0c:	580b      	ldrlt	r3, [r1, r0]
 800aa0e:	18c0      	addlt	r0, r0, r3
 800aa10:	4770      	bx	lr

0800aa12 <_raise_r>:
 800aa12:	291f      	cmp	r1, #31
 800aa14:	b538      	push	{r3, r4, r5, lr}
 800aa16:	4605      	mov	r5, r0
 800aa18:	460c      	mov	r4, r1
 800aa1a:	d904      	bls.n	800aa26 <_raise_r+0x14>
 800aa1c:	2316      	movs	r3, #22
 800aa1e:	6003      	str	r3, [r0, #0]
 800aa20:	f04f 30ff 	mov.w	r0, #4294967295
 800aa24:	bd38      	pop	{r3, r4, r5, pc}
 800aa26:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aa28:	b112      	cbz	r2, 800aa30 <_raise_r+0x1e>
 800aa2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa2e:	b94b      	cbnz	r3, 800aa44 <_raise_r+0x32>
 800aa30:	4628      	mov	r0, r5
 800aa32:	f000 f831 	bl	800aa98 <_getpid_r>
 800aa36:	4622      	mov	r2, r4
 800aa38:	4601      	mov	r1, r0
 800aa3a:	4628      	mov	r0, r5
 800aa3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa40:	f000 b818 	b.w	800aa74 <_kill_r>
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d00a      	beq.n	800aa5e <_raise_r+0x4c>
 800aa48:	1c59      	adds	r1, r3, #1
 800aa4a:	d103      	bne.n	800aa54 <_raise_r+0x42>
 800aa4c:	2316      	movs	r3, #22
 800aa4e:	6003      	str	r3, [r0, #0]
 800aa50:	2001      	movs	r0, #1
 800aa52:	e7e7      	b.n	800aa24 <_raise_r+0x12>
 800aa54:	2100      	movs	r1, #0
 800aa56:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aa5a:	4620      	mov	r0, r4
 800aa5c:	4798      	blx	r3
 800aa5e:	2000      	movs	r0, #0
 800aa60:	e7e0      	b.n	800aa24 <_raise_r+0x12>
	...

0800aa64 <raise>:
 800aa64:	4b02      	ldr	r3, [pc, #8]	@ (800aa70 <raise+0xc>)
 800aa66:	4601      	mov	r1, r0
 800aa68:	6818      	ldr	r0, [r3, #0]
 800aa6a:	f7ff bfd2 	b.w	800aa12 <_raise_r>
 800aa6e:	bf00      	nop
 800aa70:	20000018 	.word	0x20000018

0800aa74 <_kill_r>:
 800aa74:	b538      	push	{r3, r4, r5, lr}
 800aa76:	4d07      	ldr	r5, [pc, #28]	@ (800aa94 <_kill_r+0x20>)
 800aa78:	2300      	movs	r3, #0
 800aa7a:	4604      	mov	r4, r0
 800aa7c:	4608      	mov	r0, r1
 800aa7e:	4611      	mov	r1, r2
 800aa80:	602b      	str	r3, [r5, #0]
 800aa82:	f7f8 fbf1 	bl	8003268 <_kill>
 800aa86:	1c43      	adds	r3, r0, #1
 800aa88:	d102      	bne.n	800aa90 <_kill_r+0x1c>
 800aa8a:	682b      	ldr	r3, [r5, #0]
 800aa8c:	b103      	cbz	r3, 800aa90 <_kill_r+0x1c>
 800aa8e:	6023      	str	r3, [r4, #0]
 800aa90:	bd38      	pop	{r3, r4, r5, pc}
 800aa92:	bf00      	nop
 800aa94:	2000079c 	.word	0x2000079c

0800aa98 <_getpid_r>:
 800aa98:	f7f8 bbde 	b.w	8003258 <_getpid>

0800aa9c <_init>:
 800aa9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa9e:	bf00      	nop
 800aaa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaa2:	bc08      	pop	{r3}
 800aaa4:	469e      	mov	lr, r3
 800aaa6:	4770      	bx	lr

0800aaa8 <_fini>:
 800aaa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaaa:	bf00      	nop
 800aaac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaae:	bc08      	pop	{r3}
 800aab0:	469e      	mov	lr, r3
 800aab2:	4770      	bx	lr
