// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3
sys = {
    lineSize = 64;
    frequency = 2660;

    cores = {
        tulip = {
            type = "OOO";
            cores = 4;
            icache = "l1i_tulip";
            dcache = "l1d_tulip";
        };

    };

    caches = {
        l1d_tulip = {
            caches = 4;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i_tulip = {
            caches = 4;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            latency = 3;
        };

        l2_tulip = {
            caches = 4;
            size = 262144;
            latency = 11;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i_tulip|l1d_tulip";
        };

        llc = {
            caches = 1;
            banks = 8;
            size = 8388608; // 8 MB 
            latency = 39;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };
            children = "l2_tulip"; // Shared LLC, connects to L2 
        };
    };

    mem = {
        type = "DDR";
        controllers = 4;
        tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
//    attachDebugger = True;
};

process0 = {
    command = "~/cache_proj/zsim/build/parsec-benchmark/test.sh parsecmgmt -a run -p freqmine -i test";
};

process1 = {
    command = "cat tests/replica.cfg";
   // startFastForwarded = True;
};

