-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_p_shadowquilt_main_loop_make_verticle_strip is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    points_ce0 : OUT STD_LOGIC;
    points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    points_ce1 : OUT STD_LOGIC;
    points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    num_points_ce0 : OUT STD_LOGIC;
    num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    num_points_ce1 : OUT STD_LOGIC;
    num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_stream_V_full_n : IN STD_LOGIC;
    patch_stream_V_write : OUT STD_LOGIC;
    patch_buffer_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_0_ce0 : OUT STD_LOGIC;
    patch_buffer_0_0_we0 : OUT STD_LOGIC;
    patch_buffer_0_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_1_ce0 : OUT STD_LOGIC;
    patch_buffer_0_1_we0 : OUT STD_LOGIC;
    patch_buffer_0_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_2_ce0 : OUT STD_LOGIC;
    patch_buffer_0_2_we0 : OUT STD_LOGIC;
    patch_buffer_0_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_3_ce0 : OUT STD_LOGIC;
    patch_buffer_0_3_we0 : OUT STD_LOGIC;
    patch_buffer_0_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_4_ce0 : OUT STD_LOGIC;
    patch_buffer_0_4_we0 : OUT STD_LOGIC;
    patch_buffer_0_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_5_ce0 : OUT STD_LOGIC;
    patch_buffer_0_5_we0 : OUT STD_LOGIC;
    patch_buffer_0_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_6_ce0 : OUT STD_LOGIC;
    patch_buffer_0_6_we0 : OUT STD_LOGIC;
    patch_buffer_0_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_7_ce0 : OUT STD_LOGIC;
    patch_buffer_0_7_we0 : OUT STD_LOGIC;
    patch_buffer_0_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_8_ce0 : OUT STD_LOGIC;
    patch_buffer_0_8_we0 : OUT STD_LOGIC;
    patch_buffer_0_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_9_ce0 : OUT STD_LOGIC;
    patch_buffer_0_9_we0 : OUT STD_LOGIC;
    patch_buffer_0_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_10_ce0 : OUT STD_LOGIC;
    patch_buffer_0_10_we0 : OUT STD_LOGIC;
    patch_buffer_0_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_11_ce0 : OUT STD_LOGIC;
    patch_buffer_0_11_we0 : OUT STD_LOGIC;
    patch_buffer_0_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_12_ce0 : OUT STD_LOGIC;
    patch_buffer_0_12_we0 : OUT STD_LOGIC;
    patch_buffer_0_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_13_ce0 : OUT STD_LOGIC;
    patch_buffer_0_13_we0 : OUT STD_LOGIC;
    patch_buffer_0_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_14_ce0 : OUT STD_LOGIC;
    patch_buffer_0_14_we0 : OUT STD_LOGIC;
    patch_buffer_0_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_15_ce0 : OUT STD_LOGIC;
    patch_buffer_0_15_we0 : OUT STD_LOGIC;
    patch_buffer_0_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_0_ce0 : OUT STD_LOGIC;
    patch_buffer_1_0_we0 : OUT STD_LOGIC;
    patch_buffer_1_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_1_ce0 : OUT STD_LOGIC;
    patch_buffer_1_1_we0 : OUT STD_LOGIC;
    patch_buffer_1_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_2_ce0 : OUT STD_LOGIC;
    patch_buffer_1_2_we0 : OUT STD_LOGIC;
    patch_buffer_1_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_3_ce0 : OUT STD_LOGIC;
    patch_buffer_1_3_we0 : OUT STD_LOGIC;
    patch_buffer_1_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_4_ce0 : OUT STD_LOGIC;
    patch_buffer_1_4_we0 : OUT STD_LOGIC;
    patch_buffer_1_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_5_ce0 : OUT STD_LOGIC;
    patch_buffer_1_5_we0 : OUT STD_LOGIC;
    patch_buffer_1_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_6_ce0 : OUT STD_LOGIC;
    patch_buffer_1_6_we0 : OUT STD_LOGIC;
    patch_buffer_1_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_7_ce0 : OUT STD_LOGIC;
    patch_buffer_1_7_we0 : OUT STD_LOGIC;
    patch_buffer_1_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_8_ce0 : OUT STD_LOGIC;
    patch_buffer_1_8_we0 : OUT STD_LOGIC;
    patch_buffer_1_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_9_ce0 : OUT STD_LOGIC;
    patch_buffer_1_9_we0 : OUT STD_LOGIC;
    patch_buffer_1_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_10_ce0 : OUT STD_LOGIC;
    patch_buffer_1_10_we0 : OUT STD_LOGIC;
    patch_buffer_1_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_11_ce0 : OUT STD_LOGIC;
    patch_buffer_1_11_we0 : OUT STD_LOGIC;
    patch_buffer_1_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_12_ce0 : OUT STD_LOGIC;
    patch_buffer_1_12_we0 : OUT STD_LOGIC;
    patch_buffer_1_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_13_ce0 : OUT STD_LOGIC;
    patch_buffer_1_13_we0 : OUT STD_LOGIC;
    patch_buffer_1_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_14_ce0 : OUT STD_LOGIC;
    patch_buffer_1_14_we0 : OUT STD_LOGIC;
    patch_buffer_1_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_15_ce0 : OUT STD_LOGIC;
    patch_buffer_1_15_we0 : OUT STD_LOGIC;
    patch_buffer_1_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_0_ce0 : OUT STD_LOGIC;
    patch_buffer_2_0_we0 : OUT STD_LOGIC;
    patch_buffer_2_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_1_ce0 : OUT STD_LOGIC;
    patch_buffer_2_1_we0 : OUT STD_LOGIC;
    patch_buffer_2_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_2_ce0 : OUT STD_LOGIC;
    patch_buffer_2_2_we0 : OUT STD_LOGIC;
    patch_buffer_2_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_3_ce0 : OUT STD_LOGIC;
    patch_buffer_2_3_we0 : OUT STD_LOGIC;
    patch_buffer_2_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_4_ce0 : OUT STD_LOGIC;
    patch_buffer_2_4_we0 : OUT STD_LOGIC;
    patch_buffer_2_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_5_ce0 : OUT STD_LOGIC;
    patch_buffer_2_5_we0 : OUT STD_LOGIC;
    patch_buffer_2_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_6_ce0 : OUT STD_LOGIC;
    patch_buffer_2_6_we0 : OUT STD_LOGIC;
    patch_buffer_2_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_7_ce0 : OUT STD_LOGIC;
    patch_buffer_2_7_we0 : OUT STD_LOGIC;
    patch_buffer_2_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_8_ce0 : OUT STD_LOGIC;
    patch_buffer_2_8_we0 : OUT STD_LOGIC;
    patch_buffer_2_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_9_ce0 : OUT STD_LOGIC;
    patch_buffer_2_9_we0 : OUT STD_LOGIC;
    patch_buffer_2_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_10_ce0 : OUT STD_LOGIC;
    patch_buffer_2_10_we0 : OUT STD_LOGIC;
    patch_buffer_2_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_11_ce0 : OUT STD_LOGIC;
    patch_buffer_2_11_we0 : OUT STD_LOGIC;
    patch_buffer_2_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_12_ce0 : OUT STD_LOGIC;
    patch_buffer_2_12_we0 : OUT STD_LOGIC;
    patch_buffer_2_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_13_ce0 : OUT STD_LOGIC;
    patch_buffer_2_13_we0 : OUT STD_LOGIC;
    patch_buffer_2_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_14_ce0 : OUT STD_LOGIC;
    patch_buffer_2_14_we0 : OUT STD_LOGIC;
    patch_buffer_2_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_15_ce0 : OUT STD_LOGIC;
    patch_buffer_2_15_we0 : OUT STD_LOGIC;
    patch_buffer_2_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_0_ce0 : OUT STD_LOGIC;
    patch_buffer_3_0_we0 : OUT STD_LOGIC;
    patch_buffer_3_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_1_ce0 : OUT STD_LOGIC;
    patch_buffer_3_1_we0 : OUT STD_LOGIC;
    patch_buffer_3_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_2_ce0 : OUT STD_LOGIC;
    patch_buffer_3_2_we0 : OUT STD_LOGIC;
    patch_buffer_3_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_3_ce0 : OUT STD_LOGIC;
    patch_buffer_3_3_we0 : OUT STD_LOGIC;
    patch_buffer_3_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_4_ce0 : OUT STD_LOGIC;
    patch_buffer_3_4_we0 : OUT STD_LOGIC;
    patch_buffer_3_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_5_ce0 : OUT STD_LOGIC;
    patch_buffer_3_5_we0 : OUT STD_LOGIC;
    patch_buffer_3_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_6_ce0 : OUT STD_LOGIC;
    patch_buffer_3_6_we0 : OUT STD_LOGIC;
    patch_buffer_3_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_7_ce0 : OUT STD_LOGIC;
    patch_buffer_3_7_we0 : OUT STD_LOGIC;
    patch_buffer_3_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_8_ce0 : OUT STD_LOGIC;
    patch_buffer_3_8_we0 : OUT STD_LOGIC;
    patch_buffer_3_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_9_ce0 : OUT STD_LOGIC;
    patch_buffer_3_9_we0 : OUT STD_LOGIC;
    patch_buffer_3_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_10_ce0 : OUT STD_LOGIC;
    patch_buffer_3_10_we0 : OUT STD_LOGIC;
    patch_buffer_3_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_11_ce0 : OUT STD_LOGIC;
    patch_buffer_3_11_we0 : OUT STD_LOGIC;
    patch_buffer_3_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_12_ce0 : OUT STD_LOGIC;
    patch_buffer_3_12_we0 : OUT STD_LOGIC;
    patch_buffer_3_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_13_ce0 : OUT STD_LOGIC;
    patch_buffer_3_13_we0 : OUT STD_LOGIC;
    patch_buffer_3_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_14_ce0 : OUT STD_LOGIC;
    patch_buffer_3_14_we0 : OUT STD_LOGIC;
    patch_buffer_3_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_15_ce0 : OUT STD_LOGIC;
    patch_buffer_3_15_we0 : OUT STD_LOGIC;
    patch_buffer_3_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_0_ce0 : OUT STD_LOGIC;
    patch_buffer_4_0_we0 : OUT STD_LOGIC;
    patch_buffer_4_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_1_ce0 : OUT STD_LOGIC;
    patch_buffer_4_1_we0 : OUT STD_LOGIC;
    patch_buffer_4_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_2_ce0 : OUT STD_LOGIC;
    patch_buffer_4_2_we0 : OUT STD_LOGIC;
    patch_buffer_4_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_3_ce0 : OUT STD_LOGIC;
    patch_buffer_4_3_we0 : OUT STD_LOGIC;
    patch_buffer_4_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_4_ce0 : OUT STD_LOGIC;
    patch_buffer_4_4_we0 : OUT STD_LOGIC;
    patch_buffer_4_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_5_ce0 : OUT STD_LOGIC;
    patch_buffer_4_5_we0 : OUT STD_LOGIC;
    patch_buffer_4_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_6_ce0 : OUT STD_LOGIC;
    patch_buffer_4_6_we0 : OUT STD_LOGIC;
    patch_buffer_4_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_7_ce0 : OUT STD_LOGIC;
    patch_buffer_4_7_we0 : OUT STD_LOGIC;
    patch_buffer_4_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_8_ce0 : OUT STD_LOGIC;
    patch_buffer_4_8_we0 : OUT STD_LOGIC;
    patch_buffer_4_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_9_ce0 : OUT STD_LOGIC;
    patch_buffer_4_9_we0 : OUT STD_LOGIC;
    patch_buffer_4_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_10_ce0 : OUT STD_LOGIC;
    patch_buffer_4_10_we0 : OUT STD_LOGIC;
    patch_buffer_4_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_11_ce0 : OUT STD_LOGIC;
    patch_buffer_4_11_we0 : OUT STD_LOGIC;
    patch_buffer_4_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_12_ce0 : OUT STD_LOGIC;
    patch_buffer_4_12_we0 : OUT STD_LOGIC;
    patch_buffer_4_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_13_ce0 : OUT STD_LOGIC;
    patch_buffer_4_13_we0 : OUT STD_LOGIC;
    patch_buffer_4_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_14_ce0 : OUT STD_LOGIC;
    patch_buffer_4_14_we0 : OUT STD_LOGIC;
    patch_buffer_4_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_15_ce0 : OUT STD_LOGIC;
    patch_buffer_4_15_we0 : OUT STD_LOGIC;
    patch_buffer_4_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_valid_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_valid_ce0 : OUT STD_LOGIC;
    patch_buffer_valid_we0 : OUT STD_LOGIC;
    patch_buffer_valid_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    patch_buffer_valid_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    patch_buffer_order_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_order_ce0 : OUT STD_LOGIC;
    patch_buffer_order_we0 : OUT STD_LOGIC;
    patch_buffer_order_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patch_buffer_order_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patch_buffer_order_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_order_ce1 : OUT STD_LOGIC;
    patch_buffer_order_we1 : OUT STD_LOGIC;
    patch_buffer_order_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patch_buffer_order_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    pSlope_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pSlope_0_ce0 : OUT STD_LOGIC;
    pSlope_0_we0 : OUT STD_LOGIC;
    pSlope_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pSlope_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pSlope_1_ce0 : OUT STD_LOGIC;
    pSlope_1_we0 : OUT STD_LOGIC;
    pSlope_1_d0 : OUT STD_LOGIC_VECTOR (20 downto 0);
    pSlope_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pSlope_2_ce0 : OUT STD_LOGIC;
    pSlope_2_we0 : OUT STD_LOGIC;
    pSlope_2_d0 : OUT STD_LOGIC_VECTOR (22 downto 0);
    pSlope_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pSlope_3_ce0 : OUT STD_LOGIC;
    pSlope_3_we0 : OUT STD_LOGIC;
    pSlope_3_d0 : OUT STD_LOGIC_VECTOR (30 downto 0);
    shadow_bottomL_jR_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomL_jR_0_ce0 : OUT STD_LOGIC;
    shadow_bottomL_jR_0_we0 : OUT STD_LOGIC;
    shadow_bottomL_jR_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jR_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jR_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomL_jR_1_ce0 : OUT STD_LOGIC;
    shadow_bottomL_jR_1_we0 : OUT STD_LOGIC;
    shadow_bottomL_jR_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jR_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jR_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomL_jR_2_ce0 : OUT STD_LOGIC;
    shadow_bottomL_jR_2_we0 : OUT STD_LOGIC;
    shadow_bottomL_jR_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jR_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jR_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomL_jR_3_ce0 : OUT STD_LOGIC;
    shadow_bottomL_jR_3_we0 : OUT STD_LOGIC;
    shadow_bottomL_jR_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jR_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jR_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomR_jR_0_ce0 : OUT STD_LOGIC;
    shadow_bottomR_jR_0_we0 : OUT STD_LOGIC;
    shadow_bottomR_jR_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jR_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jR_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomR_jR_1_ce0 : OUT STD_LOGIC;
    shadow_bottomR_jR_1_we0 : OUT STD_LOGIC;
    shadow_bottomR_jR_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jR_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jR_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomR_jR_2_ce0 : OUT STD_LOGIC;
    shadow_bottomR_jR_2_we0 : OUT STD_LOGIC;
    shadow_bottomR_jR_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jR_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jR_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomR_jR_3_ce0 : OUT STD_LOGIC;
    shadow_bottomR_jR_3_we0 : OUT STD_LOGIC;
    shadow_bottomR_jR_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jR_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jL_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomL_jL_0_ce0 : OUT STD_LOGIC;
    shadow_bottomL_jL_0_we0 : OUT STD_LOGIC;
    shadow_bottomL_jL_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jL_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jL_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomL_jL_1_ce0 : OUT STD_LOGIC;
    shadow_bottomL_jL_1_we0 : OUT STD_LOGIC;
    shadow_bottomL_jL_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jL_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jL_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomL_jL_2_ce0 : OUT STD_LOGIC;
    shadow_bottomL_jL_2_we0 : OUT STD_LOGIC;
    shadow_bottomL_jL_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jL_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jL_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomL_jL_3_ce0 : OUT STD_LOGIC;
    shadow_bottomL_jL_3_we0 : OUT STD_LOGIC;
    shadow_bottomL_jL_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomL_jL_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jL_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomR_jL_0_ce0 : OUT STD_LOGIC;
    shadow_bottomR_jL_0_we0 : OUT STD_LOGIC;
    shadow_bottomR_jL_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jL_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jL_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomR_jL_1_ce0 : OUT STD_LOGIC;
    shadow_bottomR_jL_1_we0 : OUT STD_LOGIC;
    shadow_bottomR_jL_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jL_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jL_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomR_jL_2_ce0 : OUT STD_LOGIC;
    shadow_bottomR_jL_2_we0 : OUT STD_LOGIC;
    shadow_bottomR_jL_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jL_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jL_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_bottomR_jL_3_ce0 : OUT STD_LOGIC;
    shadow_bottomR_jL_3_we0 : OUT STD_LOGIC;
    shadow_bottomR_jL_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_bottomR_jL_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_fromTopToInnermost_topL_jL_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_fromTopToInnermost_topL_jL_ce0 : OUT STD_LOGIC;
    shadow_fromTopToInnermost_topL_jL_we0 : OUT STD_LOGIC;
    shadow_fromTopToInnermost_topL_jL_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_fromTopToInnermost_topL_jL_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_fromTopToInnermost_topL_jR_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_fromTopToInnermost_topL_jR_ce0 : OUT STD_LOGIC;
    shadow_fromTopToInnermost_topL_jR_we0 : OUT STD_LOGIC;
    shadow_fromTopToInnermost_topL_jR_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_fromTopToInnermost_topL_jR_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_fromTopToInnermost_topR_jL_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_fromTopToInnermost_topR_jL_ce0 : OUT STD_LOGIC;
    shadow_fromTopToInnermost_topR_jL_we0 : OUT STD_LOGIC;
    shadow_fromTopToInnermost_topR_jL_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_fromTopToInnermost_topR_jL_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shadow_fromTopToInnermost_topR_jR_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    shadow_fromTopToInnermost_topR_jR_ce0 : OUT STD_LOGIC;
    shadow_fromTopToInnermost_topR_jR_we0 : OUT STD_LOGIC;
    shadow_fromTopToInnermost_topR_jR_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shadow_fromTopToInnermost_topR_jR_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    z1_min_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    z1_min_0_ce0 : OUT STD_LOGIC;
    z1_min_0_we0 : OUT STD_LOGIC;
    z1_min_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z1_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    z1_min_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    z1_min_1_ce0 : OUT STD_LOGIC;
    z1_min_1_we0 : OUT STD_LOGIC;
    z1_min_1_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
    z1_min_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    z1_min_2_ce0 : OUT STD_LOGIC;
    z1_min_2_we0 : OUT STD_LOGIC;
    z1_min_2_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
    z1_min_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    z1_min_3_ce0 : OUT STD_LOGIC;
    z1_min_3_we0 : OUT STD_LOGIC;
    z1_min_3_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
    z1_max_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    z1_max_0_ce0 : OUT STD_LOGIC;
    z1_max_0_we0 : OUT STD_LOGIC;
    z1_max_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z1_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    z1_max_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    z1_max_1_ce0 : OUT STD_LOGIC;
    z1_max_1_we0 : OUT STD_LOGIC;
    z1_max_1_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
    z1_max_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    z1_max_2_ce0 : OUT STD_LOGIC;
    z1_max_2_we0 : OUT STD_LOGIC;
    z1_max_2_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
    z1_max_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    z1_max_3_ce0 : OUT STD_LOGIC;
    z1_max_3_we0 : OUT STD_LOGIC;
    z1_max_3_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
    a_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    a_corner_0_ce0 : OUT STD_LOGIC;
    a_corner_0_we0 : OUT STD_LOGIC;
    a_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    a_corner_1_ce0 : OUT STD_LOGIC;
    a_corner_1_we0 : OUT STD_LOGIC;
    a_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_corner_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    b_corner_0_ce0 : OUT STD_LOGIC;
    b_corner_0_we0 : OUT STD_LOGIC;
    b_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    b_corner_1_ce0 : OUT STD_LOGIC;
    b_corner_1_we0 : OUT STD_LOGIC;
    b_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_corner_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    c_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    c_corner_0_ce0 : OUT STD_LOGIC;
    c_corner_0_we0 : OUT STD_LOGIC;
    c_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_corner_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    c_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    c_corner_1_ce0 : OUT STD_LOGIC;
    c_corner_1_we0 : OUT STD_LOGIC;
    c_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_corner_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    d_corner_0_ce0 : OUT STD_LOGIC;
    d_corner_0_we0 : OUT STD_LOGIC;
    d_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    d_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    d_corner_1_ce0 : OUT STD_LOGIC;
    d_corner_1_we0 : OUT STD_LOGIC;
    d_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    d_corner_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    squareAcceptance_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    squareAcceptance_ce0 : OUT STD_LOGIC;
    squareAcceptance_we0 : OUT STD_LOGIC;
    squareAcceptance_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    squareAcceptance_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    flatTop_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    flatTop_ce0 : OUT STD_LOGIC;
    flatTop_we0 : OUT STD_LOGIC;
    flatTop_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    flatBottom_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    flatBottom_ce0 : OUT STD_LOGIC;
    flatBottom_we0 : OUT STD_LOGIC;
    flatBottom_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    flatBottom_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    triangleAcceptance_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    triangleAcceptance_ce0 : OUT STD_LOGIC;
    triangleAcceptance_we0 : OUT STD_LOGIC;
    triangleAcceptance_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    triangleAcceptance_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of system_top_p_shadowquilt_main_loop_make_verticle_strip is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (123 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (123 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (123 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (123 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (123 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (123 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (123 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (123 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (123 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (123 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (123 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv32_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111001";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_7B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111011";
    constant ap_const_lv32_3200000 : STD_LOGIC_VECTOR (31 downto 0) := "00000011001000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_FFF00000 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111100000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_1600068 : STD_LOGIC_VECTOR (31 downto 0) := "00000001011000000000000001101000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_FCE00000 : STD_LOGIC_VECTOR (31 downto 0) := "11111100111000000000000000000000";
    constant ap_const_lv64_3EB0C6F7A0B5ED8D : STD_LOGIC_VECTOR (63 downto 0) := "0011111010110000110001101111011110100000101101011110110110001101";
    constant ap_const_lv32_F00000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000111100000000000000000000";
    constant ap_const_lv32_FCDFFF98 : STD_LOGIC_VECTOR (31 downto 0) := "11111100110111111111111110011000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_FFFFFFCB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001011";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv32_FFFFFFCA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001010";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv11_3FE : STD_LOGIC_VECTOR (10 downto 0) := "01111111110";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_C : STD_LOGIC_VECTOR (10 downto 0) := "00000001100";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_6000 : STD_LOGIC_VECTOR (15 downto 0) := "0110000000000000";
    constant ap_const_lv16_4000 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_const_lv32_100000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_2000 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_const_lv32_7FEFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111011111111111111111111";
    constant ap_const_lv32_7FF00000 : STD_LOGIC_VECTOR (31 downto 0) := "01111111111100000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv52_FFFFA : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000011111111111111111010";
    constant ap_const_lv32_1600069 : STD_LOGIC_VECTOR (31 downto 0) := "00000001011000000000000001101001";
    constant ap_const_lv32_12BFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "00010010101111111111111111111111";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (123 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal lbVal_constprop : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    signal rbVal_constprop : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    signal reg_2991 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal reg_2995 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal reg_3001 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3006 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3011 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal grp_fu_2913_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3016 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_done : STD_LOGIC;
    signal ap_block_state68_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal grp_fu_2927_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3020 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal and_ln1388_reg_6788 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state106 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state106 : signal is "none";
    signal ap_CS_fsm_state108 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state108 : signal is "none";
    signal ap_CS_fsm_state117 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state117 : signal is "none";
    signal reg_3031 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal reg_3038 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3044 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3051 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3057 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state116 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state116 : signal is "none";
    signal trunc_ln540_fu_3078_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln540_reg_5825 : STD_LOGIC_VECTOR (1 downto 0);
    signal nPatchesAtOriginal_V_reg_5840 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln716_fu_3082_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln716_reg_5848 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal original_d_V_reg_5919 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal notChoppedPatch_fu_3100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notChoppedPatch_reg_5925 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln830_fu_3106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln830_reg_5929 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_143_fu_3150_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_143_reg_5958 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal select_ln53_159_fu_3196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_159_reg_5974 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_160_fu_3204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_160_reg_5980 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_145_fu_3234_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_145_reg_5996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal select_ln53_161_fu_3262_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_161_reg_6012 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_162_fu_3270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_162_reg_6017 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_167_fu_3274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_167_reg_6022 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_147_fu_3306_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_147_reg_6042 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal select_ln53_164_fu_3347_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_164_reg_6058 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_165_fu_3355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_165_reg_6064 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_149_fu_3385_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_149_reg_6080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal select_ln53_166_fu_3413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_166_reg_6096 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_167_fu_3421_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_167_reg_6101 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_172_fu_3425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_172_reg_6106 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_151_fu_3457_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_151_reg_6121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal select_ln53_169_fu_3498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_169_reg_6142 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_153_fu_3532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_153_reg_6158 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal trunc_ln674_154_fu_3540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_154_reg_6164 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_171_fu_3570_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_171_reg_6190 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_155_fu_3598_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_155_reg_6206 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal trunc_ln674_156_fu_3606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_156_reg_6211 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_161_fu_3610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_161_reg_6216 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_157_fu_3616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_157_reg_6221 : STD_LOGIC_VECTOR (31 downto 0);
    signal if_cond_0_0_reg_6227 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_173_fu_3646_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_173_reg_6232 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_157_fu_3664_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_157_reg_6238 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal z_top_min_V_1_fu_3684_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_V_1_reg_6249 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln540_1_fu_3691_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln540_1_reg_6255 : STD_LOGIC_VECTOR (1 downto 0);
    signal num_patches_ret2_reg_6269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal sext_ln703_fu_3701_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_reg_6284 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal sext_ln703_4_fu_3715_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_4_reg_6289 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln961_fu_3734_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal white_space_height_V_fu_3742_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal white_space_height_V_reg_6299 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal and_ln971_fu_3752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln971_reg_6305 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln885_fu_3772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln885_reg_6309 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_fu_3778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_reg_6313 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_18_fu_3792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_18_reg_6318 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_33_fu_3800_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_33_reg_6325 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln894_fu_3817_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln894_reg_6330 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal icmp_ln908_fu_3909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln908_reg_6336 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln908_fu_3929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln908_reg_6341 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln893_fu_3937_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln893_reg_6346 : STD_LOGIC_VECTOR (10 downto 0);
    signal m_19_reg_6351 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal select_ln893_fu_4008_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln893_reg_6356 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1505_2_fu_4026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1505_2_reg_6361 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal icmp_ln1505_fu_4069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1505_reg_6371 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1505_fu_4079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1505_reg_6376 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal zext_ln973_fu_4085_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln973_reg_6380 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal or_ln974_fu_4101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln974_reg_6390 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal num_points_load_reg_6394 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal x_fu_4107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_6399 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1498_fu_4119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_6408 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_fu_4113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_tmp166_0_3_reg_6423 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_tmp166_0_4_reg_6428 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2904_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_reg_6433 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_z_top_index_V_6_fu_4172_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_z_top_index_V_6_reg_6438 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1144_1_reg_6443 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1144_fu_4189_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1144_reg_6448 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1151_fu_4193_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1151_reg_6455 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln886_fu_4197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_6460 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln4_reg_6464 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal lshr_ln5_reg_6469 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_get_index_from_z_fu_2870_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_s_reg_6474 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal v_assign_1_reg_6479 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal v_assign_2_reg_6484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal new_z_i_index_3_V_fu_4275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_index_3_V_reg_6489 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal new_z_i_index_2_V_fu_4281_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_index_2_V_reg_6495 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_index_1_V_fu_4287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_index_1_V_reg_6501 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_160_fu_4318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_160_reg_6507 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_6512 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1084_3_reg_6517 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal trunc_ln1084_4_fu_4350_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1084_4_reg_6522 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_z_i_index_1_V_1_fu_4371_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_index_1_V_1_reg_6527 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal new_z_i_index_2_V_1_fu_4395_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_index_2_V_1_reg_6532 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_6537 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_reg_6542 : STD_LOGIC_VECTOR (11 downto 0);
    signal new_z_i_index_3_V_1_fu_4473_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_index_3_V_1_reg_6557 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal tmp_2_reg_6572 : STD_LOGIC_VECTOR (11 downto 0);
    signal z_bits_3_fu_4596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_3_reg_6577 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_4_fu_4601_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_4_reg_6582 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_fu_4610_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_reg_6587 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_1_fu_4615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_1_reg_6592 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_2_fu_4668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_bits_2_reg_6602 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_reg_6607 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1114_5_fu_4747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1114_5_reg_6613 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1114_6_fu_4773_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1114_6_reg_6618 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_93_reg_6624 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1114_6_fu_4793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1114_6_reg_6630 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal or_ln1114_2_fu_4804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1114_2_reg_6635 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_4831_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_reg_6640 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1114_3_fu_4853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1114_3_reg_6645 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal new_z_i_atTop_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_V_3_reg_6655 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal z_top_min_V_5_fu_4960_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_V_5_reg_6661 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal z_top_min_V_7_fu_5022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_V_7_reg_6672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal z_top_min_V_13_fu_5085_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_V_13_reg_6683 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ret_V_16_fu_5099_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_16_reg_6689 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal z_top_min_V_11_fu_5125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_V_11_reg_6694 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal add_ln135_1_fu_5132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal xor_ln971_fu_5138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln971_reg_6705 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret5_reg_6710 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal trunc_ln1213_fu_5144_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1213_reg_6715 : STD_LOGIC_VECTOR (1 downto 0);
    signal num_patches_ret8_reg_6729 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal select_ln1253_fu_5177_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal trunc_ln1325_fu_5193_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1325_reg_6749 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal shadow_fromTopToInnermost_topL_jL_addr_reg_6754 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_fromTopToInnermost_topL_jR_addr_reg_6759 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_fromTopToInnermost_topR_jL_addr_reg_6764 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_fromTopToInnermost_topR_jR_addr_reg_6769 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1332_fu_5197_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1332_reg_6774 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1379_fu_5227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1379_reg_6779 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal phitmp_fu_5249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_reg_6783 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal and_ln1388_fu_5267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal phitmp6_fu_5289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp6_reg_6792 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state99 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state99 : signal is "none";
    signal complementary_topR_jR_V_reg_6797 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state101 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state101 : signal is "none";
    signal and_ln1400_fu_5307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1400_reg_6804 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp5_fu_5329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp5_reg_6808 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state103 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state103 : signal is "none";
    signal complementary_topL_jR_V_reg_6813 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state105 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state105 : signal is "none";
    signal and_ln1409_fu_5347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1409_reg_6820 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp7_fu_5369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp7_reg_6824 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state107 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state107 : signal is "none";
    signal shifted_Align_V_1_load_4_reg_6829 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln1530_fu_5375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1530_reg_6835 : STD_LOGIC_VECTOR (0 downto 0);
    signal horizontalShiftTop_fu_5381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state109 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state109 : signal is "none";
    signal horizontalShiftBottom_fu_5386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1499_fu_5412_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shiftOriginal_fu_5426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shiftOriginal_reg_6865 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot619_fu_5438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot619_reg_6879 : STD_LOGIC_VECTOR (0 downto 0);
    signal newZtop_V_2_fu_5444_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newZtop_V_2_reg_6884 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln1532_fu_5452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1532_reg_6890 : STD_LOGIC_VECTOR (0 downto 0);
    signal shifted_Align_V_3_fu_5530_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shifted_Align_V_3_reg_6904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state110 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state110 : signal is "none";
    signal or_ln1530_1_fu_5464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1532_1_fu_5498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1534_fu_5469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2985_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state112 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state112 : signal is "none";
    signal makeHorizontallyShiftedPatch_reg_1863 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1562_fu_5542_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1562_reg_6915 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state114 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state114 : signal is "none";
    signal num_patches_ret3_reg_6928 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1577_fu_5546_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1577_reg_6933 : STD_LOGIC_VECTOR (1 downto 0);
    signal complementary_topL_jL_V_2_reg_6938 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state118 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state118 : signal is "none";
    signal complementary_topL_jR_V_2_reg_6946 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jL_V_2_reg_6953 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jR_V_2_reg_6959 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jL_V_3_fu_5558_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jL_V_3_reg_6966 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state119 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state119 : signal is "none";
    signal original_topL_jL_V_3_fu_5564_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jL_V_3_reg_6971 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jR_V_4_fu_5570_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jR_V_4_reg_6976 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jR_V_4_fu_5576_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jR_V_4_reg_6981 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jL_V_4_fu_5582_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jL_V_4_reg_6986 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jL_V_4_fu_5588_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jL_V_4_reg_6992 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jR_V_3_fu_5594_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jR_V_3_reg_6998 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jR_V_3_fu_5601_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jR_V_3_reg_7005 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_9_fu_5607_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_9_reg_7011 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_10_fu_5611_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_10_reg_7016 : STD_LOGIC_VECTOR (32 downto 0);
    signal horizontalShiftTop_1_fu_5615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalShiftTop_1_reg_7021 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_11_fu_5621_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_11_reg_7026 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_12_fu_5625_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_12_reg_7031 : STD_LOGIC_VECTOR (32 downto 0);
    signal horizontalShiftBottom_1_fu_5629_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalShiftBottom_1_reg_7036 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1638_fu_5730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1638_reg_7044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state122 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state122 : signal is "none";
    signal ap_CS_fsm_state123 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state123 : signal is "none";
    signal madeComplementaryPatch_reg_1644 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_shadowquilt_column_loop_1_fu_5747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_shadowquilt_column_loop_1_reg_7053 : STD_LOGIC_VECTOR (0 downto 0);
    signal init_patch_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_0_ce0 : STD_LOGIC;
    signal init_patch_V_0_we0 : STD_LOGIC;
    signal init_patch_V_0_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_0_ce1 : STD_LOGIC;
    signal init_patch_V_0_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_1_ce0 : STD_LOGIC;
    signal init_patch_V_1_we0 : STD_LOGIC;
    signal init_patch_V_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_1_ce1 : STD_LOGIC;
    signal init_patch_V_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_2_ce0 : STD_LOGIC;
    signal init_patch_V_2_we0 : STD_LOGIC;
    signal init_patch_V_2_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_2_ce1 : STD_LOGIC;
    signal init_patch_V_2_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_3_ce0 : STD_LOGIC;
    signal init_patch_V_3_we0 : STD_LOGIC;
    signal init_patch_V_3_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_3_ce1 : STD_LOGIC;
    signal init_patch_V_3_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_4_ce0 : STD_LOGIC;
    signal init_patch_V_4_we0 : STD_LOGIC;
    signal init_patch_V_4_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_4_ce1 : STD_LOGIC;
    signal init_patch_V_4_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_5_ce0 : STD_LOGIC;
    signal init_patch_V_5_we0 : STD_LOGIC;
    signal init_patch_V_5_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_5_ce1 : STD_LOGIC;
    signal init_patch_V_5_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_6_ce0 : STD_LOGIC;
    signal init_patch_V_6_we0 : STD_LOGIC;
    signal init_patch_V_6_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_6_ce1 : STD_LOGIC;
    signal init_patch_V_6_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_7_ce0 : STD_LOGIC;
    signal init_patch_V_7_we0 : STD_LOGIC;
    signal init_patch_V_7_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_7_ce1 : STD_LOGIC;
    signal init_patch_V_7_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_8_ce0 : STD_LOGIC;
    signal init_patch_V_8_we0 : STD_LOGIC;
    signal init_patch_V_8_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_8_ce1 : STD_LOGIC;
    signal init_patch_V_8_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_9_ce0 : STD_LOGIC;
    signal init_patch_V_9_we0 : STD_LOGIC;
    signal init_patch_V_9_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_9_ce1 : STD_LOGIC;
    signal init_patch_V_9_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_10_ce0 : STD_LOGIC;
    signal init_patch_V_10_we0 : STD_LOGIC;
    signal init_patch_V_10_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_10_ce1 : STD_LOGIC;
    signal init_patch_V_10_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_11_ce0 : STD_LOGIC;
    signal init_patch_V_11_we0 : STD_LOGIC;
    signal init_patch_V_11_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_11_ce1 : STD_LOGIC;
    signal init_patch_V_11_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_12_ce0 : STD_LOGIC;
    signal init_patch_V_12_we0 : STD_LOGIC;
    signal init_patch_V_12_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_12_ce1 : STD_LOGIC;
    signal init_patch_V_12_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_13_ce0 : STD_LOGIC;
    signal init_patch_V_13_we0 : STD_LOGIC;
    signal init_patch_V_13_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_13_ce1 : STD_LOGIC;
    signal init_patch_V_13_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_14_ce0 : STD_LOGIC;
    signal init_patch_V_14_we0 : STD_LOGIC;
    signal init_patch_V_14_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_14_ce1 : STD_LOGIC;
    signal init_patch_V_14_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_15_ce0 : STD_LOGIC;
    signal init_patch_V_15_we0 : STD_LOGIC;
    signal init_patch_V_15_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_15_ce1 : STD_LOGIC;
    signal init_patch_V_15_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_0_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_0_1_ce0 : STD_LOGIC;
    signal init_patch_V_0_1_we0 : STD_LOGIC;
    signal init_patch_V_0_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_0_1_ce1 : STD_LOGIC;
    signal init_patch_V_0_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_1_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_1_1_ce0 : STD_LOGIC;
    signal init_patch_V_1_1_we0 : STD_LOGIC;
    signal init_patch_V_1_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_1_1_ce1 : STD_LOGIC;
    signal init_patch_V_1_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_2_1_ce0 : STD_LOGIC;
    signal init_patch_V_2_1_we0 : STD_LOGIC;
    signal init_patch_V_2_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_2_1_ce1 : STD_LOGIC;
    signal init_patch_V_2_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_3_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_3_1_ce0 : STD_LOGIC;
    signal init_patch_V_3_1_we0 : STD_LOGIC;
    signal init_patch_V_3_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_3_1_ce1 : STD_LOGIC;
    signal init_patch_V_3_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_4_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_4_1_ce0 : STD_LOGIC;
    signal init_patch_V_4_1_we0 : STD_LOGIC;
    signal init_patch_V_4_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_4_1_ce1 : STD_LOGIC;
    signal init_patch_V_4_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_5_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_5_1_ce0 : STD_LOGIC;
    signal init_patch_V_5_1_we0 : STD_LOGIC;
    signal init_patch_V_5_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_5_1_ce1 : STD_LOGIC;
    signal init_patch_V_5_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_6_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_6_1_ce0 : STD_LOGIC;
    signal init_patch_V_6_1_we0 : STD_LOGIC;
    signal init_patch_V_6_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_6_1_ce1 : STD_LOGIC;
    signal init_patch_V_6_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_7_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_7_1_ce0 : STD_LOGIC;
    signal init_patch_V_7_1_we0 : STD_LOGIC;
    signal init_patch_V_7_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_7_1_ce1 : STD_LOGIC;
    signal init_patch_V_7_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_8_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_8_1_ce0 : STD_LOGIC;
    signal init_patch_V_8_1_we0 : STD_LOGIC;
    signal init_patch_V_8_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_8_1_ce1 : STD_LOGIC;
    signal init_patch_V_8_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_9_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_9_1_ce0 : STD_LOGIC;
    signal init_patch_V_9_1_we0 : STD_LOGIC;
    signal init_patch_V_9_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_9_1_ce1 : STD_LOGIC;
    signal init_patch_V_9_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_10_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_10_1_ce0 : STD_LOGIC;
    signal init_patch_V_10_1_we0 : STD_LOGIC;
    signal init_patch_V_10_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_10_1_ce1 : STD_LOGIC;
    signal init_patch_V_10_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_11_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_11_1_ce0 : STD_LOGIC;
    signal init_patch_V_11_1_we0 : STD_LOGIC;
    signal init_patch_V_11_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_11_1_ce1 : STD_LOGIC;
    signal init_patch_V_11_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_12_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_12_1_ce0 : STD_LOGIC;
    signal init_patch_V_12_1_we0 : STD_LOGIC;
    signal init_patch_V_12_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_12_1_ce1 : STD_LOGIC;
    signal init_patch_V_12_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_13_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_13_1_ce0 : STD_LOGIC;
    signal init_patch_V_13_1_we0 : STD_LOGIC;
    signal init_patch_V_13_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_13_1_ce1 : STD_LOGIC;
    signal init_patch_V_13_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_14_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_14_1_ce0 : STD_LOGIC;
    signal init_patch_V_14_1_we0 : STD_LOGIC;
    signal init_patch_V_14_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_14_1_ce1 : STD_LOGIC;
    signal init_patch_V_14_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_15_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_15_1_ce0 : STD_LOGIC;
    signal init_patch_V_15_1_we0 : STD_LOGIC;
    signal init_patch_V_15_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_15_1_ce1 : STD_LOGIC;
    signal init_patch_V_15_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal new_z_i_atTop_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal new_z_i_atTop_V_ce0 : STD_LOGIC;
    signal new_z_i_atTop_V_we0 : STD_LOGIC;
    signal new_z_i_atTop_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_atTop_V_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal new_z_i_atTop_V_ce1 : STD_LOGIC;
    signal new_z_i_atTop_V_we1 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_ap_start : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_ap_done : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_ap_idle : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_ap_ready : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_4_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_4_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_5_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_5_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_6_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_6_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_7_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_7_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_8_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_8_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_9_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_9_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_10_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_10_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_11_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_11_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_12_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_12_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_13_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_13_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_14_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_14_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_0_15_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_0_15_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_4_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_4_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_5_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_5_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_6_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_6_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_7_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_7_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_8_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_8_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_9_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_9_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_10_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_10_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_11_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_11_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_12_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_12_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_13_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_13_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_14_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_14_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_1_15_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_1_15_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_4_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_4_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_5_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_5_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_6_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_6_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_7_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_7_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_8_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_8_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_9_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_9_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_10_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_10_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_11_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_11_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_12_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_12_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_13_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_13_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_14_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_14_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_2_15_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_2_15_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_4_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_4_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_5_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_5_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_6_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_6_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_7_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_7_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_8_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_8_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_9_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_9_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_10_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_10_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_11_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_11_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_12_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_12_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_13_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_13_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_14_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_14_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_3_15_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_3_15_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_4_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_4_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_5_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_5_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_6_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_6_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_7_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_7_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_8_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_8_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_9_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_9_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_10_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_10_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_11_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_11_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_12_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_12_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_13_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_13_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_14_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_14_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_4_15_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_superpoints_4_15_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_superpoints_V_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_pSlope_0_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_pSlope_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_pSlope_1_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_pSlope_1_V_d0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_pSlope_2_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_pSlope_2_V_d0 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_pSlope_3_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_pSlope_3_V_d0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_getParallelograms_fu_1936_pSlope_V_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jR_V_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jR_V_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomL_jL_V_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_shadow_bottomR_jL_V_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_min_0_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_min_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_min_1_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_min_1_V_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_min_2_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_min_2_V_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_min_3_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_min_3_V_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_getParallelograms_fu_1936_z1_min_V_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_0_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_max_0_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_max_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_1_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_max_1_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_max_1_V_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_2_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_max_2_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_max_2_V_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_3_V_ce0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_max_3_V_we0 : STD_LOGIC;
    signal grp_getParallelograms_fu_1936_z1_max_3_V_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_getParallelograms_fu_1936_z1_max_V_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_ap_start : STD_LOGIC;
    signal grp_getShadows_fu_2166_ap_done : STD_LOGIC;
    signal grp_getShadows_fu_2166_ap_idle : STD_LOGIC;
    signal grp_getShadows_fu_2166_ap_ready : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_0_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_1_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_2_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_3_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_4_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_5_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_6_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_7_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_8_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_9_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_10_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_11_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_12_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_13_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_14_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_0_15_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_0_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_1_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_2_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_3_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_4_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_5_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_6_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_7_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_8_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_9_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_10_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_11_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_12_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_13_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_14_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_1_15_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_0_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_1_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_2_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_3_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_4_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_5_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_6_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_7_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_8_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_9_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_10_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_11_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_12_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_13_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_14_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_2_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_2_15_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_0_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_1_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_2_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_3_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_4_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_5_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_6_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_7_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_8_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_9_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_10_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_11_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_12_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_13_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_14_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_3_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_patch_3_15_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_2166_patch_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_getShadows_fu_2166_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getShadows_fu_2166_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getShadows_fu_2166_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getShadows_fu_2166_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_ap_start : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_ap_done : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_ap_idle : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_ap_ready : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_points_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_points_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_points_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_points_ce1 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_num_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_num_points_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_num_points_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_num_points_ce1 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_stream_V_din : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_stream_V_write : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_p_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_z_top : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_leftRight : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_num_patches_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_lbVal_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_lbVal_constprop_o_ap_vld : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_rbVal_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_rbVal_constprop_o_ap_vld : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_2304_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_2304_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_ap_start : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_ap_done : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_ap_idle : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_ap_ready : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_points_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_points_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_points_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_points_ce1 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_num_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_num_points_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_num_points_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_num_points_ce1 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_p_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_z_top : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_leftRight : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_i_offset : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_ap_start : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_ap_done : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_ap_idle : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_ap_ready : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_stream_V_din : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_stream_V_write : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_0_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_0_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_2_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_2_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_3_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_3_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_4_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_4_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_5_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_5_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_6_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_6_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_7_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_7_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_8_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_8_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_8_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_9_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_9_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_9_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_10_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_10_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_10_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_11_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_11_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_11_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_12_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_12_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_12_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_13_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_13_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_13_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_14_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_14_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_14_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_15_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_15_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_new_patch_15_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_num_patches_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_patch_buffer_add_patch_fu_2539_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_ap_start : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_ap_done : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_ap_idle : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_ap_ready : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_p_read : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_1_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_2_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_3_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_1_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_2_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_3_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_1_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_2_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_3_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_1_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_2_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_3_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_z1_min_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_z1_min_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_z1_max_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_z1_max_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_a_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_a_corner_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_a_corner_0_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_a_corner_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_a_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_a_corner_1_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_a_corner_1_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_a_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_b_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_b_corner_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_b_corner_0_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_b_corner_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_b_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_b_corner_1_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_b_corner_1_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_b_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_c_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_c_corner_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_c_corner_0_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_c_corner_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_c_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_c_corner_1_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_c_corner_1_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_c_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_d_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_d_corner_0_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_d_corner_0_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_d_corner_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_d_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_d_corner_1_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_d_corner_1_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_d_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_squareAcceptance_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_squareAcceptance_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_squareAcceptance_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_squareAcceptance_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_flatTop_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_flatTop_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_flatTop_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_flatTop_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_flatBottom_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_flatBottom_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_flatBottom_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_flatBottom_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_triangleAcceptance_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_get_acceptanceCorners_fu_2727_triangleAcceptance_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_triangleAcceptance_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_2727_triangleAcceptance_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_ready : STD_LOGIC;
    signal grp_get_index_from_z_fu_2870_ap_start : STD_LOGIC;
    signal grp_get_index_from_z_fu_2870_ap_done : STD_LOGIC;
    signal grp_get_index_from_z_fu_2870_ap_idle : STD_LOGIC;
    signal grp_get_index_from_z_fu_2870_ap_ready : STD_LOGIC;
    signal grp_get_index_from_z_fu_2870_points_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_get_index_from_z_fu_2870_points_ce0 : STD_LOGIC;
    signal grp_get_index_from_z_fu_2870_num_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_get_index_from_z_fu_2870_num_points_ce0 : STD_LOGIC;
    signal grp_get_index_from_z_fu_2870_layer : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_get_index_from_z_fu_2870_z_value : STD_LOGIC_VECTOR (31 downto 0);
    signal num_patches_0_reg_1497 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state124 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state124 : signal is "none";
    signal ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_shadowquilt_column_loop_reg_1509 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_top_max_V_1_reg_1520 : STD_LOGIC_VECTOR (31 downto 0);
    signal latest_patch_index_1_reg_1532 : STD_LOGIC_VECTOR (1 downto 0);
    signal nPatchesAtComplementary_reg_1542 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_min_V_12_reg_1552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln1253_phi_fu_1565_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal phi_ln1253_reg_1562 : STD_LOGIC_VECTOR (32 downto 0);
    signal phi_ln1496_reg_1572 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_z_top_index_V_reg_1583 : STD_LOGIC_VECTOR (31 downto 0);
    signal previous_z_top_min_V_reg_1595 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_latest_patch_index_3_phi_fu_1611_p6 : STD_LOGIC_VECTOR (1 downto 0);
    signal latest_patch_index_3_reg_1608 : STD_LOGIC_VECTOR (1 downto 0);
    signal num_patches_2_reg_1620 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_patches_3_reg_1631 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_madeComplementaryPatch_phi_fu_1649_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1661 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_125_reg_1673 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal empty_126_reg_1685 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state104 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state104 : signal is "none";
    signal empty_127_reg_1697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_num_patches_4_phi_fu_1711_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_patches_4_reg_1708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state109_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state120 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state120 : signal is "none";
    signal ap_block_state120_on_subcall_done : BOOLEAN;
    signal agg_tmp708_0_reg_1719 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_128_reg_1729 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_129_reg_1738 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jL_V_1_reg_1747 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jL_V_1_reg_1757 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jR_V_1_reg_1767 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jR_V_1_reg_1777 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jL_V_1_reg_1787 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jL_V_1_reg_1797 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jR_V_1_reg_1807 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jR_V_1_reg_1817 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalOverlapTop_V_reg_1827 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_horizontalOverlapTop_V_2_phi_fu_1892_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalOverlapBottom_V_reg_1839 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_horizontalOverlapBottom_V_2_phi_fu_1907_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal newZtop_V_reg_1851 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal num_patches_5_reg_1877 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalOverlapTop_V_1_fu_5665_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalOverlapTop_V_2_reg_1888 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal horizontalOverlapBottom_V_1_fu_5704_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalOverlapBottom_V_2_reg_1903 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_patches_6_reg_1918 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getParallelograms_fu_1936_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ap_CS_fsm_state115 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state115 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal grp_getShadows_fu_2166_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal grp_makePatch_alignedToLine_fu_2304_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ap_CS_fsm_state113 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state113 : signal is "none";
    signal grp_alignedtoline_per_layer_loop_fu_2493_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_patch_buffer_add_patch_fu_2539_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal grp_get_acceptanceCorners_fu_2727_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal ap_CS_fsm_state102 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state102 : signal is "none";
    signal ap_CS_fsm_state121 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state121 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start_reg : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start_reg : STD_LOGIC := '0';
    signal grp_get_index_from_z_fu_2870_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal zext_ln873_fu_3695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1305_fu_4134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1084_3_fu_4434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1144_fu_4451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1084_fu_4533_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1084_1_fu_4581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1084_2_fu_4663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1138_fu_4914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1151_fu_4972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1158_fu_5035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1217_fu_5148_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1324_fu_5185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1331_fu_5201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_1_fu_5537_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state111 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state111 : signal is "none";
    signal zext_ln1576_fu_5550_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_5736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal z_top_min_V_fu_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal shifted_Align_V_1_fu_460 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2885_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2904_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln1494_fu_3088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1494_fu_3094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_3116_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1495_147_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_fu_3112_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_143_fu_3140_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_fu_3132_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_148_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_3162_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1495_163_fu_3172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_158_fu_3158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_159_fu_3186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_158_fu_3178_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_164_fu_3190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_144_fu_3208_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_149_fu_3212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_145_fu_3224_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_144_fu_3217_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_150_fu_3228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_165_fu_3242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_161_fu_3252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_160_fu_3246_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_166_fu_3256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_146_fu_3280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_151_fu_3284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_147_fu_3296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_146_fu_3289_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_152_fu_3300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_163_fu_3319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_162_fu_3314_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_168_fu_3323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_164_fu_3337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_163_fu_3329_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_169_fu_3341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_148_fu_3359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_153_fu_3363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_149_fu_3375_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_148_fu_3368_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_154_fu_3379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_170_fu_3393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_166_fu_3403_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_165_fu_3397_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_171_fu_3407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_150_fu_3431_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_155_fu_3435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_151_fu_3447_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_150_fu_3440_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_156_fu_3451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_168_fu_3470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_167_fu_3465_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_173_fu_3474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_169_fu_3488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_168_fu_3480_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_174_fu_3492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_152_fu_3506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_157_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_153_fu_3522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_152_fu_3515_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_158_fu_3526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_170_fu_3544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_175_fu_3548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_171_fu_3560_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_170_fu_3553_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_176_fu_3564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_159_fu_3578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_155_fu_3588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_154_fu_3582_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_160_fu_3592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_172_fu_3620_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_177_fu_3624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_173_fu_3636_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln53_172_fu_3629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_178_fu_3640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_156_fu_3654_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_162_fu_3659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_11_fu_3672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln857_fu_3677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_3_fu_3705_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_5_fu_3718_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_fu_3709_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_8_fu_3722_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln1494_12_fu_3728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_fu_3746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_fu_3758_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_3764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_fu_3786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_3810_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_3823_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_fu_3829_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln897_fu_3845_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln897_fu_3849_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln897_fu_3855_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln897_fu_3859_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln899_fu_3865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln899_3_fu_3871_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln899_fu_3877_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_fu_3888_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_34_fu_3902_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln899_fu_3896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln896_fu_3839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_3882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln896_fu_3921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln899_4_fu_3915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln909_fu_3944_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln909_4_fu_3941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln909_fu_3949_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln908_fu_3959_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln908_fu_3964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln908_fu_3968_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln909_fu_3953_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_3974_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln911_fu_3981_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_15_fu_3984_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_4000_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_4016_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal sub_ln915_fu_4035_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln915_fu_4040_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln912_fu_4032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_4045_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_35_fu_4052_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln1505_fu_4075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_13_fu_4090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_14_fu_4096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_z_top_index_V_2_fu_4140_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_z_top_index_V_3_fu_4146_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1495_1_fu_4153_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_z_top_index_V_4_fu_4161_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln878_1_fu_4167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln6_fu_4202_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1151_fu_4209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1158_fu_4225_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln731_3_fu_4256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1495_fu_4262_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln731_2_fu_4251_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln731_1_fu_4246_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln731_fu_4241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln731_7_fu_4293_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_z_i_index_4_V_fu_4269_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln731_3_fu_4298_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_182_fu_4304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_z_i_index_4_V_1_fu_4310_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1077_3_fu_4334_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln731_4_fu_4354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln731_fu_4360_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_179_fu_4366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln731_5_fu_4378_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln731_1_fu_4384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_180_fu_4390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1084_fu_4422_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_4427_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln1144_fu_4439_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_64_fu_4444_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln731_6_fu_4456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln731_2_fu_4462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1495_181_fu_4468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_157_fu_4480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1077_fu_4490_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln4_fu_4497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1084_fu_4505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln_fu_4511_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1084_fu_4521_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_60_fu_4525_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_158_fu_4485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1077_1_fu_4538_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1084_1_fu_4545_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1084_1_fu_4553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln1084_1_fu_4559_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1084_1_fu_4569_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_61_fu_4573_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_159_fu_4605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1077_2_fu_4620_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1084_2_fu_4627_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1084_2_fu_4635_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln1084_2_fu_4641_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1084_2_fu_4651_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_62_fu_4655_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1114_fu_4673_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1114_fu_4680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1114_fu_4686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1114_fu_4691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1114_1_fu_4697_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_5_fu_4713_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_fu_4719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_6_fu_4727_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1114_4_fu_4733_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1114_2_fu_4705_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1114_1_fu_4741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1114_1_fu_4753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1114_1_fu_4759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1114_5_fu_4765_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1114_7_fu_4781_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1114_2_fu_4788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1114_2_fu_4799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1114_8_fu_4810_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_15_fu_4825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_16_fu_4839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1114_3_fu_4845_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1114_10_fu_4817_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1114_4_fu_4859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln703_fu_4864_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1114_9_fu_4868_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln1114_7_fu_4882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1114_3_fu_4887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1114_11_fu_4875_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1114_3_fu_4892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1114_12_fu_4898_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1114_13_fu_4906_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln703_13_fu_4919_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_fu_4924_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_14_fu_4932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1142_fu_4938_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln5_fu_4946_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln1495_25_fu_4954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_4966_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_17_fu_4977_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_97_fu_4982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_18_fu_4990_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1149_fu_4996_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln728_1_fu_5004_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln1495_28_fu_5012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_bits_5_fu_5018_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_5029_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_19_fu_5040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_fu_5045_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_20_fu_5053_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1156_fu_5059_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln728_2_fu_5067_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln1495_30_fu_5075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_bits_6_fu_5081_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_6_fu_5096_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal rhs_5_fu_5092_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_3_fu_5111_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_101_fu_5117_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_7_fu_5153_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_8_fu_5162_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_10_fu_5157_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_11_fu_5166_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln1494_22_fu_5171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_fu_5209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1496_fu_5215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_fu_5221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_5233_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2967_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1381_fu_5241_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_15_fu_5255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_16_fu_5261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_5273_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1390_fu_5281_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_16_fu_5295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_18_fu_5301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_5313_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1402_fu_5321_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1494_17_fu_5335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_21_fu_5341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_5353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1411_fu_5361_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_107_fu_5391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_19_fu_5406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_fu_5399_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1499_fu_5420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_19_not_fu_5432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1530_fu_5458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1532_fu_5475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1532_1_fu_5481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1532_fu_5486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1532_fu_5492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_20_fu_5504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln703_fu_5510_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shifted_Align_V_fu_5524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shifted_Align_V_2_fu_5518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_13_fu_5635_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_14_fu_5643_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_12_fu_5638_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_13_fu_5646_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln1494_24_fu_5651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1609_fu_5657_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1609_1_fu_5661_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_15_fu_5674_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_16_fu_5682_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_14_fu_5677_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_15_fu_5685_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln1494_25_fu_5690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1612_fu_5696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1612_1_fu_5700_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1642_fu_5719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1638_1_fu_5725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_21_fu_5713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_and_1_fu_5741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state55_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (123 downto 0);
    signal ap_block_state118_on_subcall_done : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_getParallelograms IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        superpoints_0_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_0_V_ce0 : OUT STD_LOGIC;
        superpoints_0_0_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_1_V_ce0 : OUT STD_LOGIC;
        superpoints_0_1_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_2_V_ce0 : OUT STD_LOGIC;
        superpoints_0_2_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_3_V_ce0 : OUT STD_LOGIC;
        superpoints_0_3_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_4_V_ce0 : OUT STD_LOGIC;
        superpoints_0_4_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_5_V_ce0 : OUT STD_LOGIC;
        superpoints_0_5_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_6_V_ce0 : OUT STD_LOGIC;
        superpoints_0_6_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_7_V_ce0 : OUT STD_LOGIC;
        superpoints_0_7_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_8_V_ce0 : OUT STD_LOGIC;
        superpoints_0_8_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_9_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_9_V_ce0 : OUT STD_LOGIC;
        superpoints_0_9_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_10_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_10_V_ce0 : OUT STD_LOGIC;
        superpoints_0_10_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_11_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_11_V_ce0 : OUT STD_LOGIC;
        superpoints_0_11_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_12_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_12_V_ce0 : OUT STD_LOGIC;
        superpoints_0_12_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_13_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_13_V_ce0 : OUT STD_LOGIC;
        superpoints_0_13_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_14_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_14_V_ce0 : OUT STD_LOGIC;
        superpoints_0_14_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_0_15_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_0_15_V_ce0 : OUT STD_LOGIC;
        superpoints_0_15_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_0_V_ce0 : OUT STD_LOGIC;
        superpoints_1_0_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_1_V_ce0 : OUT STD_LOGIC;
        superpoints_1_1_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_2_V_ce0 : OUT STD_LOGIC;
        superpoints_1_2_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_3_V_ce0 : OUT STD_LOGIC;
        superpoints_1_3_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_4_V_ce0 : OUT STD_LOGIC;
        superpoints_1_4_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_5_V_ce0 : OUT STD_LOGIC;
        superpoints_1_5_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_6_V_ce0 : OUT STD_LOGIC;
        superpoints_1_6_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_7_V_ce0 : OUT STD_LOGIC;
        superpoints_1_7_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_8_V_ce0 : OUT STD_LOGIC;
        superpoints_1_8_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_9_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_9_V_ce0 : OUT STD_LOGIC;
        superpoints_1_9_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_10_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_10_V_ce0 : OUT STD_LOGIC;
        superpoints_1_10_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_11_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_11_V_ce0 : OUT STD_LOGIC;
        superpoints_1_11_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_12_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_12_V_ce0 : OUT STD_LOGIC;
        superpoints_1_12_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_13_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_13_V_ce0 : OUT STD_LOGIC;
        superpoints_1_13_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_14_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_14_V_ce0 : OUT STD_LOGIC;
        superpoints_1_14_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_1_15_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_1_15_V_ce0 : OUT STD_LOGIC;
        superpoints_1_15_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_0_V_ce0 : OUT STD_LOGIC;
        superpoints_2_0_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_1_V_ce0 : OUT STD_LOGIC;
        superpoints_2_1_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_2_V_ce0 : OUT STD_LOGIC;
        superpoints_2_2_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_3_V_ce0 : OUT STD_LOGIC;
        superpoints_2_3_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_4_V_ce0 : OUT STD_LOGIC;
        superpoints_2_4_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_5_V_ce0 : OUT STD_LOGIC;
        superpoints_2_5_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_6_V_ce0 : OUT STD_LOGIC;
        superpoints_2_6_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_7_V_ce0 : OUT STD_LOGIC;
        superpoints_2_7_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_8_V_ce0 : OUT STD_LOGIC;
        superpoints_2_8_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_9_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_9_V_ce0 : OUT STD_LOGIC;
        superpoints_2_9_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_10_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_10_V_ce0 : OUT STD_LOGIC;
        superpoints_2_10_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_11_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_11_V_ce0 : OUT STD_LOGIC;
        superpoints_2_11_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_12_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_12_V_ce0 : OUT STD_LOGIC;
        superpoints_2_12_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_13_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_13_V_ce0 : OUT STD_LOGIC;
        superpoints_2_13_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_14_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_14_V_ce0 : OUT STD_LOGIC;
        superpoints_2_14_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_2_15_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_2_15_V_ce0 : OUT STD_LOGIC;
        superpoints_2_15_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_0_V_ce0 : OUT STD_LOGIC;
        superpoints_3_0_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_1_V_ce0 : OUT STD_LOGIC;
        superpoints_3_1_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_2_V_ce0 : OUT STD_LOGIC;
        superpoints_3_2_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_3_V_ce0 : OUT STD_LOGIC;
        superpoints_3_3_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_4_V_ce0 : OUT STD_LOGIC;
        superpoints_3_4_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_5_V_ce0 : OUT STD_LOGIC;
        superpoints_3_5_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_6_V_ce0 : OUT STD_LOGIC;
        superpoints_3_6_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_7_V_ce0 : OUT STD_LOGIC;
        superpoints_3_7_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_8_V_ce0 : OUT STD_LOGIC;
        superpoints_3_8_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_9_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_9_V_ce0 : OUT STD_LOGIC;
        superpoints_3_9_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_10_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_10_V_ce0 : OUT STD_LOGIC;
        superpoints_3_10_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_11_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_11_V_ce0 : OUT STD_LOGIC;
        superpoints_3_11_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_12_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_12_V_ce0 : OUT STD_LOGIC;
        superpoints_3_12_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_13_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_13_V_ce0 : OUT STD_LOGIC;
        superpoints_3_13_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_14_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_14_V_ce0 : OUT STD_LOGIC;
        superpoints_3_14_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_3_15_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_3_15_V_ce0 : OUT STD_LOGIC;
        superpoints_3_15_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_0_V_ce0 : OUT STD_LOGIC;
        superpoints_4_0_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_1_V_ce0 : OUT STD_LOGIC;
        superpoints_4_1_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_2_V_ce0 : OUT STD_LOGIC;
        superpoints_4_2_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_3_V_ce0 : OUT STD_LOGIC;
        superpoints_4_3_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_4_V_ce0 : OUT STD_LOGIC;
        superpoints_4_4_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_5_V_ce0 : OUT STD_LOGIC;
        superpoints_4_5_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_6_V_ce0 : OUT STD_LOGIC;
        superpoints_4_6_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_7_V_ce0 : OUT STD_LOGIC;
        superpoints_4_7_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_8_V_ce0 : OUT STD_LOGIC;
        superpoints_4_8_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_9_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_9_V_ce0 : OUT STD_LOGIC;
        superpoints_4_9_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_10_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_10_V_ce0 : OUT STD_LOGIC;
        superpoints_4_10_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_11_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_11_V_ce0 : OUT STD_LOGIC;
        superpoints_4_11_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_12_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_12_V_ce0 : OUT STD_LOGIC;
        superpoints_4_12_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_13_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_13_V_ce0 : OUT STD_LOGIC;
        superpoints_4_13_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_14_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_14_V_ce0 : OUT STD_LOGIC;
        superpoints_4_14_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_4_15_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        superpoints_4_15_V_ce0 : OUT STD_LOGIC;
        superpoints_4_15_V_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        superpoints_V_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        pSlope_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        pSlope_0_V_ce0 : OUT STD_LOGIC;
        pSlope_0_V_we0 : OUT STD_LOGIC;
        pSlope_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pSlope_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        pSlope_1_V_ce0 : OUT STD_LOGIC;
        pSlope_1_V_we0 : OUT STD_LOGIC;
        pSlope_1_V_d0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        pSlope_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        pSlope_2_V_ce0 : OUT STD_LOGIC;
        pSlope_2_V_we0 : OUT STD_LOGIC;
        pSlope_2_V_d0 : OUT STD_LOGIC_VECTOR (22 downto 0);
        pSlope_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        pSlope_3_V_ce0 : OUT STD_LOGIC;
        pSlope_3_V_we0 : OUT STD_LOGIC;
        pSlope_3_V_d0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        pSlope_V_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_0_V_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_0_V_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_1_V_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_1_V_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_2_V_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_2_V_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_3_V_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_3_V_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_V_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_0_V_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_0_V_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_1_V_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_1_V_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_2_V_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_2_V_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_3_V_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_3_V_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_V_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_0_V_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_0_V_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_1_V_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_1_V_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_2_V_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_2_V_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_3_V_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_3_V_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_V_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_0_V_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_0_V_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_1_V_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_1_V_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_2_V_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_2_V_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_2_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_3_V_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_3_V_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_3_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_V_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        z1_min_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_0_V_ce0 : OUT STD_LOGIC;
        z1_min_0_V_we0 : OUT STD_LOGIC;
        z1_min_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        z1_min_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_1_V_ce0 : OUT STD_LOGIC;
        z1_min_1_V_we0 : OUT STD_LOGIC;
        z1_min_1_V_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_min_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_2_V_ce0 : OUT STD_LOGIC;
        z1_min_2_V_we0 : OUT STD_LOGIC;
        z1_min_2_V_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_min_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_3_V_ce0 : OUT STD_LOGIC;
        z1_min_3_V_we0 : OUT STD_LOGIC;
        z1_min_3_V_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_min_V_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        z1_max_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_0_V_ce0 : OUT STD_LOGIC;
        z1_max_0_V_we0 : OUT STD_LOGIC;
        z1_max_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        z1_max_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_1_V_ce0 : OUT STD_LOGIC;
        z1_max_1_V_we0 : OUT STD_LOGIC;
        z1_max_1_V_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_max_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_2_V_ce0 : OUT STD_LOGIC;
        z1_max_2_V_we0 : OUT STD_LOGIC;
        z1_max_2_V_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_max_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_3_V_ce0 : OUT STD_LOGIC;
        z1_max_3_V_we0 : OUT STD_LOGIC;
        z1_max_3_V_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_max_V_offset : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component system_top_getShadows IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zTopMin : IN STD_LOGIC_VECTOR (31 downto 0);
        zTopMax : IN STD_LOGIC_VECTOR (31 downto 0);
        patch_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_0_ce0 : OUT STD_LOGIC;
        patch_0_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_1_ce0 : OUT STD_LOGIC;
        patch_0_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_2_ce0 : OUT STD_LOGIC;
        patch_0_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_3_ce0 : OUT STD_LOGIC;
        patch_0_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_4_ce0 : OUT STD_LOGIC;
        patch_0_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_5_ce0 : OUT STD_LOGIC;
        patch_0_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_6_ce0 : OUT STD_LOGIC;
        patch_0_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_7_ce0 : OUT STD_LOGIC;
        patch_0_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_8_ce0 : OUT STD_LOGIC;
        patch_0_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_9_ce0 : OUT STD_LOGIC;
        patch_0_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_10_ce0 : OUT STD_LOGIC;
        patch_0_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_11_ce0 : OUT STD_LOGIC;
        patch_0_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_12_ce0 : OUT STD_LOGIC;
        patch_0_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_13_ce0 : OUT STD_LOGIC;
        patch_0_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_14_ce0 : OUT STD_LOGIC;
        patch_0_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_0_15_ce0 : OUT STD_LOGIC;
        patch_0_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_0_ce0 : OUT STD_LOGIC;
        patch_1_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_1_ce0 : OUT STD_LOGIC;
        patch_1_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_2_ce0 : OUT STD_LOGIC;
        patch_1_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_3_ce0 : OUT STD_LOGIC;
        patch_1_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_4_ce0 : OUT STD_LOGIC;
        patch_1_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_5_ce0 : OUT STD_LOGIC;
        patch_1_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_6_ce0 : OUT STD_LOGIC;
        patch_1_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_7_ce0 : OUT STD_LOGIC;
        patch_1_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_8_ce0 : OUT STD_LOGIC;
        patch_1_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_9_ce0 : OUT STD_LOGIC;
        patch_1_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_10_ce0 : OUT STD_LOGIC;
        patch_1_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_11_ce0 : OUT STD_LOGIC;
        patch_1_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_12_ce0 : OUT STD_LOGIC;
        patch_1_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_13_ce0 : OUT STD_LOGIC;
        patch_1_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_14_ce0 : OUT STD_LOGIC;
        patch_1_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_1_15_ce0 : OUT STD_LOGIC;
        patch_1_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_0_ce0 : OUT STD_LOGIC;
        patch_2_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_1_ce0 : OUT STD_LOGIC;
        patch_2_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_2_ce0 : OUT STD_LOGIC;
        patch_2_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_3_ce0 : OUT STD_LOGIC;
        patch_2_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_4_ce0 : OUT STD_LOGIC;
        patch_2_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_5_ce0 : OUT STD_LOGIC;
        patch_2_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_6_ce0 : OUT STD_LOGIC;
        patch_2_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_7_ce0 : OUT STD_LOGIC;
        patch_2_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_8_ce0 : OUT STD_LOGIC;
        patch_2_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_9_ce0 : OUT STD_LOGIC;
        patch_2_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_10_ce0 : OUT STD_LOGIC;
        patch_2_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_11_ce0 : OUT STD_LOGIC;
        patch_2_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_12_ce0 : OUT STD_LOGIC;
        patch_2_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_13_ce0 : OUT STD_LOGIC;
        patch_2_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_14_ce0 : OUT STD_LOGIC;
        patch_2_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_2_15_ce0 : OUT STD_LOGIC;
        patch_2_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_0_ce0 : OUT STD_LOGIC;
        patch_3_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_1_ce0 : OUT STD_LOGIC;
        patch_3_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_2_ce0 : OUT STD_LOGIC;
        patch_3_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_3_ce0 : OUT STD_LOGIC;
        patch_3_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_4_ce0 : OUT STD_LOGIC;
        patch_3_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_5_ce0 : OUT STD_LOGIC;
        patch_3_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_6_ce0 : OUT STD_LOGIC;
        patch_3_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_7_ce0 : OUT STD_LOGIC;
        patch_3_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_8_ce0 : OUT STD_LOGIC;
        patch_3_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_9_ce0 : OUT STD_LOGIC;
        patch_3_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_10_ce0 : OUT STD_LOGIC;
        patch_3_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_11_ce0 : OUT STD_LOGIC;
        patch_3_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_12_ce0 : OUT STD_LOGIC;
        patch_3_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_13_ce0 : OUT STD_LOGIC;
        patch_3_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_14_ce0 : OUT STD_LOGIC;
        patch_3_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_3_15_ce0 : OUT STD_LOGIC;
        patch_3_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_makePatch_alignedToLine IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce0 : OUT STD_LOGIC;
        points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce1 : OUT STD_LOGIC;
        points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce0 : OUT STD_LOGIC;
        num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce1 : OUT STD_LOGIC;
        num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_stream_V_full_n : IN STD_LOGIC;
        patch_stream_V_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        z_top : IN STD_LOGIC_VECTOR (31 downto 0);
        leftRight : IN STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_0_ce0 : OUT STD_LOGIC;
        patch_buffer_0_0_we0 : OUT STD_LOGIC;
        patch_buffer_0_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_1_ce0 : OUT STD_LOGIC;
        patch_buffer_0_1_we0 : OUT STD_LOGIC;
        patch_buffer_0_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_2_ce0 : OUT STD_LOGIC;
        patch_buffer_0_2_we0 : OUT STD_LOGIC;
        patch_buffer_0_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_3_ce0 : OUT STD_LOGIC;
        patch_buffer_0_3_we0 : OUT STD_LOGIC;
        patch_buffer_0_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_4_ce0 : OUT STD_LOGIC;
        patch_buffer_0_4_we0 : OUT STD_LOGIC;
        patch_buffer_0_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_5_ce0 : OUT STD_LOGIC;
        patch_buffer_0_5_we0 : OUT STD_LOGIC;
        patch_buffer_0_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_6_ce0 : OUT STD_LOGIC;
        patch_buffer_0_6_we0 : OUT STD_LOGIC;
        patch_buffer_0_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_7_ce0 : OUT STD_LOGIC;
        patch_buffer_0_7_we0 : OUT STD_LOGIC;
        patch_buffer_0_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_8_ce0 : OUT STD_LOGIC;
        patch_buffer_0_8_we0 : OUT STD_LOGIC;
        patch_buffer_0_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_9_ce0 : OUT STD_LOGIC;
        patch_buffer_0_9_we0 : OUT STD_LOGIC;
        patch_buffer_0_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_10_ce0 : OUT STD_LOGIC;
        patch_buffer_0_10_we0 : OUT STD_LOGIC;
        patch_buffer_0_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_11_ce0 : OUT STD_LOGIC;
        patch_buffer_0_11_we0 : OUT STD_LOGIC;
        patch_buffer_0_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_12_ce0 : OUT STD_LOGIC;
        patch_buffer_0_12_we0 : OUT STD_LOGIC;
        patch_buffer_0_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_13_ce0 : OUT STD_LOGIC;
        patch_buffer_0_13_we0 : OUT STD_LOGIC;
        patch_buffer_0_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_14_ce0 : OUT STD_LOGIC;
        patch_buffer_0_14_we0 : OUT STD_LOGIC;
        patch_buffer_0_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_15_ce0 : OUT STD_LOGIC;
        patch_buffer_0_15_we0 : OUT STD_LOGIC;
        patch_buffer_0_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_0_ce0 : OUT STD_LOGIC;
        patch_buffer_1_0_we0 : OUT STD_LOGIC;
        patch_buffer_1_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_1_ce0 : OUT STD_LOGIC;
        patch_buffer_1_1_we0 : OUT STD_LOGIC;
        patch_buffer_1_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_2_ce0 : OUT STD_LOGIC;
        patch_buffer_1_2_we0 : OUT STD_LOGIC;
        patch_buffer_1_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_3_ce0 : OUT STD_LOGIC;
        patch_buffer_1_3_we0 : OUT STD_LOGIC;
        patch_buffer_1_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_4_ce0 : OUT STD_LOGIC;
        patch_buffer_1_4_we0 : OUT STD_LOGIC;
        patch_buffer_1_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_5_ce0 : OUT STD_LOGIC;
        patch_buffer_1_5_we0 : OUT STD_LOGIC;
        patch_buffer_1_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_6_ce0 : OUT STD_LOGIC;
        patch_buffer_1_6_we0 : OUT STD_LOGIC;
        patch_buffer_1_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_7_ce0 : OUT STD_LOGIC;
        patch_buffer_1_7_we0 : OUT STD_LOGIC;
        patch_buffer_1_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_8_ce0 : OUT STD_LOGIC;
        patch_buffer_1_8_we0 : OUT STD_LOGIC;
        patch_buffer_1_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_9_ce0 : OUT STD_LOGIC;
        patch_buffer_1_9_we0 : OUT STD_LOGIC;
        patch_buffer_1_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_10_ce0 : OUT STD_LOGIC;
        patch_buffer_1_10_we0 : OUT STD_LOGIC;
        patch_buffer_1_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_11_ce0 : OUT STD_LOGIC;
        patch_buffer_1_11_we0 : OUT STD_LOGIC;
        patch_buffer_1_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_12_ce0 : OUT STD_LOGIC;
        patch_buffer_1_12_we0 : OUT STD_LOGIC;
        patch_buffer_1_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_13_ce0 : OUT STD_LOGIC;
        patch_buffer_1_13_we0 : OUT STD_LOGIC;
        patch_buffer_1_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_14_ce0 : OUT STD_LOGIC;
        patch_buffer_1_14_we0 : OUT STD_LOGIC;
        patch_buffer_1_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_15_ce0 : OUT STD_LOGIC;
        patch_buffer_1_15_we0 : OUT STD_LOGIC;
        patch_buffer_1_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_0_ce0 : OUT STD_LOGIC;
        patch_buffer_2_0_we0 : OUT STD_LOGIC;
        patch_buffer_2_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_1_ce0 : OUT STD_LOGIC;
        patch_buffer_2_1_we0 : OUT STD_LOGIC;
        patch_buffer_2_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_2_ce0 : OUT STD_LOGIC;
        patch_buffer_2_2_we0 : OUT STD_LOGIC;
        patch_buffer_2_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_3_ce0 : OUT STD_LOGIC;
        patch_buffer_2_3_we0 : OUT STD_LOGIC;
        patch_buffer_2_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_4_ce0 : OUT STD_LOGIC;
        patch_buffer_2_4_we0 : OUT STD_LOGIC;
        patch_buffer_2_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_5_ce0 : OUT STD_LOGIC;
        patch_buffer_2_5_we0 : OUT STD_LOGIC;
        patch_buffer_2_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_6_ce0 : OUT STD_LOGIC;
        patch_buffer_2_6_we0 : OUT STD_LOGIC;
        patch_buffer_2_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_7_ce0 : OUT STD_LOGIC;
        patch_buffer_2_7_we0 : OUT STD_LOGIC;
        patch_buffer_2_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_8_ce0 : OUT STD_LOGIC;
        patch_buffer_2_8_we0 : OUT STD_LOGIC;
        patch_buffer_2_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_9_ce0 : OUT STD_LOGIC;
        patch_buffer_2_9_we0 : OUT STD_LOGIC;
        patch_buffer_2_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_10_ce0 : OUT STD_LOGIC;
        patch_buffer_2_10_we0 : OUT STD_LOGIC;
        patch_buffer_2_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_11_ce0 : OUT STD_LOGIC;
        patch_buffer_2_11_we0 : OUT STD_LOGIC;
        patch_buffer_2_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_12_ce0 : OUT STD_LOGIC;
        patch_buffer_2_12_we0 : OUT STD_LOGIC;
        patch_buffer_2_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_13_ce0 : OUT STD_LOGIC;
        patch_buffer_2_13_we0 : OUT STD_LOGIC;
        patch_buffer_2_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_14_ce0 : OUT STD_LOGIC;
        patch_buffer_2_14_we0 : OUT STD_LOGIC;
        patch_buffer_2_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_15_ce0 : OUT STD_LOGIC;
        patch_buffer_2_15_we0 : OUT STD_LOGIC;
        patch_buffer_2_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_0_ce0 : OUT STD_LOGIC;
        patch_buffer_3_0_we0 : OUT STD_LOGIC;
        patch_buffer_3_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_1_ce0 : OUT STD_LOGIC;
        patch_buffer_3_1_we0 : OUT STD_LOGIC;
        patch_buffer_3_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_2_ce0 : OUT STD_LOGIC;
        patch_buffer_3_2_we0 : OUT STD_LOGIC;
        patch_buffer_3_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_3_ce0 : OUT STD_LOGIC;
        patch_buffer_3_3_we0 : OUT STD_LOGIC;
        patch_buffer_3_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_4_ce0 : OUT STD_LOGIC;
        patch_buffer_3_4_we0 : OUT STD_LOGIC;
        patch_buffer_3_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_5_ce0 : OUT STD_LOGIC;
        patch_buffer_3_5_we0 : OUT STD_LOGIC;
        patch_buffer_3_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_6_ce0 : OUT STD_LOGIC;
        patch_buffer_3_6_we0 : OUT STD_LOGIC;
        patch_buffer_3_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_7_ce0 : OUT STD_LOGIC;
        patch_buffer_3_7_we0 : OUT STD_LOGIC;
        patch_buffer_3_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_8_ce0 : OUT STD_LOGIC;
        patch_buffer_3_8_we0 : OUT STD_LOGIC;
        patch_buffer_3_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_9_ce0 : OUT STD_LOGIC;
        patch_buffer_3_9_we0 : OUT STD_LOGIC;
        patch_buffer_3_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_10_ce0 : OUT STD_LOGIC;
        patch_buffer_3_10_we0 : OUT STD_LOGIC;
        patch_buffer_3_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_11_ce0 : OUT STD_LOGIC;
        patch_buffer_3_11_we0 : OUT STD_LOGIC;
        patch_buffer_3_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_12_ce0 : OUT STD_LOGIC;
        patch_buffer_3_12_we0 : OUT STD_LOGIC;
        patch_buffer_3_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_13_ce0 : OUT STD_LOGIC;
        patch_buffer_3_13_we0 : OUT STD_LOGIC;
        patch_buffer_3_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_14_ce0 : OUT STD_LOGIC;
        patch_buffer_3_14_we0 : OUT STD_LOGIC;
        patch_buffer_3_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_15_ce0 : OUT STD_LOGIC;
        patch_buffer_3_15_we0 : OUT STD_LOGIC;
        patch_buffer_3_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_0_ce0 : OUT STD_LOGIC;
        patch_buffer_4_0_we0 : OUT STD_LOGIC;
        patch_buffer_4_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_1_ce0 : OUT STD_LOGIC;
        patch_buffer_4_1_we0 : OUT STD_LOGIC;
        patch_buffer_4_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_2_ce0 : OUT STD_LOGIC;
        patch_buffer_4_2_we0 : OUT STD_LOGIC;
        patch_buffer_4_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_3_ce0 : OUT STD_LOGIC;
        patch_buffer_4_3_we0 : OUT STD_LOGIC;
        patch_buffer_4_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_4_ce0 : OUT STD_LOGIC;
        patch_buffer_4_4_we0 : OUT STD_LOGIC;
        patch_buffer_4_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_5_ce0 : OUT STD_LOGIC;
        patch_buffer_4_5_we0 : OUT STD_LOGIC;
        patch_buffer_4_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_6_ce0 : OUT STD_LOGIC;
        patch_buffer_4_6_we0 : OUT STD_LOGIC;
        patch_buffer_4_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_7_ce0 : OUT STD_LOGIC;
        patch_buffer_4_7_we0 : OUT STD_LOGIC;
        patch_buffer_4_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_8_ce0 : OUT STD_LOGIC;
        patch_buffer_4_8_we0 : OUT STD_LOGIC;
        patch_buffer_4_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_9_ce0 : OUT STD_LOGIC;
        patch_buffer_4_9_we0 : OUT STD_LOGIC;
        patch_buffer_4_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_10_ce0 : OUT STD_LOGIC;
        patch_buffer_4_10_we0 : OUT STD_LOGIC;
        patch_buffer_4_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_11_ce0 : OUT STD_LOGIC;
        patch_buffer_4_11_we0 : OUT STD_LOGIC;
        patch_buffer_4_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_12_ce0 : OUT STD_LOGIC;
        patch_buffer_4_12_we0 : OUT STD_LOGIC;
        patch_buffer_4_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_13_ce0 : OUT STD_LOGIC;
        patch_buffer_4_13_we0 : OUT STD_LOGIC;
        patch_buffer_4_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_14_ce0 : OUT STD_LOGIC;
        patch_buffer_4_14_we0 : OUT STD_LOGIC;
        patch_buffer_4_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_15_ce0 : OUT STD_LOGIC;
        patch_buffer_4_15_we0 : OUT STD_LOGIC;
        patch_buffer_4_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_valid_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_valid_ce0 : OUT STD_LOGIC;
        patch_buffer_valid_we0 : OUT STD_LOGIC;
        patch_buffer_valid_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_valid_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_order_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_order_ce0 : OUT STD_LOGIC;
        patch_buffer_order_we0 : OUT STD_LOGIC;
        patch_buffer_order_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_order_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_patches_read : IN STD_LOGIC_VECTOR (31 downto 0);
        lbVal_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        lbVal_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        lbVal_constprop_o_ap_vld : OUT STD_LOGIC;
        rbVal_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rbVal_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rbVal_constprop_o_ap_vld : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_alignedtoline_per_layer_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce0 : OUT STD_LOGIC;
        points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce1 : OUT STD_LOGIC;
        points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce0 : OUT STD_LOGIC;
        num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce1 : OUT STD_LOGIC;
        num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        z_top : IN STD_LOGIC_VECTOR (31 downto 0);
        leftRight : IN STD_LOGIC_VECTOR (0 downto 0);
        init_patch_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_0_ce0 : OUT STD_LOGIC;
        init_patch_0_we0 : OUT STD_LOGIC;
        init_patch_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_1_ce0 : OUT STD_LOGIC;
        init_patch_1_we0 : OUT STD_LOGIC;
        init_patch_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_2_ce0 : OUT STD_LOGIC;
        init_patch_2_we0 : OUT STD_LOGIC;
        init_patch_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_3_ce0 : OUT STD_LOGIC;
        init_patch_3_we0 : OUT STD_LOGIC;
        init_patch_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_4_ce0 : OUT STD_LOGIC;
        init_patch_4_we0 : OUT STD_LOGIC;
        init_patch_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_5_ce0 : OUT STD_LOGIC;
        init_patch_5_we0 : OUT STD_LOGIC;
        init_patch_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_6_ce0 : OUT STD_LOGIC;
        init_patch_6_we0 : OUT STD_LOGIC;
        init_patch_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_7_ce0 : OUT STD_LOGIC;
        init_patch_7_we0 : OUT STD_LOGIC;
        init_patch_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_8_ce0 : OUT STD_LOGIC;
        init_patch_8_we0 : OUT STD_LOGIC;
        init_patch_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_9_ce0 : OUT STD_LOGIC;
        init_patch_9_we0 : OUT STD_LOGIC;
        init_patch_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_10_ce0 : OUT STD_LOGIC;
        init_patch_10_we0 : OUT STD_LOGIC;
        init_patch_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_11_ce0 : OUT STD_LOGIC;
        init_patch_11_we0 : OUT STD_LOGIC;
        init_patch_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_12_ce0 : OUT STD_LOGIC;
        init_patch_12_we0 : OUT STD_LOGIC;
        init_patch_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_13_ce0 : OUT STD_LOGIC;
        init_patch_13_we0 : OUT STD_LOGIC;
        init_patch_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_14_ce0 : OUT STD_LOGIC;
        init_patch_14_we0 : OUT STD_LOGIC;
        init_patch_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_15_ce0 : OUT STD_LOGIC;
        init_patch_15_we0 : OUT STD_LOGIC;
        init_patch_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        i_offset : IN STD_LOGIC_VECTOR (2 downto 0);
        lbVal_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        lbVal_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        lbVal_constprop_o_ap_vld : OUT STD_LOGIC;
        rbVal_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rbVal_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rbVal_constprop_o_ap_vld : OUT STD_LOGIC );
    end component;


    component system_top_patch_buffer_add_patch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_stream_V_full_n : IN STD_LOGIC;
        patch_stream_V_write : OUT STD_LOGIC;
        new_patch_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_0_ce0 : OUT STD_LOGIC;
        new_patch_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_0_ce1 : OUT STD_LOGIC;
        new_patch_0_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_1_ce0 : OUT STD_LOGIC;
        new_patch_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_1_ce1 : OUT STD_LOGIC;
        new_patch_1_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_2_ce0 : OUT STD_LOGIC;
        new_patch_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_2_ce1 : OUT STD_LOGIC;
        new_patch_2_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_3_ce0 : OUT STD_LOGIC;
        new_patch_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_3_ce1 : OUT STD_LOGIC;
        new_patch_3_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_4_ce0 : OUT STD_LOGIC;
        new_patch_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_4_ce1 : OUT STD_LOGIC;
        new_patch_4_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_5_ce0 : OUT STD_LOGIC;
        new_patch_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_5_ce1 : OUT STD_LOGIC;
        new_patch_5_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_6_ce0 : OUT STD_LOGIC;
        new_patch_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_6_ce1 : OUT STD_LOGIC;
        new_patch_6_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_7_ce0 : OUT STD_LOGIC;
        new_patch_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_7_ce1 : OUT STD_LOGIC;
        new_patch_7_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_8_ce0 : OUT STD_LOGIC;
        new_patch_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_8_ce1 : OUT STD_LOGIC;
        new_patch_8_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_9_ce0 : OUT STD_LOGIC;
        new_patch_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_9_ce1 : OUT STD_LOGIC;
        new_patch_9_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_10_ce0 : OUT STD_LOGIC;
        new_patch_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_10_ce1 : OUT STD_LOGIC;
        new_patch_10_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_11_ce0 : OUT STD_LOGIC;
        new_patch_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_11_ce1 : OUT STD_LOGIC;
        new_patch_11_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_12_ce0 : OUT STD_LOGIC;
        new_patch_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_12_ce1 : OUT STD_LOGIC;
        new_patch_12_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_13_ce0 : OUT STD_LOGIC;
        new_patch_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_13_ce1 : OUT STD_LOGIC;
        new_patch_13_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_14_ce0 : OUT STD_LOGIC;
        new_patch_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_14_ce1 : OUT STD_LOGIC;
        new_patch_14_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_15_ce0 : OUT STD_LOGIC;
        new_patch_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_15_ce1 : OUT STD_LOGIC;
        new_patch_15_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_0_ce0 : OUT STD_LOGIC;
        patch_buffer_0_0_we0 : OUT STD_LOGIC;
        patch_buffer_0_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_1_ce0 : OUT STD_LOGIC;
        patch_buffer_0_1_we0 : OUT STD_LOGIC;
        patch_buffer_0_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_2_ce0 : OUT STD_LOGIC;
        patch_buffer_0_2_we0 : OUT STD_LOGIC;
        patch_buffer_0_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_3_ce0 : OUT STD_LOGIC;
        patch_buffer_0_3_we0 : OUT STD_LOGIC;
        patch_buffer_0_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_4_ce0 : OUT STD_LOGIC;
        patch_buffer_0_4_we0 : OUT STD_LOGIC;
        patch_buffer_0_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_5_ce0 : OUT STD_LOGIC;
        patch_buffer_0_5_we0 : OUT STD_LOGIC;
        patch_buffer_0_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_6_ce0 : OUT STD_LOGIC;
        patch_buffer_0_6_we0 : OUT STD_LOGIC;
        patch_buffer_0_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_7_ce0 : OUT STD_LOGIC;
        patch_buffer_0_7_we0 : OUT STD_LOGIC;
        patch_buffer_0_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_8_ce0 : OUT STD_LOGIC;
        patch_buffer_0_8_we0 : OUT STD_LOGIC;
        patch_buffer_0_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_9_ce0 : OUT STD_LOGIC;
        patch_buffer_0_9_we0 : OUT STD_LOGIC;
        patch_buffer_0_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_10_ce0 : OUT STD_LOGIC;
        patch_buffer_0_10_we0 : OUT STD_LOGIC;
        patch_buffer_0_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_11_ce0 : OUT STD_LOGIC;
        patch_buffer_0_11_we0 : OUT STD_LOGIC;
        patch_buffer_0_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_12_ce0 : OUT STD_LOGIC;
        patch_buffer_0_12_we0 : OUT STD_LOGIC;
        patch_buffer_0_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_13_ce0 : OUT STD_LOGIC;
        patch_buffer_0_13_we0 : OUT STD_LOGIC;
        patch_buffer_0_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_14_ce0 : OUT STD_LOGIC;
        patch_buffer_0_14_we0 : OUT STD_LOGIC;
        patch_buffer_0_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_15_ce0 : OUT STD_LOGIC;
        patch_buffer_0_15_we0 : OUT STD_LOGIC;
        patch_buffer_0_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_0_ce0 : OUT STD_LOGIC;
        patch_buffer_1_0_we0 : OUT STD_LOGIC;
        patch_buffer_1_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_1_ce0 : OUT STD_LOGIC;
        patch_buffer_1_1_we0 : OUT STD_LOGIC;
        patch_buffer_1_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_2_ce0 : OUT STD_LOGIC;
        patch_buffer_1_2_we0 : OUT STD_LOGIC;
        patch_buffer_1_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_3_ce0 : OUT STD_LOGIC;
        patch_buffer_1_3_we0 : OUT STD_LOGIC;
        patch_buffer_1_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_4_ce0 : OUT STD_LOGIC;
        patch_buffer_1_4_we0 : OUT STD_LOGIC;
        patch_buffer_1_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_5_ce0 : OUT STD_LOGIC;
        patch_buffer_1_5_we0 : OUT STD_LOGIC;
        patch_buffer_1_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_6_ce0 : OUT STD_LOGIC;
        patch_buffer_1_6_we0 : OUT STD_LOGIC;
        patch_buffer_1_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_7_ce0 : OUT STD_LOGIC;
        patch_buffer_1_7_we0 : OUT STD_LOGIC;
        patch_buffer_1_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_8_ce0 : OUT STD_LOGIC;
        patch_buffer_1_8_we0 : OUT STD_LOGIC;
        patch_buffer_1_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_9_ce0 : OUT STD_LOGIC;
        patch_buffer_1_9_we0 : OUT STD_LOGIC;
        patch_buffer_1_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_10_ce0 : OUT STD_LOGIC;
        patch_buffer_1_10_we0 : OUT STD_LOGIC;
        patch_buffer_1_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_11_ce0 : OUT STD_LOGIC;
        patch_buffer_1_11_we0 : OUT STD_LOGIC;
        patch_buffer_1_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_12_ce0 : OUT STD_LOGIC;
        patch_buffer_1_12_we0 : OUT STD_LOGIC;
        patch_buffer_1_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_13_ce0 : OUT STD_LOGIC;
        patch_buffer_1_13_we0 : OUT STD_LOGIC;
        patch_buffer_1_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_14_ce0 : OUT STD_LOGIC;
        patch_buffer_1_14_we0 : OUT STD_LOGIC;
        patch_buffer_1_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_15_ce0 : OUT STD_LOGIC;
        patch_buffer_1_15_we0 : OUT STD_LOGIC;
        patch_buffer_1_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_0_ce0 : OUT STD_LOGIC;
        patch_buffer_2_0_we0 : OUT STD_LOGIC;
        patch_buffer_2_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_1_ce0 : OUT STD_LOGIC;
        patch_buffer_2_1_we0 : OUT STD_LOGIC;
        patch_buffer_2_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_2_ce0 : OUT STD_LOGIC;
        patch_buffer_2_2_we0 : OUT STD_LOGIC;
        patch_buffer_2_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_3_ce0 : OUT STD_LOGIC;
        patch_buffer_2_3_we0 : OUT STD_LOGIC;
        patch_buffer_2_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_4_ce0 : OUT STD_LOGIC;
        patch_buffer_2_4_we0 : OUT STD_LOGIC;
        patch_buffer_2_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_5_ce0 : OUT STD_LOGIC;
        patch_buffer_2_5_we0 : OUT STD_LOGIC;
        patch_buffer_2_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_6_ce0 : OUT STD_LOGIC;
        patch_buffer_2_6_we0 : OUT STD_LOGIC;
        patch_buffer_2_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_7_ce0 : OUT STD_LOGIC;
        patch_buffer_2_7_we0 : OUT STD_LOGIC;
        patch_buffer_2_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_8_ce0 : OUT STD_LOGIC;
        patch_buffer_2_8_we0 : OUT STD_LOGIC;
        patch_buffer_2_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_9_ce0 : OUT STD_LOGIC;
        patch_buffer_2_9_we0 : OUT STD_LOGIC;
        patch_buffer_2_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_10_ce0 : OUT STD_LOGIC;
        patch_buffer_2_10_we0 : OUT STD_LOGIC;
        patch_buffer_2_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_11_ce0 : OUT STD_LOGIC;
        patch_buffer_2_11_we0 : OUT STD_LOGIC;
        patch_buffer_2_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_12_ce0 : OUT STD_LOGIC;
        patch_buffer_2_12_we0 : OUT STD_LOGIC;
        patch_buffer_2_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_13_ce0 : OUT STD_LOGIC;
        patch_buffer_2_13_we0 : OUT STD_LOGIC;
        patch_buffer_2_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_14_ce0 : OUT STD_LOGIC;
        patch_buffer_2_14_we0 : OUT STD_LOGIC;
        patch_buffer_2_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_15_ce0 : OUT STD_LOGIC;
        patch_buffer_2_15_we0 : OUT STD_LOGIC;
        patch_buffer_2_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_0_ce0 : OUT STD_LOGIC;
        patch_buffer_3_0_we0 : OUT STD_LOGIC;
        patch_buffer_3_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_1_ce0 : OUT STD_LOGIC;
        patch_buffer_3_1_we0 : OUT STD_LOGIC;
        patch_buffer_3_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_2_ce0 : OUT STD_LOGIC;
        patch_buffer_3_2_we0 : OUT STD_LOGIC;
        patch_buffer_3_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_3_ce0 : OUT STD_LOGIC;
        patch_buffer_3_3_we0 : OUT STD_LOGIC;
        patch_buffer_3_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_4_ce0 : OUT STD_LOGIC;
        patch_buffer_3_4_we0 : OUT STD_LOGIC;
        patch_buffer_3_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_5_ce0 : OUT STD_LOGIC;
        patch_buffer_3_5_we0 : OUT STD_LOGIC;
        patch_buffer_3_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_6_ce0 : OUT STD_LOGIC;
        patch_buffer_3_6_we0 : OUT STD_LOGIC;
        patch_buffer_3_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_7_ce0 : OUT STD_LOGIC;
        patch_buffer_3_7_we0 : OUT STD_LOGIC;
        patch_buffer_3_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_8_ce0 : OUT STD_LOGIC;
        patch_buffer_3_8_we0 : OUT STD_LOGIC;
        patch_buffer_3_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_9_ce0 : OUT STD_LOGIC;
        patch_buffer_3_9_we0 : OUT STD_LOGIC;
        patch_buffer_3_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_10_ce0 : OUT STD_LOGIC;
        patch_buffer_3_10_we0 : OUT STD_LOGIC;
        patch_buffer_3_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_11_ce0 : OUT STD_LOGIC;
        patch_buffer_3_11_we0 : OUT STD_LOGIC;
        patch_buffer_3_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_12_ce0 : OUT STD_LOGIC;
        patch_buffer_3_12_we0 : OUT STD_LOGIC;
        patch_buffer_3_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_13_ce0 : OUT STD_LOGIC;
        patch_buffer_3_13_we0 : OUT STD_LOGIC;
        patch_buffer_3_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_14_ce0 : OUT STD_LOGIC;
        patch_buffer_3_14_we0 : OUT STD_LOGIC;
        patch_buffer_3_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_15_ce0 : OUT STD_LOGIC;
        patch_buffer_3_15_we0 : OUT STD_LOGIC;
        patch_buffer_3_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_0_ce0 : OUT STD_LOGIC;
        patch_buffer_4_0_we0 : OUT STD_LOGIC;
        patch_buffer_4_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_1_ce0 : OUT STD_LOGIC;
        patch_buffer_4_1_we0 : OUT STD_LOGIC;
        patch_buffer_4_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_2_ce0 : OUT STD_LOGIC;
        patch_buffer_4_2_we0 : OUT STD_LOGIC;
        patch_buffer_4_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_3_ce0 : OUT STD_LOGIC;
        patch_buffer_4_3_we0 : OUT STD_LOGIC;
        patch_buffer_4_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_4_ce0 : OUT STD_LOGIC;
        patch_buffer_4_4_we0 : OUT STD_LOGIC;
        patch_buffer_4_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_5_ce0 : OUT STD_LOGIC;
        patch_buffer_4_5_we0 : OUT STD_LOGIC;
        patch_buffer_4_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_6_ce0 : OUT STD_LOGIC;
        patch_buffer_4_6_we0 : OUT STD_LOGIC;
        patch_buffer_4_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_7_ce0 : OUT STD_LOGIC;
        patch_buffer_4_7_we0 : OUT STD_LOGIC;
        patch_buffer_4_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_8_ce0 : OUT STD_LOGIC;
        patch_buffer_4_8_we0 : OUT STD_LOGIC;
        patch_buffer_4_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_9_ce0 : OUT STD_LOGIC;
        patch_buffer_4_9_we0 : OUT STD_LOGIC;
        patch_buffer_4_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_10_ce0 : OUT STD_LOGIC;
        patch_buffer_4_10_we0 : OUT STD_LOGIC;
        patch_buffer_4_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_11_ce0 : OUT STD_LOGIC;
        patch_buffer_4_11_we0 : OUT STD_LOGIC;
        patch_buffer_4_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_12_ce0 : OUT STD_LOGIC;
        patch_buffer_4_12_we0 : OUT STD_LOGIC;
        patch_buffer_4_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_13_ce0 : OUT STD_LOGIC;
        patch_buffer_4_13_we0 : OUT STD_LOGIC;
        patch_buffer_4_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_14_ce0 : OUT STD_LOGIC;
        patch_buffer_4_14_we0 : OUT STD_LOGIC;
        patch_buffer_4_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_15_ce0 : OUT STD_LOGIC;
        patch_buffer_4_15_we0 : OUT STD_LOGIC;
        patch_buffer_4_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_valid_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_valid_ce0 : OUT STD_LOGIC;
        patch_buffer_valid_we0 : OUT STD_LOGIC;
        patch_buffer_valid_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_valid_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_order_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_order_ce0 : OUT STD_LOGIC;
        patch_buffer_order_we0 : OUT STD_LOGIC;
        patch_buffer_order_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_order_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_patches_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_get_acceptanceCorners IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_0_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_1_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_2_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_3_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_0_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_1_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_2_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_3_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_0_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_1_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_2_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_3_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_0_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_1_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_2_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_3_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        z1_min_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_0_ce0 : OUT STD_LOGIC;
        z1_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        z1_max_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_0_ce0 : OUT STD_LOGIC;
        z1_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        a_corner_0_ce0 : OUT STD_LOGIC;
        a_corner_0_we0 : OUT STD_LOGIC;
        a_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        a_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        a_corner_1_ce0 : OUT STD_LOGIC;
        a_corner_1_we0 : OUT STD_LOGIC;
        a_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_corner_0_ce0 : OUT STD_LOGIC;
        b_corner_0_we0 : OUT STD_LOGIC;
        b_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_corner_1_ce0 : OUT STD_LOGIC;
        b_corner_1_we0 : OUT STD_LOGIC;
        b_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        c_corner_0_ce0 : OUT STD_LOGIC;
        c_corner_0_we0 : OUT STD_LOGIC;
        c_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        c_corner_1_ce0 : OUT STD_LOGIC;
        c_corner_1_we0 : OUT STD_LOGIC;
        c_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        d_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        d_corner_0_ce0 : OUT STD_LOGIC;
        d_corner_0_we0 : OUT STD_LOGIC;
        d_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        d_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        d_corner_1_ce0 : OUT STD_LOGIC;
        d_corner_1_we0 : OUT STD_LOGIC;
        d_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        squareAcceptance_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        squareAcceptance_ce0 : OUT STD_LOGIC;
        squareAcceptance_we0 : OUT STD_LOGIC;
        squareAcceptance_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        flatTop_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        flatTop_ce0 : OUT STD_LOGIC;
        flatTop_we0 : OUT STD_LOGIC;
        flatTop_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        flatBottom_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        flatBottom_ce0 : OUT STD_LOGIC;
        flatBottom_we0 : OUT STD_LOGIC;
        flatBottom_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        triangleAcceptance_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        triangleAcceptance_ce0 : OUT STD_LOGIC;
        triangleAcceptance_we0 : OUT STD_LOGIC;
        triangleAcceptance_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component system_top_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (31 downto 0);
        z_j : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (2 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_get_index_from_z IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce0 : OUT STD_LOGIC;
        points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce0 : OUT STD_LOGIC;
        num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer : IN STD_LOGIC_VECTOR (2 downto 0);
        z_value : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component system_top_mul_33s_32s_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (32 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (95 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component system_top_p_shadowquilt_main_loop_make_verticle_strip_new_z_i_atTop_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    init_patch_V_0_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_0_address0,
        ce0 => init_patch_V_0_ce0,
        we0 => init_patch_V_0_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_d0,
        q0 => init_patch_V_0_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_0_address1,
        ce1 => init_patch_V_0_ce1,
        q1 => init_patch_V_0_q1);

    init_patch_V_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_1_address0,
        ce0 => init_patch_V_1_ce0,
        we0 => init_patch_V_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_d0,
        q0 => init_patch_V_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_1_address1,
        ce1 => init_patch_V_1_ce1,
        q1 => init_patch_V_1_q1);

    init_patch_V_2_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_2_address0,
        ce0 => init_patch_V_2_ce0,
        we0 => init_patch_V_2_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_d0,
        q0 => init_patch_V_2_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_2_address1,
        ce1 => init_patch_V_2_ce1,
        q1 => init_patch_V_2_q1);

    init_patch_V_3_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_3_address0,
        ce0 => init_patch_V_3_ce0,
        we0 => init_patch_V_3_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_d0,
        q0 => init_patch_V_3_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_3_address1,
        ce1 => init_patch_V_3_ce1,
        q1 => init_patch_V_3_q1);

    init_patch_V_4_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_4_address0,
        ce0 => init_patch_V_4_ce0,
        we0 => init_patch_V_4_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_d0,
        q0 => init_patch_V_4_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_4_address1,
        ce1 => init_patch_V_4_ce1,
        q1 => init_patch_V_4_q1);

    init_patch_V_5_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_5_address0,
        ce0 => init_patch_V_5_ce0,
        we0 => init_patch_V_5_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_d0,
        q0 => init_patch_V_5_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_5_address1,
        ce1 => init_patch_V_5_ce1,
        q1 => init_patch_V_5_q1);

    init_patch_V_6_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_6_address0,
        ce0 => init_patch_V_6_ce0,
        we0 => init_patch_V_6_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_d0,
        q0 => init_patch_V_6_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_6_address1,
        ce1 => init_patch_V_6_ce1,
        q1 => init_patch_V_6_q1);

    init_patch_V_7_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_7_address0,
        ce0 => init_patch_V_7_ce0,
        we0 => init_patch_V_7_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_d0,
        q0 => init_patch_V_7_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_7_address1,
        ce1 => init_patch_V_7_ce1,
        q1 => init_patch_V_7_q1);

    init_patch_V_8_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_8_address0,
        ce0 => init_patch_V_8_ce0,
        we0 => init_patch_V_8_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_d0,
        q0 => init_patch_V_8_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_8_address1,
        ce1 => init_patch_V_8_ce1,
        q1 => init_patch_V_8_q1);

    init_patch_V_9_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_9_address0,
        ce0 => init_patch_V_9_ce0,
        we0 => init_patch_V_9_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_d0,
        q0 => init_patch_V_9_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_9_address1,
        ce1 => init_patch_V_9_ce1,
        q1 => init_patch_V_9_q1);

    init_patch_V_10_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_10_address0,
        ce0 => init_patch_V_10_ce0,
        we0 => init_patch_V_10_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_d0,
        q0 => init_patch_V_10_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_10_address1,
        ce1 => init_patch_V_10_ce1,
        q1 => init_patch_V_10_q1);

    init_patch_V_11_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_11_address0,
        ce0 => init_patch_V_11_ce0,
        we0 => init_patch_V_11_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_d0,
        q0 => init_patch_V_11_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_11_address1,
        ce1 => init_patch_V_11_ce1,
        q1 => init_patch_V_11_q1);

    init_patch_V_12_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_12_address0,
        ce0 => init_patch_V_12_ce0,
        we0 => init_patch_V_12_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_d0,
        q0 => init_patch_V_12_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_12_address1,
        ce1 => init_patch_V_12_ce1,
        q1 => init_patch_V_12_q1);

    init_patch_V_13_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_13_address0,
        ce0 => init_patch_V_13_ce0,
        we0 => init_patch_V_13_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_d0,
        q0 => init_patch_V_13_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_13_address1,
        ce1 => init_patch_V_13_ce1,
        q1 => init_patch_V_13_q1);

    init_patch_V_14_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_14_address0,
        ce0 => init_patch_V_14_ce0,
        we0 => init_patch_V_14_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_d0,
        q0 => init_patch_V_14_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_14_address1,
        ce1 => init_patch_V_14_ce1,
        q1 => init_patch_V_14_q1);

    init_patch_V_15_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_15_address0,
        ce0 => init_patch_V_15_ce0,
        we0 => init_patch_V_15_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_d0,
        q0 => init_patch_V_15_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_15_address1,
        ce1 => init_patch_V_15_ce1,
        q1 => init_patch_V_15_q1);

    init_patch_V_0_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_0_1_address0,
        ce0 => init_patch_V_0_1_ce0,
        we0 => init_patch_V_0_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_d0,
        q0 => init_patch_V_0_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_0_address1,
        ce1 => init_patch_V_0_1_ce1,
        q1 => init_patch_V_0_1_q1);

    init_patch_V_1_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_1_1_address0,
        ce0 => init_patch_V_1_1_ce0,
        we0 => init_patch_V_1_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_d0,
        q0 => init_patch_V_1_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_1_address1,
        ce1 => init_patch_V_1_1_ce1,
        q1 => init_patch_V_1_1_q1);

    init_patch_V_2_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_2_1_address0,
        ce0 => init_patch_V_2_1_ce0,
        we0 => init_patch_V_2_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_d0,
        q0 => init_patch_V_2_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_2_address1,
        ce1 => init_patch_V_2_1_ce1,
        q1 => init_patch_V_2_1_q1);

    init_patch_V_3_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_3_1_address0,
        ce0 => init_patch_V_3_1_ce0,
        we0 => init_patch_V_3_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_d0,
        q0 => init_patch_V_3_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_3_address1,
        ce1 => init_patch_V_3_1_ce1,
        q1 => init_patch_V_3_1_q1);

    init_patch_V_4_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_4_1_address0,
        ce0 => init_patch_V_4_1_ce0,
        we0 => init_patch_V_4_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_d0,
        q0 => init_patch_V_4_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_4_address1,
        ce1 => init_patch_V_4_1_ce1,
        q1 => init_patch_V_4_1_q1);

    init_patch_V_5_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_5_1_address0,
        ce0 => init_patch_V_5_1_ce0,
        we0 => init_patch_V_5_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_d0,
        q0 => init_patch_V_5_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_5_address1,
        ce1 => init_patch_V_5_1_ce1,
        q1 => init_patch_V_5_1_q1);

    init_patch_V_6_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_6_1_address0,
        ce0 => init_patch_V_6_1_ce0,
        we0 => init_patch_V_6_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_d0,
        q0 => init_patch_V_6_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_6_address1,
        ce1 => init_patch_V_6_1_ce1,
        q1 => init_patch_V_6_1_q1);

    init_patch_V_7_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_7_1_address0,
        ce0 => init_patch_V_7_1_ce0,
        we0 => init_patch_V_7_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_d0,
        q0 => init_patch_V_7_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_7_address1,
        ce1 => init_patch_V_7_1_ce1,
        q1 => init_patch_V_7_1_q1);

    init_patch_V_8_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_8_1_address0,
        ce0 => init_patch_V_8_1_ce0,
        we0 => init_patch_V_8_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_d0,
        q0 => init_patch_V_8_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_8_address1,
        ce1 => init_patch_V_8_1_ce1,
        q1 => init_patch_V_8_1_q1);

    init_patch_V_9_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_9_1_address0,
        ce0 => init_patch_V_9_1_ce0,
        we0 => init_patch_V_9_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_d0,
        q0 => init_patch_V_9_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_9_address1,
        ce1 => init_patch_V_9_1_ce1,
        q1 => init_patch_V_9_1_q1);

    init_patch_V_10_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_10_1_address0,
        ce0 => init_patch_V_10_1_ce0,
        we0 => init_patch_V_10_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_d0,
        q0 => init_patch_V_10_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_10_address1,
        ce1 => init_patch_V_10_1_ce1,
        q1 => init_patch_V_10_1_q1);

    init_patch_V_11_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_11_1_address0,
        ce0 => init_patch_V_11_1_ce0,
        we0 => init_patch_V_11_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_d0,
        q0 => init_patch_V_11_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_11_address1,
        ce1 => init_patch_V_11_1_ce1,
        q1 => init_patch_V_11_1_q1);

    init_patch_V_12_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_12_1_address0,
        ce0 => init_patch_V_12_1_ce0,
        we0 => init_patch_V_12_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_d0,
        q0 => init_patch_V_12_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_12_address1,
        ce1 => init_patch_V_12_1_ce1,
        q1 => init_patch_V_12_1_q1);

    init_patch_V_13_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_13_1_address0,
        ce0 => init_patch_V_13_1_ce0,
        we0 => init_patch_V_13_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_d0,
        q0 => init_patch_V_13_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_13_address1,
        ce1 => init_patch_V_13_1_ce1,
        q1 => init_patch_V_13_1_q1);

    init_patch_V_14_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_14_1_address0,
        ce0 => init_patch_V_14_1_ce0,
        we0 => init_patch_V_14_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_d0,
        q0 => init_patch_V_14_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_14_address1,
        ce1 => init_patch_V_14_1_ce1,
        q1 => init_patch_V_14_1_q1);

    init_patch_V_15_1_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_15_1_address0,
        ce0 => init_patch_V_15_1_ce0,
        we0 => init_patch_V_15_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_d0,
        q0 => init_patch_V_15_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_15_address1,
        ce1 => init_patch_V_15_1_ce1,
        q1 => init_patch_V_15_1_q1);

    new_z_i_atTop_V_U : component system_top_p_shadowquilt_main_loop_make_verticle_strip_new_z_i_atTop_V
    generic map (
        DataWidth => 32,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => new_z_i_atTop_V_address0,
        ce0 => new_z_i_atTop_V_ce0,
        we0 => new_z_i_atTop_V_we0,
        d0 => new_z_i_atTop_V_d0,
        q0 => new_z_i_atTop_V_q0,
        address1 => new_z_i_atTop_V_address1,
        ce1 => new_z_i_atTop_V_ce1,
        we1 => new_z_i_atTop_V_we1,
        d1 => grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return);

    grp_getParallelograms_fu_1936 : component system_top_getParallelograms
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getParallelograms_fu_1936_ap_start,
        ap_done => grp_getParallelograms_fu_1936_ap_done,
        ap_idle => grp_getParallelograms_fu_1936_ap_idle,
        ap_ready => grp_getParallelograms_fu_1936_ap_ready,
        superpoints_0_0_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_0_V_address0,
        superpoints_0_0_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_0_V_ce0,
        superpoints_0_0_V_q0 => patch_buffer_0_0_q0,
        superpoints_0_1_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_1_V_address0,
        superpoints_0_1_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_1_V_ce0,
        superpoints_0_1_V_q0 => patch_buffer_0_1_q0,
        superpoints_0_2_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_2_V_address0,
        superpoints_0_2_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_2_V_ce0,
        superpoints_0_2_V_q0 => patch_buffer_0_2_q0,
        superpoints_0_3_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_3_V_address0,
        superpoints_0_3_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_3_V_ce0,
        superpoints_0_3_V_q0 => patch_buffer_0_3_q0,
        superpoints_0_4_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_4_V_address0,
        superpoints_0_4_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_4_V_ce0,
        superpoints_0_4_V_q0 => patch_buffer_0_4_q0,
        superpoints_0_5_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_5_V_address0,
        superpoints_0_5_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_5_V_ce0,
        superpoints_0_5_V_q0 => patch_buffer_0_5_q0,
        superpoints_0_6_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_6_V_address0,
        superpoints_0_6_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_6_V_ce0,
        superpoints_0_6_V_q0 => patch_buffer_0_6_q0,
        superpoints_0_7_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_7_V_address0,
        superpoints_0_7_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_7_V_ce0,
        superpoints_0_7_V_q0 => patch_buffer_0_7_q0,
        superpoints_0_8_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_8_V_address0,
        superpoints_0_8_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_8_V_ce0,
        superpoints_0_8_V_q0 => patch_buffer_0_8_q0,
        superpoints_0_9_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_9_V_address0,
        superpoints_0_9_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_9_V_ce0,
        superpoints_0_9_V_q0 => patch_buffer_0_9_q0,
        superpoints_0_10_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_10_V_address0,
        superpoints_0_10_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_10_V_ce0,
        superpoints_0_10_V_q0 => patch_buffer_0_10_q0,
        superpoints_0_11_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_11_V_address0,
        superpoints_0_11_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_11_V_ce0,
        superpoints_0_11_V_q0 => patch_buffer_0_11_q0,
        superpoints_0_12_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_12_V_address0,
        superpoints_0_12_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_12_V_ce0,
        superpoints_0_12_V_q0 => patch_buffer_0_12_q0,
        superpoints_0_13_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_13_V_address0,
        superpoints_0_13_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_13_V_ce0,
        superpoints_0_13_V_q0 => patch_buffer_0_13_q0,
        superpoints_0_14_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_14_V_address0,
        superpoints_0_14_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_14_V_ce0,
        superpoints_0_14_V_q0 => patch_buffer_0_14_q0,
        superpoints_0_15_V_address0 => grp_getParallelograms_fu_1936_superpoints_0_15_V_address0,
        superpoints_0_15_V_ce0 => grp_getParallelograms_fu_1936_superpoints_0_15_V_ce0,
        superpoints_0_15_V_q0 => patch_buffer_0_15_q0,
        superpoints_1_0_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_0_V_address0,
        superpoints_1_0_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_0_V_ce0,
        superpoints_1_0_V_q0 => patch_buffer_1_0_q0,
        superpoints_1_1_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_1_V_address0,
        superpoints_1_1_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_1_V_ce0,
        superpoints_1_1_V_q0 => patch_buffer_1_1_q0,
        superpoints_1_2_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_2_V_address0,
        superpoints_1_2_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_2_V_ce0,
        superpoints_1_2_V_q0 => patch_buffer_1_2_q0,
        superpoints_1_3_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_3_V_address0,
        superpoints_1_3_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_3_V_ce0,
        superpoints_1_3_V_q0 => patch_buffer_1_3_q0,
        superpoints_1_4_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_4_V_address0,
        superpoints_1_4_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_4_V_ce0,
        superpoints_1_4_V_q0 => patch_buffer_1_4_q0,
        superpoints_1_5_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_5_V_address0,
        superpoints_1_5_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_5_V_ce0,
        superpoints_1_5_V_q0 => patch_buffer_1_5_q0,
        superpoints_1_6_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_6_V_address0,
        superpoints_1_6_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_6_V_ce0,
        superpoints_1_6_V_q0 => patch_buffer_1_6_q0,
        superpoints_1_7_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_7_V_address0,
        superpoints_1_7_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_7_V_ce0,
        superpoints_1_7_V_q0 => patch_buffer_1_7_q0,
        superpoints_1_8_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_8_V_address0,
        superpoints_1_8_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_8_V_ce0,
        superpoints_1_8_V_q0 => patch_buffer_1_8_q0,
        superpoints_1_9_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_9_V_address0,
        superpoints_1_9_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_9_V_ce0,
        superpoints_1_9_V_q0 => patch_buffer_1_9_q0,
        superpoints_1_10_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_10_V_address0,
        superpoints_1_10_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_10_V_ce0,
        superpoints_1_10_V_q0 => patch_buffer_1_10_q0,
        superpoints_1_11_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_11_V_address0,
        superpoints_1_11_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_11_V_ce0,
        superpoints_1_11_V_q0 => patch_buffer_1_11_q0,
        superpoints_1_12_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_12_V_address0,
        superpoints_1_12_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_12_V_ce0,
        superpoints_1_12_V_q0 => patch_buffer_1_12_q0,
        superpoints_1_13_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_13_V_address0,
        superpoints_1_13_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_13_V_ce0,
        superpoints_1_13_V_q0 => patch_buffer_1_13_q0,
        superpoints_1_14_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_14_V_address0,
        superpoints_1_14_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_14_V_ce0,
        superpoints_1_14_V_q0 => patch_buffer_1_14_q0,
        superpoints_1_15_V_address0 => grp_getParallelograms_fu_1936_superpoints_1_15_V_address0,
        superpoints_1_15_V_ce0 => grp_getParallelograms_fu_1936_superpoints_1_15_V_ce0,
        superpoints_1_15_V_q0 => patch_buffer_1_15_q0,
        superpoints_2_0_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_0_V_address0,
        superpoints_2_0_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_0_V_ce0,
        superpoints_2_0_V_q0 => patch_buffer_2_0_q0,
        superpoints_2_1_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_1_V_address0,
        superpoints_2_1_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_1_V_ce0,
        superpoints_2_1_V_q0 => patch_buffer_2_1_q0,
        superpoints_2_2_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_2_V_address0,
        superpoints_2_2_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_2_V_ce0,
        superpoints_2_2_V_q0 => patch_buffer_2_2_q0,
        superpoints_2_3_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_3_V_address0,
        superpoints_2_3_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_3_V_ce0,
        superpoints_2_3_V_q0 => patch_buffer_2_3_q0,
        superpoints_2_4_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_4_V_address0,
        superpoints_2_4_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_4_V_ce0,
        superpoints_2_4_V_q0 => patch_buffer_2_4_q0,
        superpoints_2_5_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_5_V_address0,
        superpoints_2_5_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_5_V_ce0,
        superpoints_2_5_V_q0 => patch_buffer_2_5_q0,
        superpoints_2_6_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_6_V_address0,
        superpoints_2_6_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_6_V_ce0,
        superpoints_2_6_V_q0 => patch_buffer_2_6_q0,
        superpoints_2_7_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_7_V_address0,
        superpoints_2_7_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_7_V_ce0,
        superpoints_2_7_V_q0 => patch_buffer_2_7_q0,
        superpoints_2_8_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_8_V_address0,
        superpoints_2_8_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_8_V_ce0,
        superpoints_2_8_V_q0 => patch_buffer_2_8_q0,
        superpoints_2_9_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_9_V_address0,
        superpoints_2_9_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_9_V_ce0,
        superpoints_2_9_V_q0 => patch_buffer_2_9_q0,
        superpoints_2_10_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_10_V_address0,
        superpoints_2_10_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_10_V_ce0,
        superpoints_2_10_V_q0 => patch_buffer_2_10_q0,
        superpoints_2_11_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_11_V_address0,
        superpoints_2_11_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_11_V_ce0,
        superpoints_2_11_V_q0 => patch_buffer_2_11_q0,
        superpoints_2_12_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_12_V_address0,
        superpoints_2_12_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_12_V_ce0,
        superpoints_2_12_V_q0 => patch_buffer_2_12_q0,
        superpoints_2_13_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_13_V_address0,
        superpoints_2_13_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_13_V_ce0,
        superpoints_2_13_V_q0 => patch_buffer_2_13_q0,
        superpoints_2_14_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_14_V_address0,
        superpoints_2_14_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_14_V_ce0,
        superpoints_2_14_V_q0 => patch_buffer_2_14_q0,
        superpoints_2_15_V_address0 => grp_getParallelograms_fu_1936_superpoints_2_15_V_address0,
        superpoints_2_15_V_ce0 => grp_getParallelograms_fu_1936_superpoints_2_15_V_ce0,
        superpoints_2_15_V_q0 => patch_buffer_2_15_q0,
        superpoints_3_0_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_0_V_address0,
        superpoints_3_0_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_0_V_ce0,
        superpoints_3_0_V_q0 => patch_buffer_3_0_q0,
        superpoints_3_1_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_1_V_address0,
        superpoints_3_1_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_1_V_ce0,
        superpoints_3_1_V_q0 => patch_buffer_3_1_q0,
        superpoints_3_2_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_2_V_address0,
        superpoints_3_2_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_2_V_ce0,
        superpoints_3_2_V_q0 => patch_buffer_3_2_q0,
        superpoints_3_3_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_3_V_address0,
        superpoints_3_3_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_3_V_ce0,
        superpoints_3_3_V_q0 => patch_buffer_3_3_q0,
        superpoints_3_4_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_4_V_address0,
        superpoints_3_4_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_4_V_ce0,
        superpoints_3_4_V_q0 => patch_buffer_3_4_q0,
        superpoints_3_5_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_5_V_address0,
        superpoints_3_5_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_5_V_ce0,
        superpoints_3_5_V_q0 => patch_buffer_3_5_q0,
        superpoints_3_6_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_6_V_address0,
        superpoints_3_6_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_6_V_ce0,
        superpoints_3_6_V_q0 => patch_buffer_3_6_q0,
        superpoints_3_7_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_7_V_address0,
        superpoints_3_7_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_7_V_ce0,
        superpoints_3_7_V_q0 => patch_buffer_3_7_q0,
        superpoints_3_8_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_8_V_address0,
        superpoints_3_8_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_8_V_ce0,
        superpoints_3_8_V_q0 => patch_buffer_3_8_q0,
        superpoints_3_9_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_9_V_address0,
        superpoints_3_9_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_9_V_ce0,
        superpoints_3_9_V_q0 => patch_buffer_3_9_q0,
        superpoints_3_10_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_10_V_address0,
        superpoints_3_10_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_10_V_ce0,
        superpoints_3_10_V_q0 => patch_buffer_3_10_q0,
        superpoints_3_11_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_11_V_address0,
        superpoints_3_11_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_11_V_ce0,
        superpoints_3_11_V_q0 => patch_buffer_3_11_q0,
        superpoints_3_12_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_12_V_address0,
        superpoints_3_12_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_12_V_ce0,
        superpoints_3_12_V_q0 => patch_buffer_3_12_q0,
        superpoints_3_13_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_13_V_address0,
        superpoints_3_13_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_13_V_ce0,
        superpoints_3_13_V_q0 => patch_buffer_3_13_q0,
        superpoints_3_14_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_14_V_address0,
        superpoints_3_14_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_14_V_ce0,
        superpoints_3_14_V_q0 => patch_buffer_3_14_q0,
        superpoints_3_15_V_address0 => grp_getParallelograms_fu_1936_superpoints_3_15_V_address0,
        superpoints_3_15_V_ce0 => grp_getParallelograms_fu_1936_superpoints_3_15_V_ce0,
        superpoints_3_15_V_q0 => patch_buffer_3_15_q0,
        superpoints_4_0_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_0_V_address0,
        superpoints_4_0_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_0_V_ce0,
        superpoints_4_0_V_q0 => patch_buffer_4_0_q0,
        superpoints_4_1_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_1_V_address0,
        superpoints_4_1_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_1_V_ce0,
        superpoints_4_1_V_q0 => patch_buffer_4_1_q0,
        superpoints_4_2_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_2_V_address0,
        superpoints_4_2_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_2_V_ce0,
        superpoints_4_2_V_q0 => patch_buffer_4_2_q0,
        superpoints_4_3_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_3_V_address0,
        superpoints_4_3_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_3_V_ce0,
        superpoints_4_3_V_q0 => patch_buffer_4_3_q0,
        superpoints_4_4_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_4_V_address0,
        superpoints_4_4_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_4_V_ce0,
        superpoints_4_4_V_q0 => patch_buffer_4_4_q0,
        superpoints_4_5_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_5_V_address0,
        superpoints_4_5_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_5_V_ce0,
        superpoints_4_5_V_q0 => patch_buffer_4_5_q0,
        superpoints_4_6_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_6_V_address0,
        superpoints_4_6_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_6_V_ce0,
        superpoints_4_6_V_q0 => patch_buffer_4_6_q0,
        superpoints_4_7_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_7_V_address0,
        superpoints_4_7_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_7_V_ce0,
        superpoints_4_7_V_q0 => patch_buffer_4_7_q0,
        superpoints_4_8_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_8_V_address0,
        superpoints_4_8_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_8_V_ce0,
        superpoints_4_8_V_q0 => patch_buffer_4_8_q0,
        superpoints_4_9_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_9_V_address0,
        superpoints_4_9_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_9_V_ce0,
        superpoints_4_9_V_q0 => patch_buffer_4_9_q0,
        superpoints_4_10_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_10_V_address0,
        superpoints_4_10_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_10_V_ce0,
        superpoints_4_10_V_q0 => patch_buffer_4_10_q0,
        superpoints_4_11_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_11_V_address0,
        superpoints_4_11_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_11_V_ce0,
        superpoints_4_11_V_q0 => patch_buffer_4_11_q0,
        superpoints_4_12_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_12_V_address0,
        superpoints_4_12_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_12_V_ce0,
        superpoints_4_12_V_q0 => patch_buffer_4_12_q0,
        superpoints_4_13_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_13_V_address0,
        superpoints_4_13_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_13_V_ce0,
        superpoints_4_13_V_q0 => patch_buffer_4_13_q0,
        superpoints_4_14_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_14_V_address0,
        superpoints_4_14_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_14_V_ce0,
        superpoints_4_14_V_q0 => patch_buffer_4_14_q0,
        superpoints_4_15_V_address0 => grp_getParallelograms_fu_1936_superpoints_4_15_V_address0,
        superpoints_4_15_V_ce0 => grp_getParallelograms_fu_1936_superpoints_4_15_V_ce0,
        superpoints_4_15_V_q0 => patch_buffer_4_15_q0,
        superpoints_V_offset => grp_getParallelograms_fu_1936_superpoints_V_offset,
        pSlope_0_V_address0 => grp_getParallelograms_fu_1936_pSlope_0_V_address0,
        pSlope_0_V_ce0 => grp_getParallelograms_fu_1936_pSlope_0_V_ce0,
        pSlope_0_V_we0 => grp_getParallelograms_fu_1936_pSlope_0_V_we0,
        pSlope_0_V_d0 => grp_getParallelograms_fu_1936_pSlope_0_V_d0,
        pSlope_1_V_address0 => grp_getParallelograms_fu_1936_pSlope_1_V_address0,
        pSlope_1_V_ce0 => grp_getParallelograms_fu_1936_pSlope_1_V_ce0,
        pSlope_1_V_we0 => grp_getParallelograms_fu_1936_pSlope_1_V_we0,
        pSlope_1_V_d0 => grp_getParallelograms_fu_1936_pSlope_1_V_d0,
        pSlope_2_V_address0 => grp_getParallelograms_fu_1936_pSlope_2_V_address0,
        pSlope_2_V_ce0 => grp_getParallelograms_fu_1936_pSlope_2_V_ce0,
        pSlope_2_V_we0 => grp_getParallelograms_fu_1936_pSlope_2_V_we0,
        pSlope_2_V_d0 => grp_getParallelograms_fu_1936_pSlope_2_V_d0,
        pSlope_3_V_address0 => grp_getParallelograms_fu_1936_pSlope_3_V_address0,
        pSlope_3_V_ce0 => grp_getParallelograms_fu_1936_pSlope_3_V_ce0,
        pSlope_3_V_we0 => grp_getParallelograms_fu_1936_pSlope_3_V_we0,
        pSlope_3_V_d0 => grp_getParallelograms_fu_1936_pSlope_3_V_d0,
        pSlope_V_offset => grp_getParallelograms_fu_1936_pSlope_V_offset,
        shadow_bottomL_jR_0_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_address0,
        shadow_bottomL_jR_0_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_ce0,
        shadow_bottomL_jR_0_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_we0,
        shadow_bottomL_jR_0_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_d0,
        shadow_bottomL_jR_1_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_address0,
        shadow_bottomL_jR_1_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_ce0,
        shadow_bottomL_jR_1_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_we0,
        shadow_bottomL_jR_1_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_d0,
        shadow_bottomL_jR_2_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_address0,
        shadow_bottomL_jR_2_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_ce0,
        shadow_bottomL_jR_2_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_we0,
        shadow_bottomL_jR_2_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_d0,
        shadow_bottomL_jR_3_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_address0,
        shadow_bottomL_jR_3_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_ce0,
        shadow_bottomL_jR_3_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_we0,
        shadow_bottomL_jR_3_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_d0,
        shadow_bottomL_jR_V_offset => grp_getParallelograms_fu_1936_shadow_bottomL_jR_V_offset,
        shadow_bottomR_jR_0_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_address0,
        shadow_bottomR_jR_0_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_ce0,
        shadow_bottomR_jR_0_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_we0,
        shadow_bottomR_jR_0_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_d0,
        shadow_bottomR_jR_1_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_address0,
        shadow_bottomR_jR_1_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_ce0,
        shadow_bottomR_jR_1_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_we0,
        shadow_bottomR_jR_1_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_d0,
        shadow_bottomR_jR_2_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_address0,
        shadow_bottomR_jR_2_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_ce0,
        shadow_bottomR_jR_2_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_we0,
        shadow_bottomR_jR_2_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_d0,
        shadow_bottomR_jR_3_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_address0,
        shadow_bottomR_jR_3_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_ce0,
        shadow_bottomR_jR_3_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_we0,
        shadow_bottomR_jR_3_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_d0,
        shadow_bottomR_jR_V_offset => grp_getParallelograms_fu_1936_shadow_bottomR_jR_V_offset,
        shadow_bottomL_jL_0_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_address0,
        shadow_bottomL_jL_0_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_ce0,
        shadow_bottomL_jL_0_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_we0,
        shadow_bottomL_jL_0_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_d0,
        shadow_bottomL_jL_1_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_address0,
        shadow_bottomL_jL_1_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_ce0,
        shadow_bottomL_jL_1_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_we0,
        shadow_bottomL_jL_1_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_d0,
        shadow_bottomL_jL_2_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_address0,
        shadow_bottomL_jL_2_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_ce0,
        shadow_bottomL_jL_2_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_we0,
        shadow_bottomL_jL_2_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_d0,
        shadow_bottomL_jL_3_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_address0,
        shadow_bottomL_jL_3_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_ce0,
        shadow_bottomL_jL_3_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_we0,
        shadow_bottomL_jL_3_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_d0,
        shadow_bottomL_jL_V_offset => grp_getParallelograms_fu_1936_shadow_bottomL_jL_V_offset,
        shadow_bottomR_jL_0_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_address0,
        shadow_bottomR_jL_0_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_ce0,
        shadow_bottomR_jL_0_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_we0,
        shadow_bottomR_jL_0_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_d0,
        shadow_bottomR_jL_1_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_address0,
        shadow_bottomR_jL_1_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_ce0,
        shadow_bottomR_jL_1_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_we0,
        shadow_bottomR_jL_1_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_d0,
        shadow_bottomR_jL_2_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_address0,
        shadow_bottomR_jL_2_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_ce0,
        shadow_bottomR_jL_2_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_we0,
        shadow_bottomR_jL_2_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_d0,
        shadow_bottomR_jL_3_V_address0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_address0,
        shadow_bottomR_jL_3_V_ce0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_ce0,
        shadow_bottomR_jL_3_V_we0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_we0,
        shadow_bottomR_jL_3_V_d0 => grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_d0,
        shadow_bottomR_jL_V_offset => grp_getParallelograms_fu_1936_shadow_bottomR_jL_V_offset,
        z1_min_0_V_address0 => grp_getParallelograms_fu_1936_z1_min_0_V_address0,
        z1_min_0_V_ce0 => grp_getParallelograms_fu_1936_z1_min_0_V_ce0,
        z1_min_0_V_we0 => grp_getParallelograms_fu_1936_z1_min_0_V_we0,
        z1_min_0_V_d0 => grp_getParallelograms_fu_1936_z1_min_0_V_d0,
        z1_min_1_V_address0 => grp_getParallelograms_fu_1936_z1_min_1_V_address0,
        z1_min_1_V_ce0 => grp_getParallelograms_fu_1936_z1_min_1_V_ce0,
        z1_min_1_V_we0 => grp_getParallelograms_fu_1936_z1_min_1_V_we0,
        z1_min_1_V_d0 => grp_getParallelograms_fu_1936_z1_min_1_V_d0,
        z1_min_2_V_address0 => grp_getParallelograms_fu_1936_z1_min_2_V_address0,
        z1_min_2_V_ce0 => grp_getParallelograms_fu_1936_z1_min_2_V_ce0,
        z1_min_2_V_we0 => grp_getParallelograms_fu_1936_z1_min_2_V_we0,
        z1_min_2_V_d0 => grp_getParallelograms_fu_1936_z1_min_2_V_d0,
        z1_min_3_V_address0 => grp_getParallelograms_fu_1936_z1_min_3_V_address0,
        z1_min_3_V_ce0 => grp_getParallelograms_fu_1936_z1_min_3_V_ce0,
        z1_min_3_V_we0 => grp_getParallelograms_fu_1936_z1_min_3_V_we0,
        z1_min_3_V_d0 => grp_getParallelograms_fu_1936_z1_min_3_V_d0,
        z1_min_V_offset => grp_getParallelograms_fu_1936_z1_min_V_offset,
        z1_max_0_V_address0 => grp_getParallelograms_fu_1936_z1_max_0_V_address0,
        z1_max_0_V_ce0 => grp_getParallelograms_fu_1936_z1_max_0_V_ce0,
        z1_max_0_V_we0 => grp_getParallelograms_fu_1936_z1_max_0_V_we0,
        z1_max_0_V_d0 => grp_getParallelograms_fu_1936_z1_max_0_V_d0,
        z1_max_1_V_address0 => grp_getParallelograms_fu_1936_z1_max_1_V_address0,
        z1_max_1_V_ce0 => grp_getParallelograms_fu_1936_z1_max_1_V_ce0,
        z1_max_1_V_we0 => grp_getParallelograms_fu_1936_z1_max_1_V_we0,
        z1_max_1_V_d0 => grp_getParallelograms_fu_1936_z1_max_1_V_d0,
        z1_max_2_V_address0 => grp_getParallelograms_fu_1936_z1_max_2_V_address0,
        z1_max_2_V_ce0 => grp_getParallelograms_fu_1936_z1_max_2_V_ce0,
        z1_max_2_V_we0 => grp_getParallelograms_fu_1936_z1_max_2_V_we0,
        z1_max_2_V_d0 => grp_getParallelograms_fu_1936_z1_max_2_V_d0,
        z1_max_3_V_address0 => grp_getParallelograms_fu_1936_z1_max_3_V_address0,
        z1_max_3_V_ce0 => grp_getParallelograms_fu_1936_z1_max_3_V_ce0,
        z1_max_3_V_we0 => grp_getParallelograms_fu_1936_z1_max_3_V_we0,
        z1_max_3_V_d0 => grp_getParallelograms_fu_1936_z1_max_3_V_d0,
        z1_max_V_offset => grp_getParallelograms_fu_1936_z1_max_V_offset);

    grp_getShadows_fu_2166 : component system_top_getShadows
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getShadows_fu_2166_ap_start,
        ap_done => grp_getShadows_fu_2166_ap_done,
        ap_idle => grp_getShadows_fu_2166_ap_idle,
        ap_ready => grp_getShadows_fu_2166_ap_ready,
        zTopMin => reg_3024,
        zTopMax => z_top_max_V_1_reg_1520,
        patch_0_0_address0 => grp_getShadows_fu_2166_patch_0_0_address0,
        patch_0_0_ce0 => grp_getShadows_fu_2166_patch_0_0_ce0,
        patch_0_0_q0 => patch_buffer_0_0_q0,
        patch_0_1_address0 => grp_getShadows_fu_2166_patch_0_1_address0,
        patch_0_1_ce0 => grp_getShadows_fu_2166_patch_0_1_ce0,
        patch_0_1_q0 => patch_buffer_0_1_q0,
        patch_0_2_address0 => grp_getShadows_fu_2166_patch_0_2_address0,
        patch_0_2_ce0 => grp_getShadows_fu_2166_patch_0_2_ce0,
        patch_0_2_q0 => patch_buffer_0_2_q0,
        patch_0_3_address0 => grp_getShadows_fu_2166_patch_0_3_address0,
        patch_0_3_ce0 => grp_getShadows_fu_2166_patch_0_3_ce0,
        patch_0_3_q0 => patch_buffer_0_3_q0,
        patch_0_4_address0 => grp_getShadows_fu_2166_patch_0_4_address0,
        patch_0_4_ce0 => grp_getShadows_fu_2166_patch_0_4_ce0,
        patch_0_4_q0 => patch_buffer_0_4_q0,
        patch_0_5_address0 => grp_getShadows_fu_2166_patch_0_5_address0,
        patch_0_5_ce0 => grp_getShadows_fu_2166_patch_0_5_ce0,
        patch_0_5_q0 => patch_buffer_0_5_q0,
        patch_0_6_address0 => grp_getShadows_fu_2166_patch_0_6_address0,
        patch_0_6_ce0 => grp_getShadows_fu_2166_patch_0_6_ce0,
        patch_0_6_q0 => patch_buffer_0_6_q0,
        patch_0_7_address0 => grp_getShadows_fu_2166_patch_0_7_address0,
        patch_0_7_ce0 => grp_getShadows_fu_2166_patch_0_7_ce0,
        patch_0_7_q0 => patch_buffer_0_7_q0,
        patch_0_8_address0 => grp_getShadows_fu_2166_patch_0_8_address0,
        patch_0_8_ce0 => grp_getShadows_fu_2166_patch_0_8_ce0,
        patch_0_8_q0 => patch_buffer_0_8_q0,
        patch_0_9_address0 => grp_getShadows_fu_2166_patch_0_9_address0,
        patch_0_9_ce0 => grp_getShadows_fu_2166_patch_0_9_ce0,
        patch_0_9_q0 => patch_buffer_0_9_q0,
        patch_0_10_address0 => grp_getShadows_fu_2166_patch_0_10_address0,
        patch_0_10_ce0 => grp_getShadows_fu_2166_patch_0_10_ce0,
        patch_0_10_q0 => patch_buffer_0_10_q0,
        patch_0_11_address0 => grp_getShadows_fu_2166_patch_0_11_address0,
        patch_0_11_ce0 => grp_getShadows_fu_2166_patch_0_11_ce0,
        patch_0_11_q0 => patch_buffer_0_11_q0,
        patch_0_12_address0 => grp_getShadows_fu_2166_patch_0_12_address0,
        patch_0_12_ce0 => grp_getShadows_fu_2166_patch_0_12_ce0,
        patch_0_12_q0 => patch_buffer_0_12_q0,
        patch_0_13_address0 => grp_getShadows_fu_2166_patch_0_13_address0,
        patch_0_13_ce0 => grp_getShadows_fu_2166_patch_0_13_ce0,
        patch_0_13_q0 => patch_buffer_0_13_q0,
        patch_0_14_address0 => grp_getShadows_fu_2166_patch_0_14_address0,
        patch_0_14_ce0 => grp_getShadows_fu_2166_patch_0_14_ce0,
        patch_0_14_q0 => patch_buffer_0_14_q0,
        patch_0_15_address0 => grp_getShadows_fu_2166_patch_0_15_address0,
        patch_0_15_ce0 => grp_getShadows_fu_2166_patch_0_15_ce0,
        patch_0_15_q0 => patch_buffer_0_15_q0,
        patch_1_0_address0 => grp_getShadows_fu_2166_patch_1_0_address0,
        patch_1_0_ce0 => grp_getShadows_fu_2166_patch_1_0_ce0,
        patch_1_0_q0 => patch_buffer_1_0_q0,
        patch_1_1_address0 => grp_getShadows_fu_2166_patch_1_1_address0,
        patch_1_1_ce0 => grp_getShadows_fu_2166_patch_1_1_ce0,
        patch_1_1_q0 => patch_buffer_1_1_q0,
        patch_1_2_address0 => grp_getShadows_fu_2166_patch_1_2_address0,
        patch_1_2_ce0 => grp_getShadows_fu_2166_patch_1_2_ce0,
        patch_1_2_q0 => patch_buffer_1_2_q0,
        patch_1_3_address0 => grp_getShadows_fu_2166_patch_1_3_address0,
        patch_1_3_ce0 => grp_getShadows_fu_2166_patch_1_3_ce0,
        patch_1_3_q0 => patch_buffer_1_3_q0,
        patch_1_4_address0 => grp_getShadows_fu_2166_patch_1_4_address0,
        patch_1_4_ce0 => grp_getShadows_fu_2166_patch_1_4_ce0,
        patch_1_4_q0 => patch_buffer_1_4_q0,
        patch_1_5_address0 => grp_getShadows_fu_2166_patch_1_5_address0,
        patch_1_5_ce0 => grp_getShadows_fu_2166_patch_1_5_ce0,
        patch_1_5_q0 => patch_buffer_1_5_q0,
        patch_1_6_address0 => grp_getShadows_fu_2166_patch_1_6_address0,
        patch_1_6_ce0 => grp_getShadows_fu_2166_patch_1_6_ce0,
        patch_1_6_q0 => patch_buffer_1_6_q0,
        patch_1_7_address0 => grp_getShadows_fu_2166_patch_1_7_address0,
        patch_1_7_ce0 => grp_getShadows_fu_2166_patch_1_7_ce0,
        patch_1_7_q0 => patch_buffer_1_7_q0,
        patch_1_8_address0 => grp_getShadows_fu_2166_patch_1_8_address0,
        patch_1_8_ce0 => grp_getShadows_fu_2166_patch_1_8_ce0,
        patch_1_8_q0 => patch_buffer_1_8_q0,
        patch_1_9_address0 => grp_getShadows_fu_2166_patch_1_9_address0,
        patch_1_9_ce0 => grp_getShadows_fu_2166_patch_1_9_ce0,
        patch_1_9_q0 => patch_buffer_1_9_q0,
        patch_1_10_address0 => grp_getShadows_fu_2166_patch_1_10_address0,
        patch_1_10_ce0 => grp_getShadows_fu_2166_patch_1_10_ce0,
        patch_1_10_q0 => patch_buffer_1_10_q0,
        patch_1_11_address0 => grp_getShadows_fu_2166_patch_1_11_address0,
        patch_1_11_ce0 => grp_getShadows_fu_2166_patch_1_11_ce0,
        patch_1_11_q0 => patch_buffer_1_11_q0,
        patch_1_12_address0 => grp_getShadows_fu_2166_patch_1_12_address0,
        patch_1_12_ce0 => grp_getShadows_fu_2166_patch_1_12_ce0,
        patch_1_12_q0 => patch_buffer_1_12_q0,
        patch_1_13_address0 => grp_getShadows_fu_2166_patch_1_13_address0,
        patch_1_13_ce0 => grp_getShadows_fu_2166_patch_1_13_ce0,
        patch_1_13_q0 => patch_buffer_1_13_q0,
        patch_1_14_address0 => grp_getShadows_fu_2166_patch_1_14_address0,
        patch_1_14_ce0 => grp_getShadows_fu_2166_patch_1_14_ce0,
        patch_1_14_q0 => patch_buffer_1_14_q0,
        patch_1_15_address0 => grp_getShadows_fu_2166_patch_1_15_address0,
        patch_1_15_ce0 => grp_getShadows_fu_2166_patch_1_15_ce0,
        patch_1_15_q0 => patch_buffer_1_15_q0,
        patch_2_0_address0 => grp_getShadows_fu_2166_patch_2_0_address0,
        patch_2_0_ce0 => grp_getShadows_fu_2166_patch_2_0_ce0,
        patch_2_0_q0 => patch_buffer_2_0_q0,
        patch_2_1_address0 => grp_getShadows_fu_2166_patch_2_1_address0,
        patch_2_1_ce0 => grp_getShadows_fu_2166_patch_2_1_ce0,
        patch_2_1_q0 => patch_buffer_2_1_q0,
        patch_2_2_address0 => grp_getShadows_fu_2166_patch_2_2_address0,
        patch_2_2_ce0 => grp_getShadows_fu_2166_patch_2_2_ce0,
        patch_2_2_q0 => patch_buffer_2_2_q0,
        patch_2_3_address0 => grp_getShadows_fu_2166_patch_2_3_address0,
        patch_2_3_ce0 => grp_getShadows_fu_2166_patch_2_3_ce0,
        patch_2_3_q0 => patch_buffer_2_3_q0,
        patch_2_4_address0 => grp_getShadows_fu_2166_patch_2_4_address0,
        patch_2_4_ce0 => grp_getShadows_fu_2166_patch_2_4_ce0,
        patch_2_4_q0 => patch_buffer_2_4_q0,
        patch_2_5_address0 => grp_getShadows_fu_2166_patch_2_5_address0,
        patch_2_5_ce0 => grp_getShadows_fu_2166_patch_2_5_ce0,
        patch_2_5_q0 => patch_buffer_2_5_q0,
        patch_2_6_address0 => grp_getShadows_fu_2166_patch_2_6_address0,
        patch_2_6_ce0 => grp_getShadows_fu_2166_patch_2_6_ce0,
        patch_2_6_q0 => patch_buffer_2_6_q0,
        patch_2_7_address0 => grp_getShadows_fu_2166_patch_2_7_address0,
        patch_2_7_ce0 => grp_getShadows_fu_2166_patch_2_7_ce0,
        patch_2_7_q0 => patch_buffer_2_7_q0,
        patch_2_8_address0 => grp_getShadows_fu_2166_patch_2_8_address0,
        patch_2_8_ce0 => grp_getShadows_fu_2166_patch_2_8_ce0,
        patch_2_8_q0 => patch_buffer_2_8_q0,
        patch_2_9_address0 => grp_getShadows_fu_2166_patch_2_9_address0,
        patch_2_9_ce0 => grp_getShadows_fu_2166_patch_2_9_ce0,
        patch_2_9_q0 => patch_buffer_2_9_q0,
        patch_2_10_address0 => grp_getShadows_fu_2166_patch_2_10_address0,
        patch_2_10_ce0 => grp_getShadows_fu_2166_patch_2_10_ce0,
        patch_2_10_q0 => patch_buffer_2_10_q0,
        patch_2_11_address0 => grp_getShadows_fu_2166_patch_2_11_address0,
        patch_2_11_ce0 => grp_getShadows_fu_2166_patch_2_11_ce0,
        patch_2_11_q0 => patch_buffer_2_11_q0,
        patch_2_12_address0 => grp_getShadows_fu_2166_patch_2_12_address0,
        patch_2_12_ce0 => grp_getShadows_fu_2166_patch_2_12_ce0,
        patch_2_12_q0 => patch_buffer_2_12_q0,
        patch_2_13_address0 => grp_getShadows_fu_2166_patch_2_13_address0,
        patch_2_13_ce0 => grp_getShadows_fu_2166_patch_2_13_ce0,
        patch_2_13_q0 => patch_buffer_2_13_q0,
        patch_2_14_address0 => grp_getShadows_fu_2166_patch_2_14_address0,
        patch_2_14_ce0 => grp_getShadows_fu_2166_patch_2_14_ce0,
        patch_2_14_q0 => patch_buffer_2_14_q0,
        patch_2_15_address0 => grp_getShadows_fu_2166_patch_2_15_address0,
        patch_2_15_ce0 => grp_getShadows_fu_2166_patch_2_15_ce0,
        patch_2_15_q0 => patch_buffer_2_15_q0,
        patch_3_0_address0 => grp_getShadows_fu_2166_patch_3_0_address0,
        patch_3_0_ce0 => grp_getShadows_fu_2166_patch_3_0_ce0,
        patch_3_0_q0 => patch_buffer_3_0_q0,
        patch_3_1_address0 => grp_getShadows_fu_2166_patch_3_1_address0,
        patch_3_1_ce0 => grp_getShadows_fu_2166_patch_3_1_ce0,
        patch_3_1_q0 => patch_buffer_3_1_q0,
        patch_3_2_address0 => grp_getShadows_fu_2166_patch_3_2_address0,
        patch_3_2_ce0 => grp_getShadows_fu_2166_patch_3_2_ce0,
        patch_3_2_q0 => patch_buffer_3_2_q0,
        patch_3_3_address0 => grp_getShadows_fu_2166_patch_3_3_address0,
        patch_3_3_ce0 => grp_getShadows_fu_2166_patch_3_3_ce0,
        patch_3_3_q0 => patch_buffer_3_3_q0,
        patch_3_4_address0 => grp_getShadows_fu_2166_patch_3_4_address0,
        patch_3_4_ce0 => grp_getShadows_fu_2166_patch_3_4_ce0,
        patch_3_4_q0 => patch_buffer_3_4_q0,
        patch_3_5_address0 => grp_getShadows_fu_2166_patch_3_5_address0,
        patch_3_5_ce0 => grp_getShadows_fu_2166_patch_3_5_ce0,
        patch_3_5_q0 => patch_buffer_3_5_q0,
        patch_3_6_address0 => grp_getShadows_fu_2166_patch_3_6_address0,
        patch_3_6_ce0 => grp_getShadows_fu_2166_patch_3_6_ce0,
        patch_3_6_q0 => patch_buffer_3_6_q0,
        patch_3_7_address0 => grp_getShadows_fu_2166_patch_3_7_address0,
        patch_3_7_ce0 => grp_getShadows_fu_2166_patch_3_7_ce0,
        patch_3_7_q0 => patch_buffer_3_7_q0,
        patch_3_8_address0 => grp_getShadows_fu_2166_patch_3_8_address0,
        patch_3_8_ce0 => grp_getShadows_fu_2166_patch_3_8_ce0,
        patch_3_8_q0 => patch_buffer_3_8_q0,
        patch_3_9_address0 => grp_getShadows_fu_2166_patch_3_9_address0,
        patch_3_9_ce0 => grp_getShadows_fu_2166_patch_3_9_ce0,
        patch_3_9_q0 => patch_buffer_3_9_q0,
        patch_3_10_address0 => grp_getShadows_fu_2166_patch_3_10_address0,
        patch_3_10_ce0 => grp_getShadows_fu_2166_patch_3_10_ce0,
        patch_3_10_q0 => patch_buffer_3_10_q0,
        patch_3_11_address0 => grp_getShadows_fu_2166_patch_3_11_address0,
        patch_3_11_ce0 => grp_getShadows_fu_2166_patch_3_11_ce0,
        patch_3_11_q0 => patch_buffer_3_11_q0,
        patch_3_12_address0 => grp_getShadows_fu_2166_patch_3_12_address0,
        patch_3_12_ce0 => grp_getShadows_fu_2166_patch_3_12_ce0,
        patch_3_12_q0 => patch_buffer_3_12_q0,
        patch_3_13_address0 => grp_getShadows_fu_2166_patch_3_13_address0,
        patch_3_13_ce0 => grp_getShadows_fu_2166_patch_3_13_ce0,
        patch_3_13_q0 => patch_buffer_3_13_q0,
        patch_3_14_address0 => grp_getShadows_fu_2166_patch_3_14_address0,
        patch_3_14_ce0 => grp_getShadows_fu_2166_patch_3_14_ce0,
        patch_3_14_q0 => patch_buffer_3_14_q0,
        patch_3_15_address0 => grp_getShadows_fu_2166_patch_3_15_address0,
        patch_3_15_ce0 => grp_getShadows_fu_2166_patch_3_15_ce0,
        patch_3_15_q0 => patch_buffer_3_15_q0,
        patch_offset => grp_getShadows_fu_2166_patch_offset,
        ap_return_0 => grp_getShadows_fu_2166_ap_return_0,
        ap_return_1 => grp_getShadows_fu_2166_ap_return_1,
        ap_return_2 => grp_getShadows_fu_2166_ap_return_2,
        ap_return_3 => grp_getShadows_fu_2166_ap_return_3);

    grp_makePatch_alignedToLine_fu_2304 : component system_top_makePatch_alignedToLine
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_makePatch_alignedToLine_fu_2304_ap_start,
        ap_done => grp_makePatch_alignedToLine_fu_2304_ap_done,
        ap_idle => grp_makePatch_alignedToLine_fu_2304_ap_idle,
        ap_ready => grp_makePatch_alignedToLine_fu_2304_ap_ready,
        points_address0 => grp_makePatch_alignedToLine_fu_2304_points_address0,
        points_ce0 => grp_makePatch_alignedToLine_fu_2304_points_ce0,
        points_q0 => points_q0,
        points_address1 => grp_makePatch_alignedToLine_fu_2304_points_address1,
        points_ce1 => grp_makePatch_alignedToLine_fu_2304_points_ce1,
        points_q1 => points_q1,
        num_points_address0 => grp_makePatch_alignedToLine_fu_2304_num_points_address0,
        num_points_ce0 => grp_makePatch_alignedToLine_fu_2304_num_points_ce0,
        num_points_q0 => num_points_q0,
        num_points_address1 => grp_makePatch_alignedToLine_fu_2304_num_points_address1,
        num_points_ce1 => grp_makePatch_alignedToLine_fu_2304_num_points_ce1,
        num_points_q1 => num_points_q1,
        patch_stream_V_din => grp_makePatch_alignedToLine_fu_2304_patch_stream_V_din,
        patch_stream_V_full_n => patch_stream_V_full_n,
        patch_stream_V_write => grp_makePatch_alignedToLine_fu_2304_patch_stream_V_write,
        p_read => grp_makePatch_alignedToLine_fu_2304_p_read,
        z_top => grp_makePatch_alignedToLine_fu_2304_z_top,
        leftRight => grp_makePatch_alignedToLine_fu_2304_leftRight,
        patch_buffer_0_0_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_address0,
        patch_buffer_0_0_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_ce0,
        patch_buffer_0_0_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_we0,
        patch_buffer_0_0_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_d0,
        patch_buffer_0_0_q0 => patch_buffer_0_0_q0,
        patch_buffer_0_1_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_address0,
        patch_buffer_0_1_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_ce0,
        patch_buffer_0_1_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_we0,
        patch_buffer_0_1_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_d0,
        patch_buffer_0_1_q0 => patch_buffer_0_1_q0,
        patch_buffer_0_2_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_address0,
        patch_buffer_0_2_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_ce0,
        patch_buffer_0_2_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_we0,
        patch_buffer_0_2_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_d0,
        patch_buffer_0_2_q0 => patch_buffer_0_2_q0,
        patch_buffer_0_3_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_address0,
        patch_buffer_0_3_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_ce0,
        patch_buffer_0_3_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_we0,
        patch_buffer_0_3_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_d0,
        patch_buffer_0_3_q0 => patch_buffer_0_3_q0,
        patch_buffer_0_4_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_address0,
        patch_buffer_0_4_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_ce0,
        patch_buffer_0_4_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_we0,
        patch_buffer_0_4_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_d0,
        patch_buffer_0_4_q0 => patch_buffer_0_4_q0,
        patch_buffer_0_5_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_address0,
        patch_buffer_0_5_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_ce0,
        patch_buffer_0_5_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_we0,
        patch_buffer_0_5_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_d0,
        patch_buffer_0_5_q0 => patch_buffer_0_5_q0,
        patch_buffer_0_6_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_address0,
        patch_buffer_0_6_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_ce0,
        patch_buffer_0_6_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_we0,
        patch_buffer_0_6_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_d0,
        patch_buffer_0_6_q0 => patch_buffer_0_6_q0,
        patch_buffer_0_7_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_address0,
        patch_buffer_0_7_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_ce0,
        patch_buffer_0_7_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_we0,
        patch_buffer_0_7_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_d0,
        patch_buffer_0_7_q0 => patch_buffer_0_7_q0,
        patch_buffer_0_8_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_address0,
        patch_buffer_0_8_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_ce0,
        patch_buffer_0_8_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_we0,
        patch_buffer_0_8_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_d0,
        patch_buffer_0_8_q0 => patch_buffer_0_8_q0,
        patch_buffer_0_9_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_address0,
        patch_buffer_0_9_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_ce0,
        patch_buffer_0_9_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_we0,
        patch_buffer_0_9_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_d0,
        patch_buffer_0_9_q0 => patch_buffer_0_9_q0,
        patch_buffer_0_10_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_address0,
        patch_buffer_0_10_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_ce0,
        patch_buffer_0_10_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_we0,
        patch_buffer_0_10_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_d0,
        patch_buffer_0_10_q0 => patch_buffer_0_10_q0,
        patch_buffer_0_11_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_address0,
        patch_buffer_0_11_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_ce0,
        patch_buffer_0_11_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_we0,
        patch_buffer_0_11_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_d0,
        patch_buffer_0_11_q0 => patch_buffer_0_11_q0,
        patch_buffer_0_12_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_address0,
        patch_buffer_0_12_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_ce0,
        patch_buffer_0_12_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_we0,
        patch_buffer_0_12_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_d0,
        patch_buffer_0_12_q0 => patch_buffer_0_12_q0,
        patch_buffer_0_13_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_address0,
        patch_buffer_0_13_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_ce0,
        patch_buffer_0_13_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_we0,
        patch_buffer_0_13_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_d0,
        patch_buffer_0_13_q0 => patch_buffer_0_13_q0,
        patch_buffer_0_14_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_address0,
        patch_buffer_0_14_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_ce0,
        patch_buffer_0_14_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_we0,
        patch_buffer_0_14_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_d0,
        patch_buffer_0_14_q0 => patch_buffer_0_14_q0,
        patch_buffer_0_15_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_address0,
        patch_buffer_0_15_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_ce0,
        patch_buffer_0_15_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_we0,
        patch_buffer_0_15_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_d0,
        patch_buffer_0_15_q0 => patch_buffer_0_15_q0,
        patch_buffer_1_0_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_address0,
        patch_buffer_1_0_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_ce0,
        patch_buffer_1_0_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_we0,
        patch_buffer_1_0_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_d0,
        patch_buffer_1_0_q0 => patch_buffer_1_0_q0,
        patch_buffer_1_1_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_address0,
        patch_buffer_1_1_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_ce0,
        patch_buffer_1_1_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_we0,
        patch_buffer_1_1_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_d0,
        patch_buffer_1_1_q0 => patch_buffer_1_1_q0,
        patch_buffer_1_2_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_address0,
        patch_buffer_1_2_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_ce0,
        patch_buffer_1_2_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_we0,
        patch_buffer_1_2_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_d0,
        patch_buffer_1_2_q0 => patch_buffer_1_2_q0,
        patch_buffer_1_3_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_address0,
        patch_buffer_1_3_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_ce0,
        patch_buffer_1_3_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_we0,
        patch_buffer_1_3_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_d0,
        patch_buffer_1_3_q0 => patch_buffer_1_3_q0,
        patch_buffer_1_4_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_address0,
        patch_buffer_1_4_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_ce0,
        patch_buffer_1_4_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_we0,
        patch_buffer_1_4_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_d0,
        patch_buffer_1_4_q0 => patch_buffer_1_4_q0,
        patch_buffer_1_5_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_address0,
        patch_buffer_1_5_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_ce0,
        patch_buffer_1_5_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_we0,
        patch_buffer_1_5_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_d0,
        patch_buffer_1_5_q0 => patch_buffer_1_5_q0,
        patch_buffer_1_6_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_address0,
        patch_buffer_1_6_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_ce0,
        patch_buffer_1_6_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_we0,
        patch_buffer_1_6_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_d0,
        patch_buffer_1_6_q0 => patch_buffer_1_6_q0,
        patch_buffer_1_7_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_address0,
        patch_buffer_1_7_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_ce0,
        patch_buffer_1_7_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_we0,
        patch_buffer_1_7_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_d0,
        patch_buffer_1_7_q0 => patch_buffer_1_7_q0,
        patch_buffer_1_8_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_address0,
        patch_buffer_1_8_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_ce0,
        patch_buffer_1_8_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_we0,
        patch_buffer_1_8_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_d0,
        patch_buffer_1_8_q0 => patch_buffer_1_8_q0,
        patch_buffer_1_9_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_address0,
        patch_buffer_1_9_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_ce0,
        patch_buffer_1_9_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_we0,
        patch_buffer_1_9_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_d0,
        patch_buffer_1_9_q0 => patch_buffer_1_9_q0,
        patch_buffer_1_10_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_address0,
        patch_buffer_1_10_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_ce0,
        patch_buffer_1_10_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_we0,
        patch_buffer_1_10_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_d0,
        patch_buffer_1_10_q0 => patch_buffer_1_10_q0,
        patch_buffer_1_11_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_address0,
        patch_buffer_1_11_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_ce0,
        patch_buffer_1_11_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_we0,
        patch_buffer_1_11_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_d0,
        patch_buffer_1_11_q0 => patch_buffer_1_11_q0,
        patch_buffer_1_12_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_address0,
        patch_buffer_1_12_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_ce0,
        patch_buffer_1_12_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_we0,
        patch_buffer_1_12_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_d0,
        patch_buffer_1_12_q0 => patch_buffer_1_12_q0,
        patch_buffer_1_13_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_address0,
        patch_buffer_1_13_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_ce0,
        patch_buffer_1_13_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_we0,
        patch_buffer_1_13_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_d0,
        patch_buffer_1_13_q0 => patch_buffer_1_13_q0,
        patch_buffer_1_14_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_address0,
        patch_buffer_1_14_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_ce0,
        patch_buffer_1_14_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_we0,
        patch_buffer_1_14_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_d0,
        patch_buffer_1_14_q0 => patch_buffer_1_14_q0,
        patch_buffer_1_15_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_address0,
        patch_buffer_1_15_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_ce0,
        patch_buffer_1_15_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_we0,
        patch_buffer_1_15_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_d0,
        patch_buffer_1_15_q0 => patch_buffer_1_15_q0,
        patch_buffer_2_0_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_address0,
        patch_buffer_2_0_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_ce0,
        patch_buffer_2_0_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_we0,
        patch_buffer_2_0_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_d0,
        patch_buffer_2_0_q0 => patch_buffer_2_0_q0,
        patch_buffer_2_1_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_address0,
        patch_buffer_2_1_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_ce0,
        patch_buffer_2_1_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_we0,
        patch_buffer_2_1_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_d0,
        patch_buffer_2_1_q0 => patch_buffer_2_1_q0,
        patch_buffer_2_2_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_address0,
        patch_buffer_2_2_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_ce0,
        patch_buffer_2_2_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_we0,
        patch_buffer_2_2_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_d0,
        patch_buffer_2_2_q0 => patch_buffer_2_2_q0,
        patch_buffer_2_3_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_address0,
        patch_buffer_2_3_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_ce0,
        patch_buffer_2_3_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_we0,
        patch_buffer_2_3_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_d0,
        patch_buffer_2_3_q0 => patch_buffer_2_3_q0,
        patch_buffer_2_4_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_address0,
        patch_buffer_2_4_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_ce0,
        patch_buffer_2_4_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_we0,
        patch_buffer_2_4_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_d0,
        patch_buffer_2_4_q0 => patch_buffer_2_4_q0,
        patch_buffer_2_5_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_address0,
        patch_buffer_2_5_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_ce0,
        patch_buffer_2_5_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_we0,
        patch_buffer_2_5_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_d0,
        patch_buffer_2_5_q0 => patch_buffer_2_5_q0,
        patch_buffer_2_6_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_address0,
        patch_buffer_2_6_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_ce0,
        patch_buffer_2_6_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_we0,
        patch_buffer_2_6_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_d0,
        patch_buffer_2_6_q0 => patch_buffer_2_6_q0,
        patch_buffer_2_7_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_address0,
        patch_buffer_2_7_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_ce0,
        patch_buffer_2_7_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_we0,
        patch_buffer_2_7_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_d0,
        patch_buffer_2_7_q0 => patch_buffer_2_7_q0,
        patch_buffer_2_8_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_address0,
        patch_buffer_2_8_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_ce0,
        patch_buffer_2_8_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_we0,
        patch_buffer_2_8_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_d0,
        patch_buffer_2_8_q0 => patch_buffer_2_8_q0,
        patch_buffer_2_9_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_address0,
        patch_buffer_2_9_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_ce0,
        patch_buffer_2_9_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_we0,
        patch_buffer_2_9_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_d0,
        patch_buffer_2_9_q0 => patch_buffer_2_9_q0,
        patch_buffer_2_10_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_address0,
        patch_buffer_2_10_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_ce0,
        patch_buffer_2_10_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_we0,
        patch_buffer_2_10_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_d0,
        patch_buffer_2_10_q0 => patch_buffer_2_10_q0,
        patch_buffer_2_11_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_address0,
        patch_buffer_2_11_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_ce0,
        patch_buffer_2_11_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_we0,
        patch_buffer_2_11_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_d0,
        patch_buffer_2_11_q0 => patch_buffer_2_11_q0,
        patch_buffer_2_12_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_address0,
        patch_buffer_2_12_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_ce0,
        patch_buffer_2_12_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_we0,
        patch_buffer_2_12_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_d0,
        patch_buffer_2_12_q0 => patch_buffer_2_12_q0,
        patch_buffer_2_13_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_address0,
        patch_buffer_2_13_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_ce0,
        patch_buffer_2_13_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_we0,
        patch_buffer_2_13_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_d0,
        patch_buffer_2_13_q0 => patch_buffer_2_13_q0,
        patch_buffer_2_14_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_address0,
        patch_buffer_2_14_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_ce0,
        patch_buffer_2_14_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_we0,
        patch_buffer_2_14_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_d0,
        patch_buffer_2_14_q0 => patch_buffer_2_14_q0,
        patch_buffer_2_15_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_address0,
        patch_buffer_2_15_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_ce0,
        patch_buffer_2_15_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_we0,
        patch_buffer_2_15_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_d0,
        patch_buffer_2_15_q0 => patch_buffer_2_15_q0,
        patch_buffer_3_0_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_address0,
        patch_buffer_3_0_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_ce0,
        patch_buffer_3_0_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_we0,
        patch_buffer_3_0_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_d0,
        patch_buffer_3_0_q0 => patch_buffer_3_0_q0,
        patch_buffer_3_1_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_address0,
        patch_buffer_3_1_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_ce0,
        patch_buffer_3_1_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_we0,
        patch_buffer_3_1_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_d0,
        patch_buffer_3_1_q0 => patch_buffer_3_1_q0,
        patch_buffer_3_2_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_address0,
        patch_buffer_3_2_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_ce0,
        patch_buffer_3_2_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_we0,
        patch_buffer_3_2_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_d0,
        patch_buffer_3_2_q0 => patch_buffer_3_2_q0,
        patch_buffer_3_3_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_address0,
        patch_buffer_3_3_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_ce0,
        patch_buffer_3_3_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_we0,
        patch_buffer_3_3_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_d0,
        patch_buffer_3_3_q0 => patch_buffer_3_3_q0,
        patch_buffer_3_4_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_address0,
        patch_buffer_3_4_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_ce0,
        patch_buffer_3_4_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_we0,
        patch_buffer_3_4_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_d0,
        patch_buffer_3_4_q0 => patch_buffer_3_4_q0,
        patch_buffer_3_5_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_address0,
        patch_buffer_3_5_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_ce0,
        patch_buffer_3_5_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_we0,
        patch_buffer_3_5_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_d0,
        patch_buffer_3_5_q0 => patch_buffer_3_5_q0,
        patch_buffer_3_6_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_address0,
        patch_buffer_3_6_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_ce0,
        patch_buffer_3_6_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_we0,
        patch_buffer_3_6_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_d0,
        patch_buffer_3_6_q0 => patch_buffer_3_6_q0,
        patch_buffer_3_7_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_address0,
        patch_buffer_3_7_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_ce0,
        patch_buffer_3_7_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_we0,
        patch_buffer_3_7_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_d0,
        patch_buffer_3_7_q0 => patch_buffer_3_7_q0,
        patch_buffer_3_8_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_address0,
        patch_buffer_3_8_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_ce0,
        patch_buffer_3_8_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_we0,
        patch_buffer_3_8_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_d0,
        patch_buffer_3_8_q0 => patch_buffer_3_8_q0,
        patch_buffer_3_9_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_address0,
        patch_buffer_3_9_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_ce0,
        patch_buffer_3_9_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_we0,
        patch_buffer_3_9_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_d0,
        patch_buffer_3_9_q0 => patch_buffer_3_9_q0,
        patch_buffer_3_10_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_address0,
        patch_buffer_3_10_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_ce0,
        patch_buffer_3_10_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_we0,
        patch_buffer_3_10_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_d0,
        patch_buffer_3_10_q0 => patch_buffer_3_10_q0,
        patch_buffer_3_11_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_address0,
        patch_buffer_3_11_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_ce0,
        patch_buffer_3_11_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_we0,
        patch_buffer_3_11_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_d0,
        patch_buffer_3_11_q0 => patch_buffer_3_11_q0,
        patch_buffer_3_12_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_address0,
        patch_buffer_3_12_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_ce0,
        patch_buffer_3_12_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_we0,
        patch_buffer_3_12_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_d0,
        patch_buffer_3_12_q0 => patch_buffer_3_12_q0,
        patch_buffer_3_13_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_address0,
        patch_buffer_3_13_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_ce0,
        patch_buffer_3_13_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_we0,
        patch_buffer_3_13_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_d0,
        patch_buffer_3_13_q0 => patch_buffer_3_13_q0,
        patch_buffer_3_14_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_address0,
        patch_buffer_3_14_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_ce0,
        patch_buffer_3_14_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_we0,
        patch_buffer_3_14_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_d0,
        patch_buffer_3_14_q0 => patch_buffer_3_14_q0,
        patch_buffer_3_15_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_address0,
        patch_buffer_3_15_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_ce0,
        patch_buffer_3_15_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_we0,
        patch_buffer_3_15_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_d0,
        patch_buffer_3_15_q0 => patch_buffer_3_15_q0,
        patch_buffer_4_0_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_address0,
        patch_buffer_4_0_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_ce0,
        patch_buffer_4_0_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_we0,
        patch_buffer_4_0_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_d0,
        patch_buffer_4_0_q0 => patch_buffer_4_0_q0,
        patch_buffer_4_1_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_address0,
        patch_buffer_4_1_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_ce0,
        patch_buffer_4_1_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_we0,
        patch_buffer_4_1_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_d0,
        patch_buffer_4_1_q0 => patch_buffer_4_1_q0,
        patch_buffer_4_2_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_address0,
        patch_buffer_4_2_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_ce0,
        patch_buffer_4_2_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_we0,
        patch_buffer_4_2_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_d0,
        patch_buffer_4_2_q0 => patch_buffer_4_2_q0,
        patch_buffer_4_3_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_address0,
        patch_buffer_4_3_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_ce0,
        patch_buffer_4_3_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_we0,
        patch_buffer_4_3_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_d0,
        patch_buffer_4_3_q0 => patch_buffer_4_3_q0,
        patch_buffer_4_4_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_address0,
        patch_buffer_4_4_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_ce0,
        patch_buffer_4_4_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_we0,
        patch_buffer_4_4_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_d0,
        patch_buffer_4_4_q0 => patch_buffer_4_4_q0,
        patch_buffer_4_5_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_address0,
        patch_buffer_4_5_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_ce0,
        patch_buffer_4_5_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_we0,
        patch_buffer_4_5_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_d0,
        patch_buffer_4_5_q0 => patch_buffer_4_5_q0,
        patch_buffer_4_6_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_address0,
        patch_buffer_4_6_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_ce0,
        patch_buffer_4_6_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_we0,
        patch_buffer_4_6_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_d0,
        patch_buffer_4_6_q0 => patch_buffer_4_6_q0,
        patch_buffer_4_7_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_address0,
        patch_buffer_4_7_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_ce0,
        patch_buffer_4_7_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_we0,
        patch_buffer_4_7_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_d0,
        patch_buffer_4_7_q0 => patch_buffer_4_7_q0,
        patch_buffer_4_8_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_address0,
        patch_buffer_4_8_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_ce0,
        patch_buffer_4_8_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_we0,
        patch_buffer_4_8_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_d0,
        patch_buffer_4_8_q0 => patch_buffer_4_8_q0,
        patch_buffer_4_9_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_address0,
        patch_buffer_4_9_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_ce0,
        patch_buffer_4_9_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_we0,
        patch_buffer_4_9_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_d0,
        patch_buffer_4_9_q0 => patch_buffer_4_9_q0,
        patch_buffer_4_10_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_address0,
        patch_buffer_4_10_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_ce0,
        patch_buffer_4_10_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_we0,
        patch_buffer_4_10_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_d0,
        patch_buffer_4_10_q0 => patch_buffer_4_10_q0,
        patch_buffer_4_11_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_address0,
        patch_buffer_4_11_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_ce0,
        patch_buffer_4_11_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_we0,
        patch_buffer_4_11_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_d0,
        patch_buffer_4_11_q0 => patch_buffer_4_11_q0,
        patch_buffer_4_12_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_address0,
        patch_buffer_4_12_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_ce0,
        patch_buffer_4_12_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_we0,
        patch_buffer_4_12_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_d0,
        patch_buffer_4_12_q0 => patch_buffer_4_12_q0,
        patch_buffer_4_13_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_address0,
        patch_buffer_4_13_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_ce0,
        patch_buffer_4_13_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_we0,
        patch_buffer_4_13_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_d0,
        patch_buffer_4_13_q0 => patch_buffer_4_13_q0,
        patch_buffer_4_14_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_address0,
        patch_buffer_4_14_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_ce0,
        patch_buffer_4_14_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_we0,
        patch_buffer_4_14_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_d0,
        patch_buffer_4_14_q0 => patch_buffer_4_14_q0,
        patch_buffer_4_15_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_address0,
        patch_buffer_4_15_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_ce0,
        patch_buffer_4_15_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_we0,
        patch_buffer_4_15_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_d0,
        patch_buffer_4_15_q0 => patch_buffer_4_15_q0,
        patch_buffer_valid_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_address0,
        patch_buffer_valid_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_ce0,
        patch_buffer_valid_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_we0,
        patch_buffer_valid_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_d0,
        patch_buffer_valid_q0 => patch_buffer_valid_q0,
        patch_buffer_order_address0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_address0,
        patch_buffer_order_ce0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_ce0,
        patch_buffer_order_we0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_we0,
        patch_buffer_order_d0 => grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_d0,
        patch_buffer_order_q0 => patch_buffer_order_q0,
        num_patches_read => grp_makePatch_alignedToLine_fu_2304_num_patches_read,
        lbVal_constprop_i => lbVal_constprop,
        lbVal_constprop_o => grp_makePatch_alignedToLine_fu_2304_lbVal_constprop_o,
        lbVal_constprop_o_ap_vld => grp_makePatch_alignedToLine_fu_2304_lbVal_constprop_o_ap_vld,
        rbVal_constprop_i => rbVal_constprop,
        rbVal_constprop_o => grp_makePatch_alignedToLine_fu_2304_rbVal_constprop_o,
        rbVal_constprop_o_ap_vld => grp_makePatch_alignedToLine_fu_2304_rbVal_constprop_o_ap_vld,
        ap_return_0 => grp_makePatch_alignedToLine_fu_2304_ap_return_0,
        ap_return_1 => grp_makePatch_alignedToLine_fu_2304_ap_return_1);

    grp_alignedtoline_per_layer_loop_fu_2493 : component system_top_alignedtoline_per_layer_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_alignedtoline_per_layer_loop_fu_2493_ap_start,
        ap_done => grp_alignedtoline_per_layer_loop_fu_2493_ap_done,
        ap_idle => grp_alignedtoline_per_layer_loop_fu_2493_ap_idle,
        ap_ready => grp_alignedtoline_per_layer_loop_fu_2493_ap_ready,
        points_address0 => grp_alignedtoline_per_layer_loop_fu_2493_points_address0,
        points_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_points_ce0,
        points_q0 => points_q0,
        points_address1 => grp_alignedtoline_per_layer_loop_fu_2493_points_address1,
        points_ce1 => grp_alignedtoline_per_layer_loop_fu_2493_points_ce1,
        points_q1 => points_q1,
        num_points_address0 => grp_alignedtoline_per_layer_loop_fu_2493_num_points_address0,
        num_points_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_num_points_ce0,
        num_points_q0 => num_points_q0,
        num_points_address1 => grp_alignedtoline_per_layer_loop_fu_2493_num_points_address1,
        num_points_ce1 => grp_alignedtoline_per_layer_loop_fu_2493_num_points_ce1,
        num_points_q1 => num_points_q1,
        p_read => grp_alignedtoline_per_layer_loop_fu_2493_p_read,
        z_top => grp_alignedtoline_per_layer_loop_fu_2493_z_top,
        leftRight => grp_alignedtoline_per_layer_loop_fu_2493_leftRight,
        init_patch_0_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_address0,
        init_patch_0_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_ce0,
        init_patch_0_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_we0,
        init_patch_0_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_d0,
        init_patch_1_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_address0,
        init_patch_1_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_ce0,
        init_patch_1_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_we0,
        init_patch_1_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_d0,
        init_patch_2_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_address0,
        init_patch_2_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_ce0,
        init_patch_2_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_we0,
        init_patch_2_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_d0,
        init_patch_3_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_address0,
        init_patch_3_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_ce0,
        init_patch_3_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_we0,
        init_patch_3_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_d0,
        init_patch_4_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_address0,
        init_patch_4_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_ce0,
        init_patch_4_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_we0,
        init_patch_4_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_d0,
        init_patch_5_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_address0,
        init_patch_5_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_ce0,
        init_patch_5_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_we0,
        init_patch_5_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_d0,
        init_patch_6_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_address0,
        init_patch_6_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_ce0,
        init_patch_6_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_we0,
        init_patch_6_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_d0,
        init_patch_7_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_address0,
        init_patch_7_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_ce0,
        init_patch_7_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_we0,
        init_patch_7_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_d0,
        init_patch_8_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_address0,
        init_patch_8_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_ce0,
        init_patch_8_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_we0,
        init_patch_8_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_d0,
        init_patch_9_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_address0,
        init_patch_9_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_ce0,
        init_patch_9_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_we0,
        init_patch_9_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_d0,
        init_patch_10_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_address0,
        init_patch_10_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_ce0,
        init_patch_10_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_we0,
        init_patch_10_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_d0,
        init_patch_11_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_address0,
        init_patch_11_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_ce0,
        init_patch_11_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_we0,
        init_patch_11_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_d0,
        init_patch_12_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_address0,
        init_patch_12_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_ce0,
        init_patch_12_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_we0,
        init_patch_12_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_d0,
        init_patch_13_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_address0,
        init_patch_13_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_ce0,
        init_patch_13_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_we0,
        init_patch_13_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_d0,
        init_patch_14_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_address0,
        init_patch_14_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_ce0,
        init_patch_14_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_we0,
        init_patch_14_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_d0,
        init_patch_15_address0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_address0,
        init_patch_15_ce0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_ce0,
        init_patch_15_we0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_we0,
        init_patch_15_d0 => grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_d0,
        i_offset => grp_alignedtoline_per_layer_loop_fu_2493_i_offset,
        lbVal_constprop_i => lbVal_constprop,
        lbVal_constprop_o => grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o,
        lbVal_constprop_o_ap_vld => grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld,
        rbVal_constprop_i => rbVal_constprop,
        rbVal_constprop_o => grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o,
        rbVal_constprop_o_ap_vld => grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld);

    grp_patch_buffer_add_patch_fu_2539 : component system_top_patch_buffer_add_patch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_patch_buffer_add_patch_fu_2539_ap_start,
        ap_done => grp_patch_buffer_add_patch_fu_2539_ap_done,
        ap_idle => grp_patch_buffer_add_patch_fu_2539_ap_idle,
        ap_ready => grp_patch_buffer_add_patch_fu_2539_ap_ready,
        patch_stream_V_din => grp_patch_buffer_add_patch_fu_2539_patch_stream_V_din,
        patch_stream_V_full_n => patch_stream_V_full_n,
        patch_stream_V_write => grp_patch_buffer_add_patch_fu_2539_patch_stream_V_write,
        new_patch_0_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_0_address0,
        new_patch_0_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce0,
        new_patch_0_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_0_q0,
        new_patch_0_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_0_address1,
        new_patch_0_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce1,
        new_patch_0_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_0_q1,
        new_patch_1_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_1_address0,
        new_patch_1_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce0,
        new_patch_1_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_1_q0,
        new_patch_1_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_1_address1,
        new_patch_1_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce1,
        new_patch_1_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_1_q1,
        new_patch_2_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_2_address0,
        new_patch_2_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce0,
        new_patch_2_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_2_q0,
        new_patch_2_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_2_address1,
        new_patch_2_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce1,
        new_patch_2_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_2_q1,
        new_patch_3_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_3_address0,
        new_patch_3_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce0,
        new_patch_3_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_3_q0,
        new_patch_3_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_3_address1,
        new_patch_3_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce1,
        new_patch_3_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_3_q1,
        new_patch_4_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_4_address0,
        new_patch_4_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce0,
        new_patch_4_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_4_q0,
        new_patch_4_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_4_address1,
        new_patch_4_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce1,
        new_patch_4_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_4_q1,
        new_patch_5_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_5_address0,
        new_patch_5_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce0,
        new_patch_5_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_5_q0,
        new_patch_5_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_5_address1,
        new_patch_5_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce1,
        new_patch_5_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_5_q1,
        new_patch_6_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_6_address0,
        new_patch_6_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce0,
        new_patch_6_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_6_q0,
        new_patch_6_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_6_address1,
        new_patch_6_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce1,
        new_patch_6_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_6_q1,
        new_patch_7_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_7_address0,
        new_patch_7_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce0,
        new_patch_7_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_7_q0,
        new_patch_7_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_7_address1,
        new_patch_7_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce1,
        new_patch_7_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_7_q1,
        new_patch_8_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_8_address0,
        new_patch_8_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce0,
        new_patch_8_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_8_q0,
        new_patch_8_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_8_address1,
        new_patch_8_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce1,
        new_patch_8_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_8_q1,
        new_patch_9_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_9_address0,
        new_patch_9_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce0,
        new_patch_9_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_9_q0,
        new_patch_9_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_9_address1,
        new_patch_9_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce1,
        new_patch_9_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_9_q1,
        new_patch_10_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_10_address0,
        new_patch_10_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce0,
        new_patch_10_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_10_q0,
        new_patch_10_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_10_address1,
        new_patch_10_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce1,
        new_patch_10_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_10_q1,
        new_patch_11_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_11_address0,
        new_patch_11_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce0,
        new_patch_11_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_11_q0,
        new_patch_11_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_11_address1,
        new_patch_11_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce1,
        new_patch_11_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_11_q1,
        new_patch_12_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_12_address0,
        new_patch_12_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce0,
        new_patch_12_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_12_q0,
        new_patch_12_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_12_address1,
        new_patch_12_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce1,
        new_patch_12_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_12_q1,
        new_patch_13_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_13_address0,
        new_patch_13_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce0,
        new_patch_13_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_13_q0,
        new_patch_13_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_13_address1,
        new_patch_13_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce1,
        new_patch_13_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_13_q1,
        new_patch_14_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_14_address0,
        new_patch_14_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce0,
        new_patch_14_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_14_q0,
        new_patch_14_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_14_address1,
        new_patch_14_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce1,
        new_patch_14_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_14_q1,
        new_patch_15_address0 => grp_patch_buffer_add_patch_fu_2539_new_patch_15_address0,
        new_patch_15_ce0 => grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce0,
        new_patch_15_q0 => grp_patch_buffer_add_patch_fu_2539_new_patch_15_q0,
        new_patch_15_address1 => grp_patch_buffer_add_patch_fu_2539_new_patch_15_address1,
        new_patch_15_ce1 => grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce1,
        new_patch_15_q1 => grp_patch_buffer_add_patch_fu_2539_new_patch_15_q1,
        patch_buffer_0_0_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_address0,
        patch_buffer_0_0_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_ce0,
        patch_buffer_0_0_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_we0,
        patch_buffer_0_0_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_d0,
        patch_buffer_0_0_q0 => patch_buffer_0_0_q0,
        patch_buffer_0_1_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_address0,
        patch_buffer_0_1_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_ce0,
        patch_buffer_0_1_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_we0,
        patch_buffer_0_1_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_d0,
        patch_buffer_0_1_q0 => patch_buffer_0_1_q0,
        patch_buffer_0_2_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_address0,
        patch_buffer_0_2_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_ce0,
        patch_buffer_0_2_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_we0,
        patch_buffer_0_2_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_d0,
        patch_buffer_0_2_q0 => patch_buffer_0_2_q0,
        patch_buffer_0_3_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_address0,
        patch_buffer_0_3_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_ce0,
        patch_buffer_0_3_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_we0,
        patch_buffer_0_3_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_d0,
        patch_buffer_0_3_q0 => patch_buffer_0_3_q0,
        patch_buffer_0_4_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_address0,
        patch_buffer_0_4_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_ce0,
        patch_buffer_0_4_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_we0,
        patch_buffer_0_4_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_d0,
        patch_buffer_0_4_q0 => patch_buffer_0_4_q0,
        patch_buffer_0_5_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_address0,
        patch_buffer_0_5_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_ce0,
        patch_buffer_0_5_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_we0,
        patch_buffer_0_5_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_d0,
        patch_buffer_0_5_q0 => patch_buffer_0_5_q0,
        patch_buffer_0_6_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_address0,
        patch_buffer_0_6_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_ce0,
        patch_buffer_0_6_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_we0,
        patch_buffer_0_6_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_d0,
        patch_buffer_0_6_q0 => patch_buffer_0_6_q0,
        patch_buffer_0_7_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_address0,
        patch_buffer_0_7_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_ce0,
        patch_buffer_0_7_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_we0,
        patch_buffer_0_7_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_d0,
        patch_buffer_0_7_q0 => patch_buffer_0_7_q0,
        patch_buffer_0_8_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_address0,
        patch_buffer_0_8_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_ce0,
        patch_buffer_0_8_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_we0,
        patch_buffer_0_8_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_d0,
        patch_buffer_0_8_q0 => patch_buffer_0_8_q0,
        patch_buffer_0_9_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_address0,
        patch_buffer_0_9_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_ce0,
        patch_buffer_0_9_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_we0,
        patch_buffer_0_9_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_d0,
        patch_buffer_0_9_q0 => patch_buffer_0_9_q0,
        patch_buffer_0_10_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_address0,
        patch_buffer_0_10_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_ce0,
        patch_buffer_0_10_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_we0,
        patch_buffer_0_10_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_d0,
        patch_buffer_0_10_q0 => patch_buffer_0_10_q0,
        patch_buffer_0_11_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_address0,
        patch_buffer_0_11_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_ce0,
        patch_buffer_0_11_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_we0,
        patch_buffer_0_11_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_d0,
        patch_buffer_0_11_q0 => patch_buffer_0_11_q0,
        patch_buffer_0_12_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_address0,
        patch_buffer_0_12_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_ce0,
        patch_buffer_0_12_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_we0,
        patch_buffer_0_12_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_d0,
        patch_buffer_0_12_q0 => patch_buffer_0_12_q0,
        patch_buffer_0_13_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_address0,
        patch_buffer_0_13_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_ce0,
        patch_buffer_0_13_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_we0,
        patch_buffer_0_13_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_d0,
        patch_buffer_0_13_q0 => patch_buffer_0_13_q0,
        patch_buffer_0_14_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_address0,
        patch_buffer_0_14_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_ce0,
        patch_buffer_0_14_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_we0,
        patch_buffer_0_14_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_d0,
        patch_buffer_0_14_q0 => patch_buffer_0_14_q0,
        patch_buffer_0_15_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_address0,
        patch_buffer_0_15_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_ce0,
        patch_buffer_0_15_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_we0,
        patch_buffer_0_15_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_d0,
        patch_buffer_0_15_q0 => patch_buffer_0_15_q0,
        patch_buffer_1_0_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_address0,
        patch_buffer_1_0_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_ce0,
        patch_buffer_1_0_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_we0,
        patch_buffer_1_0_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_d0,
        patch_buffer_1_0_q0 => patch_buffer_1_0_q0,
        patch_buffer_1_1_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_address0,
        patch_buffer_1_1_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_ce0,
        patch_buffer_1_1_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_we0,
        patch_buffer_1_1_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_d0,
        patch_buffer_1_1_q0 => patch_buffer_1_1_q0,
        patch_buffer_1_2_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_address0,
        patch_buffer_1_2_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_ce0,
        patch_buffer_1_2_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_we0,
        patch_buffer_1_2_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_d0,
        patch_buffer_1_2_q0 => patch_buffer_1_2_q0,
        patch_buffer_1_3_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_address0,
        patch_buffer_1_3_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_ce0,
        patch_buffer_1_3_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_we0,
        patch_buffer_1_3_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_d0,
        patch_buffer_1_3_q0 => patch_buffer_1_3_q0,
        patch_buffer_1_4_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_address0,
        patch_buffer_1_4_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_ce0,
        patch_buffer_1_4_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_we0,
        patch_buffer_1_4_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_d0,
        patch_buffer_1_4_q0 => patch_buffer_1_4_q0,
        patch_buffer_1_5_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_address0,
        patch_buffer_1_5_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_ce0,
        patch_buffer_1_5_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_we0,
        patch_buffer_1_5_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_d0,
        patch_buffer_1_5_q0 => patch_buffer_1_5_q0,
        patch_buffer_1_6_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_address0,
        patch_buffer_1_6_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_ce0,
        patch_buffer_1_6_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_we0,
        patch_buffer_1_6_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_d0,
        patch_buffer_1_6_q0 => patch_buffer_1_6_q0,
        patch_buffer_1_7_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_address0,
        patch_buffer_1_7_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_ce0,
        patch_buffer_1_7_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_we0,
        patch_buffer_1_7_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_d0,
        patch_buffer_1_7_q0 => patch_buffer_1_7_q0,
        patch_buffer_1_8_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_address0,
        patch_buffer_1_8_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_ce0,
        patch_buffer_1_8_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_we0,
        patch_buffer_1_8_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_d0,
        patch_buffer_1_8_q0 => patch_buffer_1_8_q0,
        patch_buffer_1_9_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_address0,
        patch_buffer_1_9_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_ce0,
        patch_buffer_1_9_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_we0,
        patch_buffer_1_9_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_d0,
        patch_buffer_1_9_q0 => patch_buffer_1_9_q0,
        patch_buffer_1_10_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_address0,
        patch_buffer_1_10_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_ce0,
        patch_buffer_1_10_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_we0,
        patch_buffer_1_10_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_d0,
        patch_buffer_1_10_q0 => patch_buffer_1_10_q0,
        patch_buffer_1_11_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_address0,
        patch_buffer_1_11_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_ce0,
        patch_buffer_1_11_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_we0,
        patch_buffer_1_11_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_d0,
        patch_buffer_1_11_q0 => patch_buffer_1_11_q0,
        patch_buffer_1_12_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_address0,
        patch_buffer_1_12_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_ce0,
        patch_buffer_1_12_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_we0,
        patch_buffer_1_12_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_d0,
        patch_buffer_1_12_q0 => patch_buffer_1_12_q0,
        patch_buffer_1_13_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_address0,
        patch_buffer_1_13_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_ce0,
        patch_buffer_1_13_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_we0,
        patch_buffer_1_13_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_d0,
        patch_buffer_1_13_q0 => patch_buffer_1_13_q0,
        patch_buffer_1_14_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_address0,
        patch_buffer_1_14_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_ce0,
        patch_buffer_1_14_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_we0,
        patch_buffer_1_14_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_d0,
        patch_buffer_1_14_q0 => patch_buffer_1_14_q0,
        patch_buffer_1_15_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_address0,
        patch_buffer_1_15_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_ce0,
        patch_buffer_1_15_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_we0,
        patch_buffer_1_15_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_d0,
        patch_buffer_1_15_q0 => patch_buffer_1_15_q0,
        patch_buffer_2_0_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_address0,
        patch_buffer_2_0_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_ce0,
        patch_buffer_2_0_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_we0,
        patch_buffer_2_0_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_d0,
        patch_buffer_2_0_q0 => patch_buffer_2_0_q0,
        patch_buffer_2_1_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_address0,
        patch_buffer_2_1_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_ce0,
        patch_buffer_2_1_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_we0,
        patch_buffer_2_1_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_d0,
        patch_buffer_2_1_q0 => patch_buffer_2_1_q0,
        patch_buffer_2_2_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_address0,
        patch_buffer_2_2_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_ce0,
        patch_buffer_2_2_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_we0,
        patch_buffer_2_2_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_d0,
        patch_buffer_2_2_q0 => patch_buffer_2_2_q0,
        patch_buffer_2_3_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_address0,
        patch_buffer_2_3_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_ce0,
        patch_buffer_2_3_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_we0,
        patch_buffer_2_3_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_d0,
        patch_buffer_2_3_q0 => patch_buffer_2_3_q0,
        patch_buffer_2_4_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_address0,
        patch_buffer_2_4_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_ce0,
        patch_buffer_2_4_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_we0,
        patch_buffer_2_4_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_d0,
        patch_buffer_2_4_q0 => patch_buffer_2_4_q0,
        patch_buffer_2_5_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_address0,
        patch_buffer_2_5_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_ce0,
        patch_buffer_2_5_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_we0,
        patch_buffer_2_5_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_d0,
        patch_buffer_2_5_q0 => patch_buffer_2_5_q0,
        patch_buffer_2_6_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_address0,
        patch_buffer_2_6_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_ce0,
        patch_buffer_2_6_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_we0,
        patch_buffer_2_6_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_d0,
        patch_buffer_2_6_q0 => patch_buffer_2_6_q0,
        patch_buffer_2_7_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_address0,
        patch_buffer_2_7_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_ce0,
        patch_buffer_2_7_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_we0,
        patch_buffer_2_7_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_d0,
        patch_buffer_2_7_q0 => patch_buffer_2_7_q0,
        patch_buffer_2_8_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_address0,
        patch_buffer_2_8_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_ce0,
        patch_buffer_2_8_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_we0,
        patch_buffer_2_8_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_d0,
        patch_buffer_2_8_q0 => patch_buffer_2_8_q0,
        patch_buffer_2_9_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_address0,
        patch_buffer_2_9_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_ce0,
        patch_buffer_2_9_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_we0,
        patch_buffer_2_9_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_d0,
        patch_buffer_2_9_q0 => patch_buffer_2_9_q0,
        patch_buffer_2_10_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_address0,
        patch_buffer_2_10_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_ce0,
        patch_buffer_2_10_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_we0,
        patch_buffer_2_10_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_d0,
        patch_buffer_2_10_q0 => patch_buffer_2_10_q0,
        patch_buffer_2_11_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_address0,
        patch_buffer_2_11_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_ce0,
        patch_buffer_2_11_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_we0,
        patch_buffer_2_11_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_d0,
        patch_buffer_2_11_q0 => patch_buffer_2_11_q0,
        patch_buffer_2_12_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_address0,
        patch_buffer_2_12_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_ce0,
        patch_buffer_2_12_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_we0,
        patch_buffer_2_12_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_d0,
        patch_buffer_2_12_q0 => patch_buffer_2_12_q0,
        patch_buffer_2_13_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_address0,
        patch_buffer_2_13_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_ce0,
        patch_buffer_2_13_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_we0,
        patch_buffer_2_13_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_d0,
        patch_buffer_2_13_q0 => patch_buffer_2_13_q0,
        patch_buffer_2_14_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_address0,
        patch_buffer_2_14_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_ce0,
        patch_buffer_2_14_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_we0,
        patch_buffer_2_14_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_d0,
        patch_buffer_2_14_q0 => patch_buffer_2_14_q0,
        patch_buffer_2_15_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_address0,
        patch_buffer_2_15_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_ce0,
        patch_buffer_2_15_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_we0,
        patch_buffer_2_15_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_d0,
        patch_buffer_2_15_q0 => patch_buffer_2_15_q0,
        patch_buffer_3_0_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_address0,
        patch_buffer_3_0_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_ce0,
        patch_buffer_3_0_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_we0,
        patch_buffer_3_0_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_d0,
        patch_buffer_3_0_q0 => patch_buffer_3_0_q0,
        patch_buffer_3_1_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_address0,
        patch_buffer_3_1_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_ce0,
        patch_buffer_3_1_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_we0,
        patch_buffer_3_1_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_d0,
        patch_buffer_3_1_q0 => patch_buffer_3_1_q0,
        patch_buffer_3_2_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_address0,
        patch_buffer_3_2_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_ce0,
        patch_buffer_3_2_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_we0,
        patch_buffer_3_2_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_d0,
        patch_buffer_3_2_q0 => patch_buffer_3_2_q0,
        patch_buffer_3_3_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_address0,
        patch_buffer_3_3_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_ce0,
        patch_buffer_3_3_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_we0,
        patch_buffer_3_3_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_d0,
        patch_buffer_3_3_q0 => patch_buffer_3_3_q0,
        patch_buffer_3_4_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_address0,
        patch_buffer_3_4_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_ce0,
        patch_buffer_3_4_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_we0,
        patch_buffer_3_4_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_d0,
        patch_buffer_3_4_q0 => patch_buffer_3_4_q0,
        patch_buffer_3_5_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_address0,
        patch_buffer_3_5_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_ce0,
        patch_buffer_3_5_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_we0,
        patch_buffer_3_5_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_d0,
        patch_buffer_3_5_q0 => patch_buffer_3_5_q0,
        patch_buffer_3_6_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_address0,
        patch_buffer_3_6_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_ce0,
        patch_buffer_3_6_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_we0,
        patch_buffer_3_6_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_d0,
        patch_buffer_3_6_q0 => patch_buffer_3_6_q0,
        patch_buffer_3_7_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_address0,
        patch_buffer_3_7_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_ce0,
        patch_buffer_3_7_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_we0,
        patch_buffer_3_7_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_d0,
        patch_buffer_3_7_q0 => patch_buffer_3_7_q0,
        patch_buffer_3_8_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_address0,
        patch_buffer_3_8_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_ce0,
        patch_buffer_3_8_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_we0,
        patch_buffer_3_8_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_d0,
        patch_buffer_3_8_q0 => patch_buffer_3_8_q0,
        patch_buffer_3_9_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_address0,
        patch_buffer_3_9_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_ce0,
        patch_buffer_3_9_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_we0,
        patch_buffer_3_9_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_d0,
        patch_buffer_3_9_q0 => patch_buffer_3_9_q0,
        patch_buffer_3_10_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_address0,
        patch_buffer_3_10_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_ce0,
        patch_buffer_3_10_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_we0,
        patch_buffer_3_10_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_d0,
        patch_buffer_3_10_q0 => patch_buffer_3_10_q0,
        patch_buffer_3_11_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_address0,
        patch_buffer_3_11_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_ce0,
        patch_buffer_3_11_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_we0,
        patch_buffer_3_11_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_d0,
        patch_buffer_3_11_q0 => patch_buffer_3_11_q0,
        patch_buffer_3_12_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_address0,
        patch_buffer_3_12_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_ce0,
        patch_buffer_3_12_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_we0,
        patch_buffer_3_12_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_d0,
        patch_buffer_3_12_q0 => patch_buffer_3_12_q0,
        patch_buffer_3_13_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_address0,
        patch_buffer_3_13_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_ce0,
        patch_buffer_3_13_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_we0,
        patch_buffer_3_13_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_d0,
        patch_buffer_3_13_q0 => patch_buffer_3_13_q0,
        patch_buffer_3_14_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_address0,
        patch_buffer_3_14_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_ce0,
        patch_buffer_3_14_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_we0,
        patch_buffer_3_14_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_d0,
        patch_buffer_3_14_q0 => patch_buffer_3_14_q0,
        patch_buffer_3_15_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_address0,
        patch_buffer_3_15_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_ce0,
        patch_buffer_3_15_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_we0,
        patch_buffer_3_15_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_d0,
        patch_buffer_3_15_q0 => patch_buffer_3_15_q0,
        patch_buffer_4_0_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_address0,
        patch_buffer_4_0_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_ce0,
        patch_buffer_4_0_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_we0,
        patch_buffer_4_0_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_d0,
        patch_buffer_4_0_q0 => patch_buffer_4_0_q0,
        patch_buffer_4_1_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_address0,
        patch_buffer_4_1_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_ce0,
        patch_buffer_4_1_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_we0,
        patch_buffer_4_1_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_d0,
        patch_buffer_4_1_q0 => patch_buffer_4_1_q0,
        patch_buffer_4_2_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_address0,
        patch_buffer_4_2_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_ce0,
        patch_buffer_4_2_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_we0,
        patch_buffer_4_2_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_d0,
        patch_buffer_4_2_q0 => patch_buffer_4_2_q0,
        patch_buffer_4_3_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_address0,
        patch_buffer_4_3_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_ce0,
        patch_buffer_4_3_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_we0,
        patch_buffer_4_3_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_d0,
        patch_buffer_4_3_q0 => patch_buffer_4_3_q0,
        patch_buffer_4_4_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_address0,
        patch_buffer_4_4_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_ce0,
        patch_buffer_4_4_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_we0,
        patch_buffer_4_4_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_d0,
        patch_buffer_4_4_q0 => patch_buffer_4_4_q0,
        patch_buffer_4_5_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_address0,
        patch_buffer_4_5_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_ce0,
        patch_buffer_4_5_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_we0,
        patch_buffer_4_5_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_d0,
        patch_buffer_4_5_q0 => patch_buffer_4_5_q0,
        patch_buffer_4_6_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_address0,
        patch_buffer_4_6_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_ce0,
        patch_buffer_4_6_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_we0,
        patch_buffer_4_6_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_d0,
        patch_buffer_4_6_q0 => patch_buffer_4_6_q0,
        patch_buffer_4_7_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_address0,
        patch_buffer_4_7_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_ce0,
        patch_buffer_4_7_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_we0,
        patch_buffer_4_7_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_d0,
        patch_buffer_4_7_q0 => patch_buffer_4_7_q0,
        patch_buffer_4_8_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_address0,
        patch_buffer_4_8_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_ce0,
        patch_buffer_4_8_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_we0,
        patch_buffer_4_8_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_d0,
        patch_buffer_4_8_q0 => patch_buffer_4_8_q0,
        patch_buffer_4_9_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_address0,
        patch_buffer_4_9_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_ce0,
        patch_buffer_4_9_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_we0,
        patch_buffer_4_9_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_d0,
        patch_buffer_4_9_q0 => patch_buffer_4_9_q0,
        patch_buffer_4_10_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_address0,
        patch_buffer_4_10_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_ce0,
        patch_buffer_4_10_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_we0,
        patch_buffer_4_10_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_d0,
        patch_buffer_4_10_q0 => patch_buffer_4_10_q0,
        patch_buffer_4_11_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_address0,
        patch_buffer_4_11_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_ce0,
        patch_buffer_4_11_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_we0,
        patch_buffer_4_11_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_d0,
        patch_buffer_4_11_q0 => patch_buffer_4_11_q0,
        patch_buffer_4_12_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_address0,
        patch_buffer_4_12_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_ce0,
        patch_buffer_4_12_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_we0,
        patch_buffer_4_12_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_d0,
        patch_buffer_4_12_q0 => patch_buffer_4_12_q0,
        patch_buffer_4_13_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_address0,
        patch_buffer_4_13_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_ce0,
        patch_buffer_4_13_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_we0,
        patch_buffer_4_13_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_d0,
        patch_buffer_4_13_q0 => patch_buffer_4_13_q0,
        patch_buffer_4_14_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_address0,
        patch_buffer_4_14_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_ce0,
        patch_buffer_4_14_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_we0,
        patch_buffer_4_14_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_d0,
        patch_buffer_4_14_q0 => patch_buffer_4_14_q0,
        patch_buffer_4_15_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_address0,
        patch_buffer_4_15_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_ce0,
        patch_buffer_4_15_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_we0,
        patch_buffer_4_15_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_d0,
        patch_buffer_4_15_q0 => patch_buffer_4_15_q0,
        patch_buffer_valid_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_address0,
        patch_buffer_valid_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_ce0,
        patch_buffer_valid_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_we0,
        patch_buffer_valid_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_d0,
        patch_buffer_valid_q0 => patch_buffer_valid_q0,
        patch_buffer_order_address0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_address0,
        patch_buffer_order_ce0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_ce0,
        patch_buffer_order_we0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_we0,
        patch_buffer_order_d0 => grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_d0,
        patch_buffer_order_q0 => patch_buffer_order_q0,
        num_patches_read => grp_patch_buffer_add_patch_fu_2539_num_patches_read,
        ap_return_0 => grp_patch_buffer_add_patch_fu_2539_ap_return_0,
        ap_return_1 => grp_patch_buffer_add_patch_fu_2539_ap_return_1);

    grp_get_acceptanceCorners_fu_2727 : component system_top_get_acceptanceCorners
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_acceptanceCorners_fu_2727_ap_start,
        ap_done => grp_get_acceptanceCorners_fu_2727_ap_done,
        ap_idle => grp_get_acceptanceCorners_fu_2727_ap_idle,
        ap_ready => grp_get_acceptanceCorners_fu_2727_ap_ready,
        p_read => grp_get_acceptanceCorners_fu_2727_p_read,
        shadow_bottomL_jR_0_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_0_address0,
        shadow_bottomL_jR_0_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_0_ce0,
        shadow_bottomL_jR_0_q0 => shadow_bottomL_jR_0_q0,
        shadow_bottomL_jR_1_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_1_address0,
        shadow_bottomL_jR_1_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_1_ce0,
        shadow_bottomL_jR_1_q0 => shadow_bottomL_jR_1_q0,
        shadow_bottomL_jR_2_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_2_address0,
        shadow_bottomL_jR_2_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_2_ce0,
        shadow_bottomL_jR_2_q0 => shadow_bottomL_jR_2_q0,
        shadow_bottomL_jR_3_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_3_address0,
        shadow_bottomL_jR_3_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_3_ce0,
        shadow_bottomL_jR_3_q0 => shadow_bottomL_jR_3_q0,
        shadow_bottomR_jR_0_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_0_address0,
        shadow_bottomR_jR_0_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_0_ce0,
        shadow_bottomR_jR_0_q0 => shadow_bottomR_jR_0_q0,
        shadow_bottomR_jR_1_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_1_address0,
        shadow_bottomR_jR_1_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_1_ce0,
        shadow_bottomR_jR_1_q0 => shadow_bottomR_jR_1_q0,
        shadow_bottomR_jR_2_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_2_address0,
        shadow_bottomR_jR_2_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_2_ce0,
        shadow_bottomR_jR_2_q0 => shadow_bottomR_jR_2_q0,
        shadow_bottomR_jR_3_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_3_address0,
        shadow_bottomR_jR_3_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_3_ce0,
        shadow_bottomR_jR_3_q0 => shadow_bottomR_jR_3_q0,
        shadow_bottomL_jL_0_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_0_address0,
        shadow_bottomL_jL_0_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_0_ce0,
        shadow_bottomL_jL_0_q0 => shadow_bottomL_jL_0_q0,
        shadow_bottomL_jL_1_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_1_address0,
        shadow_bottomL_jL_1_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_1_ce0,
        shadow_bottomL_jL_1_q0 => shadow_bottomL_jL_1_q0,
        shadow_bottomL_jL_2_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_2_address0,
        shadow_bottomL_jL_2_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_2_ce0,
        shadow_bottomL_jL_2_q0 => shadow_bottomL_jL_2_q0,
        shadow_bottomL_jL_3_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_3_address0,
        shadow_bottomL_jL_3_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_3_ce0,
        shadow_bottomL_jL_3_q0 => shadow_bottomL_jL_3_q0,
        shadow_bottomR_jL_0_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_0_address0,
        shadow_bottomR_jL_0_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_0_ce0,
        shadow_bottomR_jL_0_q0 => shadow_bottomR_jL_0_q0,
        shadow_bottomR_jL_1_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_1_address0,
        shadow_bottomR_jL_1_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_1_ce0,
        shadow_bottomR_jL_1_q0 => shadow_bottomR_jL_1_q0,
        shadow_bottomR_jL_2_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_2_address0,
        shadow_bottomR_jL_2_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_2_ce0,
        shadow_bottomR_jL_2_q0 => shadow_bottomR_jL_2_q0,
        shadow_bottomR_jL_3_address0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_3_address0,
        shadow_bottomR_jL_3_ce0 => grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_3_ce0,
        shadow_bottomR_jL_3_q0 => shadow_bottomR_jL_3_q0,
        z1_min_0_address0 => grp_get_acceptanceCorners_fu_2727_z1_min_0_address0,
        z1_min_0_ce0 => grp_get_acceptanceCorners_fu_2727_z1_min_0_ce0,
        z1_min_0_q0 => z1_min_0_q0,
        z1_max_0_address0 => grp_get_acceptanceCorners_fu_2727_z1_max_0_address0,
        z1_max_0_ce0 => grp_get_acceptanceCorners_fu_2727_z1_max_0_ce0,
        z1_max_0_q0 => z1_max_0_q0,
        a_corner_0_address0 => grp_get_acceptanceCorners_fu_2727_a_corner_0_address0,
        a_corner_0_ce0 => grp_get_acceptanceCorners_fu_2727_a_corner_0_ce0,
        a_corner_0_we0 => grp_get_acceptanceCorners_fu_2727_a_corner_0_we0,
        a_corner_0_d0 => grp_get_acceptanceCorners_fu_2727_a_corner_0_d0,
        a_corner_1_address0 => grp_get_acceptanceCorners_fu_2727_a_corner_1_address0,
        a_corner_1_ce0 => grp_get_acceptanceCorners_fu_2727_a_corner_1_ce0,
        a_corner_1_we0 => grp_get_acceptanceCorners_fu_2727_a_corner_1_we0,
        a_corner_1_d0 => grp_get_acceptanceCorners_fu_2727_a_corner_1_d0,
        b_corner_0_address0 => grp_get_acceptanceCorners_fu_2727_b_corner_0_address0,
        b_corner_0_ce0 => grp_get_acceptanceCorners_fu_2727_b_corner_0_ce0,
        b_corner_0_we0 => grp_get_acceptanceCorners_fu_2727_b_corner_0_we0,
        b_corner_0_d0 => grp_get_acceptanceCorners_fu_2727_b_corner_0_d0,
        b_corner_1_address0 => grp_get_acceptanceCorners_fu_2727_b_corner_1_address0,
        b_corner_1_ce0 => grp_get_acceptanceCorners_fu_2727_b_corner_1_ce0,
        b_corner_1_we0 => grp_get_acceptanceCorners_fu_2727_b_corner_1_we0,
        b_corner_1_d0 => grp_get_acceptanceCorners_fu_2727_b_corner_1_d0,
        c_corner_0_address0 => grp_get_acceptanceCorners_fu_2727_c_corner_0_address0,
        c_corner_0_ce0 => grp_get_acceptanceCorners_fu_2727_c_corner_0_ce0,
        c_corner_0_we0 => grp_get_acceptanceCorners_fu_2727_c_corner_0_we0,
        c_corner_0_d0 => grp_get_acceptanceCorners_fu_2727_c_corner_0_d0,
        c_corner_1_address0 => grp_get_acceptanceCorners_fu_2727_c_corner_1_address0,
        c_corner_1_ce0 => grp_get_acceptanceCorners_fu_2727_c_corner_1_ce0,
        c_corner_1_we0 => grp_get_acceptanceCorners_fu_2727_c_corner_1_we0,
        c_corner_1_d0 => grp_get_acceptanceCorners_fu_2727_c_corner_1_d0,
        d_corner_0_address0 => grp_get_acceptanceCorners_fu_2727_d_corner_0_address0,
        d_corner_0_ce0 => grp_get_acceptanceCorners_fu_2727_d_corner_0_ce0,
        d_corner_0_we0 => grp_get_acceptanceCorners_fu_2727_d_corner_0_we0,
        d_corner_0_d0 => grp_get_acceptanceCorners_fu_2727_d_corner_0_d0,
        d_corner_1_address0 => grp_get_acceptanceCorners_fu_2727_d_corner_1_address0,
        d_corner_1_ce0 => grp_get_acceptanceCorners_fu_2727_d_corner_1_ce0,
        d_corner_1_we0 => grp_get_acceptanceCorners_fu_2727_d_corner_1_we0,
        d_corner_1_d0 => grp_get_acceptanceCorners_fu_2727_d_corner_1_d0,
        squareAcceptance_address0 => grp_get_acceptanceCorners_fu_2727_squareAcceptance_address0,
        squareAcceptance_ce0 => grp_get_acceptanceCorners_fu_2727_squareAcceptance_ce0,
        squareAcceptance_we0 => grp_get_acceptanceCorners_fu_2727_squareAcceptance_we0,
        squareAcceptance_d0 => grp_get_acceptanceCorners_fu_2727_squareAcceptance_d0,
        flatTop_address0 => grp_get_acceptanceCorners_fu_2727_flatTop_address0,
        flatTop_ce0 => grp_get_acceptanceCorners_fu_2727_flatTop_ce0,
        flatTop_we0 => grp_get_acceptanceCorners_fu_2727_flatTop_we0,
        flatTop_d0 => grp_get_acceptanceCorners_fu_2727_flatTop_d0,
        flatBottom_address0 => grp_get_acceptanceCorners_fu_2727_flatBottom_address0,
        flatBottom_ce0 => grp_get_acceptanceCorners_fu_2727_flatBottom_ce0,
        flatBottom_we0 => grp_get_acceptanceCorners_fu_2727_flatBottom_we0,
        flatBottom_d0 => grp_get_acceptanceCorners_fu_2727_flatBottom_d0,
        triangleAcceptance_address0 => grp_get_acceptanceCorners_fu_2727_triangleAcceptance_address0,
        triangleAcceptance_ce0 => grp_get_acceptanceCorners_fu_2727_triangleAcceptance_ce0,
        triangleAcceptance_we0 => grp_get_acceptanceCorners_fu_2727_triangleAcceptance_we0,
        triangleAcceptance_d0 => grp_get_acceptanceCorners_fu_2727_triangleAcceptance_d0);

    grp_straightLineProjectorFromLayerIJtoK_fu_2792 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_ready,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j,
        i => grp_straightLineProjectorFromLayerIJtoK_fu_2792_i,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_2792_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_2792_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_2812 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_ready,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_j,
        i => ap_const_lv3_1,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_2812_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_2812_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_2827 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_ready,
        z_i => select_ln53_157_reg_6238,
        z_j => z_top_min_V_12_reg_1552,
        i => ap_const_lv3_1,
        j => ap_const_lv3_5,
        k => ap_const_lv3_4,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_2842 : component system_top_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_ready,
        z_i => select_ln53_157_reg_6238,
        z_j => z_top_min_V_12_reg_1552,
        i => ap_const_lv3_1,
        j => ap_const_lv3_5,
        k => ap_const_lv3_5,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_return);

    grp_get_index_from_z_fu_2870 : component system_top_get_index_from_z
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_index_from_z_fu_2870_ap_start,
        ap_done => grp_get_index_from_z_fu_2870_ap_done,
        ap_idle => grp_get_index_from_z_fu_2870_ap_idle,
        ap_ready => grp_get_index_from_z_fu_2870_ap_ready,
        points_address0 => grp_get_index_from_z_fu_2870_points_address0,
        points_ce0 => grp_get_index_from_z_fu_2870_points_ce0,
        points_q0 => points_q0,
        num_points_address0 => grp_get_index_from_z_fu_2870_num_points_address0,
        num_points_ce0 => grp_get_index_from_z_fu_2870_num_points_ce0,
        num_points_q0 => num_points_q0,
        layer => grp_get_index_from_z_fu_2870_layer,
        z_value => grp_get_index_from_z_fu_2870_z_value,
        ap_return => grp_get_index_from_z_fu_2870_ap_return);

    dcmp_64ns_64ns_1_2_no_dsp_1_U492 : component system_top_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2885_p0,
        din1 => ap_const_lv64_3EB0C6F7A0B5ED8D,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2885_p2);

    mul_33s_32s_64_1_1_U493 : component system_top_mul_33s_32s_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 33,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => ret_V_16_reg_6689,
        din1 => white_space_height_V_reg_6299,
        dout => r_V_3_fu_5111_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_alignedtoline_per_layer_loop_fu_2493_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_alignedtoline_per_layer_loop_fu_2493_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state28) or ((ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    grp_alignedtoline_per_layer_loop_fu_2493_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_alignedtoline_per_layer_loop_fu_2493_ap_ready = ap_const_logic_1)) then 
                    grp_alignedtoline_per_layer_loop_fu_2493_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_getParallelograms_fu_1936_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_getParallelograms_fu_1936_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_getParallelograms_fu_1936_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_getParallelograms_fu_1936_ap_ready = ap_const_logic_1)) then 
                    grp_getParallelograms_fu_1936_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_getShadows_fu_2166_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_getShadows_fu_2166_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state90))) then 
                    grp_getShadows_fu_2166_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_getShadows_fu_2166_ap_ready = ap_const_logic_1)) then 
                    grp_getShadows_fu_2166_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_acceptanceCorners_fu_2727_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_acceptanceCorners_fu_2727_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state117))) then 
                    grp_get_acceptanceCorners_fu_2727_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_acceptanceCorners_fu_2727_ap_ready = ap_const_logic_1)) then 
                    grp_get_acceptanceCorners_fu_2727_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_index_from_z_fu_2870_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_index_from_z_fu_2870_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                    grp_get_index_from_z_fu_2870_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_index_from_z_fu_2870_ap_ready = ap_const_logic_1)) then 
                    grp_get_index_from_z_fu_2870_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_makePatch_alignedToLine_fu_2304_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_makePatch_alignedToLine_fu_2304_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                    grp_makePatch_alignedToLine_fu_2304_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_makePatch_alignedToLine_fu_2304_ap_ready = ap_const_logic_1)) then 
                    grp_makePatch_alignedToLine_fu_2304_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_patch_buffer_add_patch_fu_2539_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_patch_buffer_add_patch_fu_2539_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    grp_patch_buffer_add_patch_fu_2539_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_patch_buffer_add_patch_fu_2539_ap_ready = ap_const_logic_1)) then 
                    grp_patch_buffer_add_patch_fu_2539_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state121) or (ap_const_logic_1 = ap_CS_fsm_state102) or (ap_const_logic_1 = ap_CS_fsm_state95) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state108) or (ap_const_logic_1 = ap_CS_fsm_state106) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state19) or ((ap_const_logic_1 = ap_CS_fsm_state119) and (shiftOriginal_reg_6865 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state98) and (ap_const_lv1_1 = and_ln1388_reg_6788)) or ((ap_const_logic_1 = ap_CS_fsm_state68) and (ap_const_boolean_0 = ap_block_state68_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state67) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state108) or ((ap_const_logic_1 = ap_CS_fsm_state67) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_tmp708_0_reg_1719_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                agg_tmp708_0_reg_1719 <= shifted_Align_V_3_reg_6904;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                agg_tmp708_0_reg_1719 <= select_ln1499_fu_5412_p3;
            end if; 
        end if;
    end process;

    complementary_topL_jL_V_1_reg_1797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                complementary_topL_jL_V_1_reg_1797 <= complementary_topL_jL_V_4_reg_6992;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                complementary_topL_jL_V_1_reg_1797 <= shadow_fromTopToInnermost_topL_jL_q0;
            end if; 
        end if;
    end process;

    complementary_topL_jR_V_1_reg_1777_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                complementary_topL_jR_V_1_reg_1777 <= complementary_topL_jR_V_4_reg_6981;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                complementary_topL_jR_V_1_reg_1777 <= complementary_topL_jR_V_reg_6813;
            end if; 
        end if;
    end process;

    complementary_topR_jL_V_1_reg_1787_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                complementary_topR_jL_V_1_reg_1787 <= complementary_topR_jL_V_4_reg_6986;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                complementary_topR_jL_V_1_reg_1787 <= shadow_fromTopToInnermost_topR_jL_q0;
            end if; 
        end if;
    end process;

    complementary_topR_jR_V_1_reg_1767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                complementary_topR_jR_V_1_reg_1767 <= complementary_topR_jR_V_4_reg_6976;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                complementary_topR_jR_V_1_reg_1767 <= complementary_topR_jR_V_reg_6797;
            end if; 
        end if;
    end process;

    cond_shadowquilt_column_loop_reg_1509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state124)) then 
                cond_shadowquilt_column_loop_reg_1509 <= cond_shadowquilt_column_loop_1_reg_7053;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                cond_shadowquilt_column_loop_reg_1509 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    current_z_top_index_V_reg_1583_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                current_z_top_index_V_reg_1583 <= current_z_top_index_V_6_reg_6438;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                current_z_top_index_V_reg_1583 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    empty_125_reg_1673_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state98) and (ap_const_lv1_0 = and_ln1388_reg_6788))) then 
                empty_125_reg_1673 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state100) and (ap_const_lv1_1 = and_ln1388_reg_6788))) then 
                empty_125_reg_1673 <= phitmp6_reg_6792;
            end if; 
        end if;
    end process;

    empty_126_reg_1685_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state101) and (ap_const_lv1_0 = and_ln1400_fu_5307_p2))) then 
                empty_126_reg_1685 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state104) and (ap_const_lv1_1 = and_ln1400_reg_6804))) then 
                empty_126_reg_1685 <= phitmp5_reg_6808;
            end if; 
        end if;
    end process;

    empty_127_reg_1697_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state105) and (ap_const_lv1_0 = and_ln1409_fu_5347_p2))) then 
                empty_127_reg_1697 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state108) and (ap_const_lv1_1 = and_ln1409_reg_6820))) then 
                empty_127_reg_1697 <= phitmp7_reg_6824;
            end if; 
        end if;
    end process;

    empty_128_reg_1729_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                empty_128_reg_1729 <= horizontalShiftBottom_1_reg_7036;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                empty_128_reg_1729 <= horizontalShiftBottom_fu_5386_p2;
            end if; 
        end if;
    end process;

    empty_129_reg_1738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                empty_129_reg_1738 <= horizontalShiftTop_1_reg_7021;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                empty_129_reg_1738 <= horizontalShiftTop_fu_5381_p2;
            end if; 
        end if;
    end process;

    empty_reg_1661_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state94) and (ap_const_lv1_0 = and_ln1379_fu_5227_p2))) then 
                empty_reg_1661 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state97) and (ap_const_lv1_1 = and_ln1379_reg_6779))) then 
                empty_reg_1661 <= phitmp_reg_6783;
            end if; 
        end if;
    end process;

    horizontalOverlapBottom_V_2_reg_1903_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_fu_2898_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state119) and (shiftOriginal_reg_6865 = ap_const_lv1_0)))) then 
                horizontalOverlapBottom_V_2_reg_1903 <= horizontalOverlapBottom_V_reg_1839;
            elsif (((grp_fu_2898_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                horizontalOverlapBottom_V_2_reg_1903 <= horizontalOverlapBottom_V_1_fu_5704_p3;
            end if; 
        end if;
    end process;

    horizontalOverlapBottom_V_reg_1839_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                horizontalOverlapBottom_V_reg_1839 <= ap_phi_mux_horizontalOverlapBottom_V_2_phi_fu_1907_p6;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                horizontalOverlapBottom_V_reg_1839 <= ap_const_lv32_FFF00000;
            end if; 
        end if;
    end process;

    horizontalOverlapTop_V_2_reg_1888_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_fu_2898_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state119) and (shiftOriginal_reg_6865 = ap_const_lv1_0)))) then 
                horizontalOverlapTop_V_2_reg_1888 <= horizontalOverlapTop_V_reg_1827;
            elsif (((grp_fu_2898_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                horizontalOverlapTop_V_2_reg_1888 <= horizontalOverlapTop_V_1_fu_5665_p3;
            end if; 
        end if;
    end process;

    horizontalOverlapTop_V_reg_1827_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                horizontalOverlapTop_V_reg_1827 <= ap_phi_mux_horizontalOverlapTop_V_2_phi_fu_1892_p6;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                horizontalOverlapTop_V_reg_1827 <= ap_const_lv32_FFF00000;
            end if; 
        end if;
    end process;

    latest_patch_index_1_reg_1532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                latest_patch_index_1_reg_1532 <= trunc_ln1213_reg_6715;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                latest_patch_index_1_reg_1532 <= trunc_ln540_1_reg_6255;
            end if; 
        end if;
    end process;

    latest_patch_index_3_reg_1608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) and ((((((or_ln974_reg_6390 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929)) or ((icmp_ln878_fu_4113_p2 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((ap_const_lv1_0 = and_ln1505_reg_6376) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((icmp_ln885_reg_6309 = ap_const_lv1_1) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln971_reg_6305) and (ap_const_lv1_1 = and_ln830_reg_5929))))) then 
                latest_patch_index_3_reg_1608 <= latest_patch_index_1_reg_1532;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state20) and (ap_const_lv1_0 = and_ln830_fu_3106_p2) and (notChoppedPatch_fu_3100_p2 = ap_const_lv1_0) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (notChoppedPatch_fu_3100_p2 = ap_const_lv1_1) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
                latest_patch_index_3_reg_1608 <= trunc_ln540_reg_5825;
            end if; 
        end if;
    end process;

    lbVal_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                lbVal_constprop <= grp_alignedtoline_per_layer_loop_fu_2493_lbVal_constprop_o;
            elsif ((((grp_makePatch_alignedToLine_fu_2304_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state114)) or ((grp_makePatch_alignedToLine_fu_2304_lbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80)))) then 
                lbVal_constprop <= grp_makePatch_alignedToLine_fu_2304_lbVal_constprop_o;
            end if; 
        end if;
    end process;

    madeComplementaryPatch_reg_1644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) and ((((((or_ln974_reg_6390 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929)) or ((icmp_ln878_fu_4113_p2 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((ap_const_lv1_0 = and_ln1505_reg_6376) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((icmp_ln885_reg_6309 = ap_const_lv1_1) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln971_reg_6305) and (ap_const_lv1_1 = and_ln830_reg_5929))))) then 
                madeComplementaryPatch_reg_1644 <= ap_const_lv1_1;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state20) and (ap_const_lv1_0 = and_ln830_fu_3106_p2) and (notChoppedPatch_fu_3100_p2 = ap_const_lv1_0) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (notChoppedPatch_fu_3100_p2 = ap_const_lv1_1) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
                madeComplementaryPatch_reg_1644 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    makeHorizontallyShiftedPatch_reg_1863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                makeHorizontallyShiftedPatch_reg_1863 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                makeHorizontallyShiftedPatch_reg_1863 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    nPatchesAtComplementary_reg_1542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                nPatchesAtComplementary_reg_1542 <= num_patches_ret8_reg_6729;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                nPatchesAtComplementary_reg_1542 <= num_patches_ret2_reg_6269;
            end if; 
        end if;
    end process;

    newZtop_V_reg_1851_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                newZtop_V_reg_1851 <= newZtop_V_2_reg_6884;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                newZtop_V_reg_1851 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    num_patches_0_reg_1497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state124)) then 
                num_patches_0_reg_1497 <= num_patches_6_reg_1918;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                num_patches_0_reg_1497 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    num_patches_2_reg_1620_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state77) and (icmp_ln886_reg_6460 = ap_const_lv1_0))) then 
                num_patches_2_reg_1620 <= nPatchesAtComplementary_reg_1542;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (icmp_ln886_reg_6460 = ap_const_lv1_1))) then 
                num_patches_2_reg_1620 <= add_ln135_1_fu_5132_p2;
            end if; 
        end if;
    end process;

    num_patches_3_reg_1631_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) and ((((((or_ln974_reg_6390 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929)) or ((icmp_ln878_fu_4113_p2 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((ap_const_lv1_0 = and_ln1505_reg_6376) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((icmp_ln885_reg_6309 = ap_const_lv1_1) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln971_reg_6305) and (ap_const_lv1_1 = and_ln830_reg_5929))))) then 
                num_patches_3_reg_1631 <= nPatchesAtComplementary_reg_1542;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state20) and (ap_const_lv1_0 = and_ln830_fu_3106_p2) and (notChoppedPatch_fu_3100_p2 = ap_const_lv1_0) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (notChoppedPatch_fu_3100_p2 = ap_const_lv1_1) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
                num_patches_3_reg_1631 <= nPatchesAtOriginal_V_reg_5840;
            end if; 
        end if;
    end process;

    num_patches_4_reg_1708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                num_patches_4_reg_1708 <= num_patches_ret3_reg_6928;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                num_patches_4_reg_1708 <= num_patches_3_reg_1631;
            end if; 
        end if;
    end process;

    num_patches_5_reg_1877_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state110) and (((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_0) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1534_fu_5469_p2)) or ((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_0) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1532_1_fu_5498_p2))))) then 
                num_patches_5_reg_1877 <= num_patches_4_reg_1708;
            elsif (((makeHorizontallyShiftedPatch_reg_1863 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state112))) then 
                num_patches_5_reg_1877 <= grp_fu_2985_p2;
            end if; 
        end if;
    end process;

    num_patches_6_reg_1918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_madeComplementaryPatch_phi_fu_1649_p6 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state88) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then 
                num_patches_6_reg_1918 <= num_patches_3_reg_1631;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state110) and (((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_0) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1534_fu_5469_p2)) or ((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_0) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1532_1_fu_5498_p2))))) then 
                num_patches_6_reg_1918 <= ap_phi_mux_num_patches_4_phi_fu_1711_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state122) and (ap_const_lv1_0 = and_ln1638_fu_5730_p2) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then 
                num_patches_6_reg_1918 <= num_patches_4_reg_1708;
            elsif (((madeComplementaryPatch_reg_1644 = ap_const_lv1_1) and (makeHorizontallyShiftedPatch_reg_1863 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state123) and (ap_const_lv1_1 = and_ln1638_reg_7044))) then 
                num_patches_6_reg_1918 <= grp_fu_2985_p2;
            end if; 
        end if;
    end process;

    original_topL_jL_V_1_reg_1757_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                original_topL_jL_V_1_reg_1757 <= original_topL_jL_V_3_reg_6971;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                original_topL_jL_V_1_reg_1757 <= reg_3031;
            end if; 
        end if;
    end process;

    original_topL_jR_V_1_reg_1817_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                original_topL_jR_V_1_reg_1817 <= original_topL_jR_V_3_reg_7005;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                original_topL_jR_V_1_reg_1817 <= reg_3038;
            end if; 
        end if;
    end process;

    original_topR_jL_V_1_reg_1747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                original_topR_jL_V_1_reg_1747 <= original_topR_jL_V_3_reg_6966;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                original_topR_jL_V_1_reg_1747 <= reg_3044;
            end if; 
        end if;
    end process;

    original_topR_jR_V_1_reg_1807_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then 
                original_topR_jR_V_1_reg_1807 <= original_topR_jR_V_3_reg_6998;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then 
                original_topR_jR_V_1_reg_1807 <= reg_3051;
            end if; 
        end if;
    end process;

    phi_ln1253_reg_1562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                phi_ln1253_reg_1562 <= select_ln1253_fu_5177_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                phi_ln1253_reg_1562 <= select_ln961_fu_3734_p3;
            end if; 
        end if;
    end process;

    phi_ln1496_reg_1572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                phi_ln1496_reg_1572 <= xor_ln971_reg_6705;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                phi_ln1496_reg_1572 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    previous_z_top_min_V_reg_1595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                previous_z_top_min_V_reg_1595 <= z_top_min_V_12_reg_1552;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                previous_z_top_min_V_reg_1595 <= ap_const_lv32_80000000;
            end if; 
        end if;
    end process;

    rbVal_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                rbVal_constprop <= grp_alignedtoline_per_layer_loop_fu_2493_rbVal_constprop_o;
            elsif ((((grp_makePatch_alignedToLine_fu_2304_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state114)) or ((grp_makePatch_alignedToLine_fu_2304_rbVal_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80)))) then 
                rbVal_constprop <= grp_makePatch_alignedToLine_fu_2304_rbVal_constprop_o;
            end if; 
        end if;
    end process;

    reg_3057_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
                reg_3057 <= patch_buffer_order_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
                reg_3057 <= patch_buffer_order_q1;
            end if; 
        end if;
    end process;

    shifted_Align_V_1_fu_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                shifted_Align_V_1_fu_460 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state53) and ((((((or_ln974_reg_6390 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929)) or ((icmp_ln878_fu_4113_p2 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((ap_const_lv1_0 = and_ln1505_reg_6376) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((icmp_ln885_reg_6309 = ap_const_lv1_1) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln971_reg_6305) and (ap_const_lv1_1 = and_ln830_reg_5929))))) then 
                shifted_Align_V_1_fu_460 <= select_ln53_157_reg_6238;
            end if; 
        end if;
    end process;

    z_top_max_V_1_reg_1520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state124)) then 
                z_top_max_V_1_reg_1520 <= reg_2995;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                z_top_max_V_1_reg_1520 <= ap_const_lv32_3200000;
            end if; 
        end if;
    end process;

    z_top_min_V_12_reg_1552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                z_top_min_V_12_reg_1552 <= z_top_min_V_11_reg_6694;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                z_top_min_V_12_reg_1552 <= z_top_min_V_1_reg_6249;
            end if; 
        end if;
    end process;

    z_top_min_V_fu_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                z_top_min_V_fu_456 <= ap_const_lv32_FCE00000;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state53) and ((((((or_ln974_reg_6390 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929)) or ((icmp_ln878_fu_4113_p2 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((ap_const_lv1_0 = and_ln1505_reg_6376) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((icmp_ln885_reg_6309 = ap_const_lv1_1) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln971_reg_6305) and (ap_const_lv1_1 = and_ln830_reg_5929))))) then 
                z_top_min_V_fu_456 <= z_top_min_V_12_reg_1552;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                agg_tmp166_0_3_reg_6423 <= grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_return;
                agg_tmp166_0_4_reg_6428 <= grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_return;
                current_z_top_index_V_6_reg_6438 <= current_z_top_index_V_6_fu_4172_p3;
                icmp_ln886_reg_6460 <= icmp_ln886_fu_4197_p2;
                tmp_81_reg_6433 <= grp_fu_2904_p1(31 downto 31);
                trunc_ln1144_1_reg_6443 <= current_z_top_index_V_6_fu_4172_p3(11 downto 9);
                trunc_ln1144_reg_6448 <= trunc_ln1144_fu_4189_p1;
                trunc_ln1151_reg_6455 <= trunc_ln1151_fu_4193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state94)) then
                and_ln1379_reg_6779 <= and_ln1379_fu_5227_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state97)) then
                and_ln1388_reg_6788 <= and_ln1388_fu_5267_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state101)) then
                and_ln1400_reg_6804 <= and_ln1400_fu_5307_p2;
                complementary_topR_jR_V_reg_6797 <= shadow_fromTopToInnermost_topR_jR_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state105)) then
                and_ln1409_reg_6820 <= and_ln1409_fu_5347_p2;
                complementary_topL_jR_V_reg_6813 <= shadow_fromTopToInnermost_topL_jR_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                and_ln1505_reg_6376 <= and_ln1505_fu_4079_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state122)) then
                and_ln1638_reg_7044 <= and_ln1638_fu_5730_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (notChoppedPatch_fu_3100_p2 = ap_const_lv1_0))) then
                and_ln830_reg_5929 <= and_ln830_fu_3106_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                and_ln971_reg_6305 <= and_ln971_fu_3752_p2;
                white_space_height_V_reg_6299 <= white_space_height_V_fu_3742_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state80)) then
                call_ret5_reg_6710 <= grp_makePatch_alignedToLine_fu_2304_ap_return_0;
                num_patches_ret8_reg_6729 <= grp_makePatch_alignedToLine_fu_2304_ap_return_1;
                trunc_ln1213_reg_6715 <= trunc_ln1213_fu_5144_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state118)) then
                complementary_topL_jL_V_2_reg_6938 <= grp_getShadows_fu_2166_ap_return_0;
                complementary_topL_jR_V_2_reg_6946 <= grp_getShadows_fu_2166_ap_return_1;
                complementary_topR_jL_V_2_reg_6953 <= grp_getShadows_fu_2166_ap_return_2;
                complementary_topR_jR_V_2_reg_6959 <= grp_getShadows_fu_2166_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state119)) then
                complementary_topL_jL_V_4_reg_6992 <= complementary_topL_jL_V_4_fu_5588_p3;
                complementary_topL_jR_V_4_reg_6981 <= complementary_topL_jR_V_4_fu_5576_p3;
                complementary_topR_jL_V_4_reg_6986 <= complementary_topR_jL_V_4_fu_5582_p3;
                complementary_topR_jR_V_4_reg_6976 <= complementary_topR_jR_V_4_fu_5570_p3;
                horizontalShiftBottom_1_reg_7036 <= horizontalShiftBottom_1_fu_5629_p2;
                horizontalShiftTop_1_reg_7021 <= horizontalShiftTop_1_fu_5615_p2;
                original_topL_jL_V_3_reg_6971 <= original_topL_jL_V_3_fu_5564_p3;
                original_topL_jR_V_3_reg_7005 <= original_topL_jR_V_3_fu_5601_p3;
                original_topR_jL_V_3_reg_6966 <= original_topR_jL_V_3_fu_5558_p3;
                original_topR_jR_V_3_reg_6998 <= original_topR_jR_V_3_fu_5594_p3;
                sext_ln703_10_reg_7016 <= sext_ln703_10_fu_5611_p1;
                sext_ln703_11_reg_7026 <= sext_ln703_11_fu_5621_p1;
                sext_ln703_12_reg_7031 <= sext_ln703_12_fu_5625_p1;
                sext_ln703_9_reg_7011 <= sext_ln703_9_fu_5607_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state123)) then
                cond_shadowquilt_column_loop_1_reg_7053 <= cond_shadowquilt_column_loop_1_fu_5747_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                icmp_ln1114_3_reg_6645 <= icmp_ln1114_3_fu_4853_p2;
                or_ln1114_2_reg_6635 <= or_ln1114_2_fu_4804_p2;
                tmp_94_reg_6640 <= sub_ln703_15_fu_4825_p2(31 downto 31);
                xor_ln1114_6_reg_6630 <= xor_ln1114_6_fu_4793_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                icmp_ln1494_160_reg_6507 <= icmp_ln1494_160_fu_4318_p2;
                    new_z_i_index_1_V_reg_6501(31 downto 20) <= new_z_i_index_1_V_fu_4287_p2(31 downto 20);
                    new_z_i_index_2_V_reg_6495(31 downto 20) <= new_z_i_index_2_V_fu_4281_p2(31 downto 20);
                    new_z_i_index_3_V_reg_6489(31 downto 20) <= new_z_i_index_3_V_fu_4275_p2(31 downto 20);
                tmp_3_reg_6512 <= new_z_i_index_4_V_1_fu_4310_p3(31 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                icmp_ln1495_161_reg_6216 <= icmp_ln1495_161_fu_3610_p2;
                if_cond_0_0_reg_6227 <= triangleAcceptance_q0;
                select_ln53_155_reg_6206 <= select_ln53_155_fu_3598_p3;
                select_ln53_173_reg_6232 <= select_ln53_173_fu_3646_p3;
                trunc_ln674_156_reg_6211 <= trunc_ln674_156_fu_3606_p1;
                trunc_ln674_157_reg_6221 <= trunc_ln674_157_fu_3616_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                icmp_ln1495_167_reg_6022 <= icmp_ln1495_167_fu_3274_p2;
                select_ln53_145_reg_5996 <= select_ln53_145_fu_3234_p3;
                select_ln53_161_reg_6012 <= select_ln53_161_fu_3262_p3;
                trunc_ln674_162_reg_6017 <= trunc_ln674_162_fu_3270_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                icmp_ln1495_172_reg_6106 <= icmp_ln1495_172_fu_3425_p2;
                select_ln53_149_reg_6080 <= select_ln53_149_fu_3385_p3;
                select_ln53_166_reg_6096 <= select_ln53_166_fu_3413_p3;
                trunc_ln674_167_reg_6101 <= trunc_ln674_167_fu_3421_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln878_fu_4113_p2 = ap_const_lv1_1) and (or_ln974_reg_6390 = ap_const_lv1_1) and (icmp_ln885_reg_6309 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln971_reg_6305) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1505_reg_6376) and (ap_const_lv1_1 = and_ln830_reg_5929))) then
                icmp_ln1498_reg_6408 <= icmp_ln1498_fu_4119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                icmp_ln1505_2_reg_6361 <= icmp_ln1505_2_fu_4026_p2;
                m_19_reg_6351 <= m_15_fu_3984_p2(63 downto 1);
                    select_ln893_reg_6356(0) <= select_ln893_fu_4008_p3(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                icmp_ln1505_reg_6371 <= icmp_ln1505_fu_4069_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state46) and (ap_const_lv1_0 = and_ln971_fu_3752_p2))) then
                icmp_ln885_reg_6309 <= icmp_ln885_fu_3772_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                icmp_ln908_reg_6336 <= icmp_ln908_fu_3909_p2;
                select_ln908_reg_6341 <= select_ln908_fu_3929_p3;
                sub_ln894_reg_6330 <= sub_ln894_fu_3817_p2;
                trunc_ln893_reg_6346 <= trunc_ln893_fu_3937_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state109)) then
                lnot619_reg_6879 <= lnot619_fu_5438_p2;
                newZtop_V_2_reg_6884 <= newZtop_V_2_fu_5444_p3;
                or_ln1532_reg_6890 <= or_ln1532_fu_5452_p2;
                shiftOriginal_reg_6865 <= shiftOriginal_fu_5426_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                lshr_ln4_reg_6464 <= add_ln1151_fu_4209_p2(15 downto 13);
                lshr_ln5_reg_6469 <= add_ln1158_fu_4225_p2(15 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln885_fu_3772_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln971_fu_3752_p2))) then
                m_18_reg_6318 <= m_18_fu_3792_p3;
                p_Result_32_reg_6313 <= p_Val2_s_fu_3764_p3(31 downto 31);
                p_Result_33_reg_6325 <= p_Result_33_fu_3800_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                nPatchesAtOriginal_V_reg_5840 <= grp_patch_buffer_add_patch_fu_2539_ap_return_1;
                trunc_ln540_reg_5825 <= trunc_ln540_fu_3078_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                    new_z_i_index_1_V_1_reg_6527(31 downto 20) <= new_z_i_index_1_V_1_fu_4371_p3(31 downto 20);
                    new_z_i_index_2_V_1_reg_6532(31 downto 20) <= new_z_i_index_2_V_1_fu_4395_p3(31 downto 20);
                tmp_1_reg_6542 <= new_z_i_index_2_V_1_fu_4395_p3(31 downto 20);
                tmp_6_reg_6537 <= new_z_i_index_1_V_1_fu_4371_p3(31 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                    new_z_i_index_3_V_1_reg_6557(31 downto 20) <= new_z_i_index_3_V_1_fu_4473_p3(31 downto 20);
                tmp_2_reg_6572 <= new_z_i_index_3_V_1_fu_4473_p3(31 downto 20);
                z_bits_3_reg_6577 <= z_bits_3_fu_4596_p1;
                z_bits_4_reg_6582 <= z_bits_4_fu_4601_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                notChoppedPatch_reg_5925 <= notChoppedPatch_fu_3100_p2;
                original_d_V_reg_5919 <= d_corner_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                num_patches_ret2_reg_6269 <= grp_patch_buffer_add_patch_fu_2539_ap_return_1;
                trunc_ln540_1_reg_6255 <= trunc_ln540_1_fu_3691_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state114)) then
                num_patches_ret3_reg_6928 <= grp_makePatch_alignedToLine_fu_2304_ap_return_1;
                trunc_ln1562_reg_6915 <= trunc_ln1562_fu_5542_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) and (or_ln974_reg_6390 = ap_const_lv1_1) and (icmp_ln885_reg_6309 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln971_reg_6305) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1505_reg_6376) and (ap_const_lv1_1 = and_ln830_reg_5929))) then
                num_points_load_reg_6394 <= num_points_q0;
                x_reg_6399 <= x_fu_4107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state108)) then
                or_ln1530_reg_6835 <= or_ln1530_fu_5375_p2;
                shifted_Align_V_1_load_4_reg_6829 <= shifted_Align_V_1_fu_460;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                or_ln974_reg_6390 <= or_ln974_fu_4101_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state103)) then
                phitmp5_reg_6808 <= phitmp5_fu_5329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state99)) then
                phitmp6_reg_6792 <= phitmp6_fu_5289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state107)) then
                phitmp7_reg_6824 <= phitmp7_fu_5369_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state96)) then
                phitmp_reg_6783 <= phitmp_fu_5249_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then
                reg_2991 <= grp_patch_buffer_add_patch_fu_2539_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state19))) then
                reg_2995 <= c_corner_1_q0;
                reg_3001 <= c_corner_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state55))) then
                reg_3006 <= grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state55))) then
                reg_3011 <= grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state69) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state68) and (ap_const_boolean_0 = ap_block_state68_on_subcall_done)))) then
                reg_3016 <= grp_fu_2913_p2;
                reg_3020 <= grp_fu_2927_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state108) or (ap_const_logic_1 = ap_CS_fsm_state106) or (ap_const_logic_1 = ap_CS_fsm_state90) or ((ap_const_logic_1 = ap_CS_fsm_state98) and (ap_const_lv1_1 = and_ln1388_reg_6788)))) then
                reg_3024 <= z_top_min_V_fu_456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then
                reg_3031 <= grp_getShadows_fu_2166_ap_return_0;
                reg_3038 <= grp_getShadows_fu_2166_ap_return_1;
                reg_3044 <= grp_getShadows_fu_2166_ap_return_2;
                reg_3051 <= grp_getShadows_fu_2166_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                ret_V_16_reg_6689 <= ret_V_16_fu_5099_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                select_ln1114_6_reg_6618 <= select_ln1114_6_fu_4773_p3;
                tmp_93_reg_6624 <= grp_fu_2913_p2(31 downto 31);
                xor_ln1114_5_reg_6613 <= xor_ln1114_5_fu_4747_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                select_ln53_143_reg_5958 <= select_ln53_143_fu_3150_p3;
                select_ln53_159_reg_5974 <= select_ln53_159_fu_3196_p3;
                trunc_ln674_160_reg_5980 <= trunc_ln674_160_fu_3204_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                select_ln53_147_reg_6042 <= select_ln53_147_fu_3306_p3;
                select_ln53_164_reg_6058 <= select_ln53_164_fu_3347_p3;
                trunc_ln674_165_reg_6064 <= trunc_ln674_165_fu_3355_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                select_ln53_151_reg_6121 <= select_ln53_151_fu_3457_p3;
                select_ln53_169_reg_6142 <= select_ln53_169_fu_3498_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                select_ln53_153_reg_6158 <= select_ln53_153_fu_3532_p3;
                select_ln53_171_reg_6190 <= select_ln53_171_fu_3570_p3;
                trunc_ln674_154_reg_6164 <= trunc_ln674_154_fu_3540_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                select_ln53_157_reg_6238 <= select_ln53_157_fu_3664_p3;
                z_top_min_V_1_reg_6249 <= z_top_min_V_1_fu_3684_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                sext_ln703_4_reg_6289 <= sext_ln703_4_fu_3715_p1;
                sext_ln703_reg_6284 <= sext_ln703_fu_3701_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state89)) then
                shadow_fromTopToInnermost_topL_jL_addr_reg_6754 <= zext_ln1324_fu_5185_p1(2 - 1 downto 0);
                shadow_fromTopToInnermost_topL_jR_addr_reg_6759 <= zext_ln1324_fu_5185_p1(2 - 1 downto 0);
                shadow_fromTopToInnermost_topR_jL_addr_reg_6764 <= zext_ln1324_fu_5185_p1(2 - 1 downto 0);
                shadow_fromTopToInnermost_topR_jR_addr_reg_6769 <= zext_ln1324_fu_5185_p1(2 - 1 downto 0);
                trunc_ln1325_reg_6749 <= trunc_ln1325_fu_5193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state110) and (((or_ln1530_1_fu_5464_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1534_fu_5469_p2)) or ((or_ln1530_1_fu_5464_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1532_1_fu_5498_p2))))) then
                shifted_Align_V_3_reg_6904 <= shifted_Align_V_3_fu_5530_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                tmp_90_reg_6607 <= grp_fu_2913_p2(31 downto 31);
                z_bits_2_reg_6602 <= z_bits_2_fu_4668_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                trunc_ln1084_3_reg_6517 <= select_ln1077_3_fu_4334_p3(11 downto 9);
                trunc_ln1084_4_reg_6522 <= trunc_ln1084_4_fu_4350_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state91)) then
                trunc_ln1332_reg_6774 <= trunc_ln1332_fu_5197_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state116)) then
                trunc_ln1577_reg_6933 <= trunc_ln1577_fu_5546_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                v_assign_1_reg_6479 <= grp_get_index_from_z_fu_2870_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                v_assign_2_reg_6484 <= grp_get_index_from_z_fu_2870_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                v_assign_s_reg_6474 <= grp_get_index_from_z_fu_2870_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state78)) then
                xor_ln971_reg_6705 <= xor_ln971_fu_5138_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                z_bits_1_reg_6592 <= z_bits_1_fu_4615_p1;
                z_bits_reg_6587 <= z_bits_fu_4610_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                z_top_min_V_11_reg_6694 <= z_top_min_V_11_fu_5125_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then
                z_top_min_V_13_reg_6683 <= z_top_min_V_13_fu_5085_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                z_top_min_V_3_reg_6655 <= new_z_i_atTop_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                z_top_min_V_5_reg_6661 <= z_top_min_V_5_fu_4960_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                z_top_min_V_7_reg_6672 <= z_top_min_V_7_fu_5022_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                    zext_ln716_reg_5848(31 downto 0) <= zext_ln716_fu_3082_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                    zext_ln973_reg_6380(31 downto 0) <= zext_ln973_fu_4085_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln716_reg_5848(63 downto 32) <= "00000000000000000000000000000000";
    select_ln893_reg_6356(10 downto 1) <= "0111111111";
    zext_ln973_reg_6380(63 downto 32) <= "00000000000000000000000000000000";
    new_z_i_index_3_V_reg_6489(19 downto 0) <= "00000000000000000000";
    new_z_i_index_2_V_reg_6495(19 downto 0) <= "00000000000000000000";
    new_z_i_index_1_V_reg_6501(19 downto 0) <= "00000000000000000000";
    new_z_i_index_1_V_1_reg_6527(19 downto 0) <= "00000000000000000000";
    new_z_i_index_2_V_1_reg_6532(19 downto 0) <= "00000000000000000000";
    new_z_i_index_3_V_1_reg_6557(19 downto 0) <= "00000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state55, ap_CS_fsm_state67, ap_CS_fsm_state88, ap_CS_fsm_state68, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_block_state68_on_subcall_done, ap_CS_fsm_state69, ap_CS_fsm_state98, and_ln1388_reg_6788, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state20, notChoppedPatch_fu_3100_p2, notChoppedPatch_reg_5925, and_ln830_fu_3106_p2, and_ln830_reg_5929, ap_CS_fsm_state46, and_ln971_fu_3752_p2, and_ln971_reg_6305, icmp_ln885_fu_3772_p2, icmp_ln885_reg_6309, and_ln1505_fu_4079_p2, and_ln1505_reg_6376, ap_CS_fsm_state50, or_ln974_reg_6390, ap_CS_fsm_state53, icmp_ln878_fu_4113_p2, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state80, and_ln1379_fu_5227_p2, ap_CS_fsm_state94, ap_CS_fsm_state96, ap_CS_fsm_state99, ap_CS_fsm_state101, and_ln1400_fu_5307_p2, ap_CS_fsm_state103, ap_CS_fsm_state105, and_ln1409_fu_5347_p2, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state110, or_ln1530_1_fu_5464_p2, and_ln1532_1_fu_5498_p2, and_ln1534_fu_5469_p2, ap_CS_fsm_state114, ap_CS_fsm_state118, ap_CS_fsm_state122, grp_getParallelograms_fu_1936_ap_done, grp_getShadows_fu_2166_ap_done, grp_makePatch_alignedToLine_fu_2304_ap_done, grp_alignedtoline_per_layer_loop_fu_2493_ap_done, grp_patch_buffer_add_patch_fu_2539_ap_done, grp_get_acceptanceCorners_fu_2727_ap_done, grp_get_index_from_z_fu_2870_ap_done, ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4, ap_phi_mux_madeComplementaryPatch_phi_fu_1649_p6, ap_block_state109_on_subcall_done, ap_CS_fsm_state120, ap_block_state120_on_subcall_done, ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84, ap_block_state55_on_subcall_done, ap_block_state118_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_patch_buffer_add_patch_fu_2539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_getParallelograms_fu_1936_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_get_acceptanceCorners_fu_2727_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (notChoppedPatch_fu_3100_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_fu_3106_p2) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1) and ((ap_const_lv1_0 = and_ln830_fu_3106_p2) or (notChoppedPatch_fu_3100_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_alignedtoline_per_layer_loop_fu_2493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_patch_buffer_add_patch_fu_2539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((grp_getParallelograms_fu_1936_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((grp_get_acceptanceCorners_fu_2727_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln885_fu_3772_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln971_fu_3752_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state50) and (ap_const_lv1_0 = and_ln1505_fu_4079_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and ((notChoppedPatch_reg_5925 = ap_const_lv1_1) or ((ap_const_lv1_0 = and_ln830_reg_5929) or ((ap_const_lv1_1 = and_ln971_reg_6305) or ((icmp_ln885_reg_6309 = ap_const_lv1_1) or ((ap_const_lv1_0 = and_ln1505_reg_6376) or ((icmp_ln878_fu_4113_p2 = ap_const_lv1_0) or (or_ln974_reg_6390 = ap_const_lv1_0))))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state87;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state55) and (ap_const_boolean_0 = ap_block_state55_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if (((grp_get_index_from_z_fu_2870_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                if (((grp_get_index_from_z_fu_2870_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((grp_get_index_from_z_fu_2870_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if (((grp_get_index_from_z_fu_2870_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state67) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state68 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state68) and (ap_const_boolean_0 = ap_block_state68_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when ap_ST_fsm_state69 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state69) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                if (((grp_makePatch_alignedToLine_fu_2304_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                if (((grp_getParallelograms_fu_1936_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                    ap_NS_fsm <= ap_ST_fsm_state83;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                if (((grp_get_acceptanceCorners_fu_2727_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then
                    ap_NS_fsm <= ap_ST_fsm_state85;
                else
                    ap_NS_fsm <= ap_ST_fsm_state84;
                end if;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                if (((ap_phi_mux_madeComplementaryPatch_phi_fu_1649_p6 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state88) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state123;
                elsif (((ap_phi_mux_madeComplementaryPatch_phi_fu_1649_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state88) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state89;
                else
                    ap_NS_fsm <= ap_ST_fsm_state88;
                end if;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                if (((grp_getShadows_fu_2166_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state91))) then
                    ap_NS_fsm <= ap_ST_fsm_state92;
                else
                    ap_NS_fsm <= ap_ST_fsm_state91;
                end if;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                if (((grp_getShadows_fu_2166_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then
                    ap_NS_fsm <= ap_ST_fsm_state94;
                else
                    ap_NS_fsm <= ap_ST_fsm_state93;
                end if;
            when ap_ST_fsm_state94 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state94) and (ap_const_lv1_0 = and_ln1379_fu_5227_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state97;
                else
                    ap_NS_fsm <= ap_ST_fsm_state95;
                end if;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state96) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state97;
                else
                    ap_NS_fsm <= ap_ST_fsm_state96;
                end if;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state98) and (ap_const_lv1_0 = and_ln1388_reg_6788))) then
                    ap_NS_fsm <= ap_ST_fsm_state100;
                else
                    ap_NS_fsm <= ap_ST_fsm_state99;
                end if;
            when ap_ST_fsm_state99 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state99) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state100;
                else
                    ap_NS_fsm <= ap_ST_fsm_state99;
                end if;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state101) and (ap_const_lv1_0 = and_ln1400_fu_5307_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state104;
                else
                    ap_NS_fsm <= ap_ST_fsm_state102;
                end if;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state103) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state104;
                else
                    ap_NS_fsm <= ap_ST_fsm_state103;
                end if;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state105) and (ap_const_lv1_0 = and_ln1409_fu_5347_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state108;
                else
                    ap_NS_fsm <= ap_ST_fsm_state106;
                end if;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state107) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state108;
                else
                    ap_NS_fsm <= ap_ST_fsm_state107;
                end if;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state110;
                else
                    ap_NS_fsm <= ap_ST_fsm_state109;
                end if;
            when ap_ST_fsm_state110 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state110) and (((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_0) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1534_fu_5469_p2)) or ((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_0) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1532_1_fu_5498_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state123;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state110) and (((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_1) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1534_fu_5469_p2)) or ((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_1) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1532_1_fu_5498_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state121;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state110) and (((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_0) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1534_fu_5469_p2)) or ((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 = ap_const_lv1_0) and (or_ln1530_1_fu_5464_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1532_1_fu_5498_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state112;
                else
                    ap_NS_fsm <= ap_ST_fsm_state111;
                end if;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                if (((grp_makePatch_alignedToLine_fu_2304_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state114))) then
                    ap_NS_fsm <= ap_ST_fsm_state115;
                else
                    ap_NS_fsm <= ap_ST_fsm_state114;
                end if;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                if (((grp_getParallelograms_fu_1936_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state116))) then
                    ap_NS_fsm <= ap_ST_fsm_state117;
                else
                    ap_NS_fsm <= ap_ST_fsm_state116;
                end if;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state118) and (ap_const_boolean_0 = ap_block_state118_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state119;
                else
                    ap_NS_fsm <= ap_ST_fsm_state118;
                end if;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state120;
            when ap_ST_fsm_state120 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state120) and (ap_const_boolean_0 = ap_block_state120_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state110;
                else
                    ap_NS_fsm <= ap_ST_fsm_state120;
                end if;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state122) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state123;
                else
                    ap_NS_fsm <= ap_ST_fsm_state122;
                end if;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_corner_0_address0 <= grp_get_acceptanceCorners_fu_2727_a_corner_0_address0;

    a_corner_0_ce0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_a_corner_0_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            a_corner_0_ce0 <= grp_get_acceptanceCorners_fu_2727_a_corner_0_ce0;
        else 
            a_corner_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    a_corner_0_d0 <= grp_get_acceptanceCorners_fu_2727_a_corner_0_d0;

    a_corner_0_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_a_corner_0_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            a_corner_0_we0 <= grp_get_acceptanceCorners_fu_2727_a_corner_0_we0;
        else 
            a_corner_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    a_corner_1_address0_assign_proc : process(ap_CS_fsm_state19, zext_ln716_reg_5848, ap_CS_fsm_state44, ap_CS_fsm_state85, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_a_corner_1_address0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84, zext_ln873_fu_3695_p1, zext_ln1217_fu_5148_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            a_corner_1_address0 <= zext_ln1217_fu_5148_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            a_corner_1_address0 <= zext_ln873_fu_3695_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            a_corner_1_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            a_corner_1_address0 <= grp_get_acceptanceCorners_fu_2727_a_corner_1_address0;
        else 
            a_corner_1_address0 <= "XX";
        end if; 
    end process;


    a_corner_1_ce0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state44, ap_CS_fsm_state85, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_a_corner_1_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            a_corner_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            a_corner_1_ce0 <= grp_get_acceptanceCorners_fu_2727_a_corner_1_ce0;
        else 
            a_corner_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    a_corner_1_d0 <= grp_get_acceptanceCorners_fu_2727_a_corner_1_d0;

    a_corner_1_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_a_corner_1_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            a_corner_1_we0 <= grp_get_acceptanceCorners_fu_2727_a_corner_1_we0;
        else 
            a_corner_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1084_1_fu_4553_p2 <= std_logic_vector(unsigned(shl_ln1084_1_fu_4545_p3) + unsigned(ap_const_lv16_4000));
    add_ln1084_2_fu_4635_p2 <= std_logic_vector(unsigned(shl_ln1084_2_fu_4627_p3) + unsigned(ap_const_lv16_6000));
    add_ln1084_fu_4505_p2 <= std_logic_vector(unsigned(shl_ln4_fu_4497_p3) + unsigned(ap_const_lv16_2000));
    add_ln1151_fu_4209_p2 <= std_logic_vector(unsigned(shl_ln6_fu_4202_p3) + unsigned(ap_const_lv16_6000));
    add_ln1158_fu_4225_p2 <= std_logic_vector(unsigned(shl_ln6_fu_4202_p3) + unsigned(ap_const_lv16_4000));
    add_ln135_1_fu_5132_p2 <= std_logic_vector(unsigned(nPatchesAtComplementary_reg_1542) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln731_1_fu_4384_p2 <= std_logic_vector(unsigned(shl_ln731_5_fu_4378_p2) + unsigned(ap_const_lv32_FFF00000));
    add_ln731_2_fu_4462_p2 <= std_logic_vector(unsigned(shl_ln731_6_fu_4456_p2) + unsigned(ap_const_lv32_FFF00000));
    add_ln731_3_fu_4298_p2 <= std_logic_vector(unsigned(shl_ln731_7_fu_4293_p2) + unsigned(ap_const_lv32_FFF00000));
    add_ln731_fu_4360_p2 <= std_logic_vector(unsigned(shl_ln731_4_fu_4354_p2) + unsigned(ap_const_lv32_FFF00000));
    add_ln908_fu_3959_p2 <= std_logic_vector(unsigned(sub_ln894_reg_6330) + unsigned(ap_const_lv32_FFFFFFCA));
    add_ln915_fu_4040_p2 <= std_logic_vector(unsigned(sub_ln915_fu_4035_p2) + unsigned(select_ln893_reg_6356));
    and_ln1379_fu_5227_p2 <= (xor_ln1496_fu_5215_p2 and icmp_ln1497_1_fu_5221_p2);
    and_ln1388_fu_5267_p2 <= (icmp_ln1495_16_fu_5261_p2 and icmp_ln1494_15_fu_5255_p2);
    and_ln1400_fu_5307_p2 <= (icmp_ln1495_18_fu_5301_p2 and icmp_ln1494_16_fu_5295_p2);
    and_ln1409_fu_5347_p2 <= (icmp_ln1495_21_fu_5341_p2 and icmp_ln1494_17_fu_5335_p2);
    and_ln1494_fu_3094_p2 <= (icmp_ln1494_fu_3088_p2 and flatBottom_q0);
    and_ln1505_fu_4079_p2 <= (or_ln1505_fu_4075_p2 and grp_fu_2885_p2);
    and_ln1532_1_fu_5498_p2 <= (grp_fu_2973_p2 and and_ln1532_fu_5492_p2);
    and_ln1532_fu_5492_p2 <= (xor_ln1532_fu_5486_p2 and grp_fu_2979_p2);
    and_ln1534_fu_5469_p2 <= (grp_fu_2979_p2 and grp_fu_2973_p2);
    and_ln1638_1_fu_5725_p2 <= (shiftOriginal_reg_6865 and icmp_ln1642_fu_5719_p2);
    and_ln1638_fu_5730_p2 <= (icmp_ln1494_21_fu_5713_p2 and and_ln1638_1_fu_5725_p2);
    and_ln830_fu_3106_p2 <= (grp_fu_3062_p2 and grp_fu_2898_p2);
    and_ln899_4_fu_3915_p2 <= (xor_ln899_fu_3896_p2 and p_Result_34_fu_3902_p3);
    and_ln899_fu_3877_p2 <= (or_ln899_3_fu_3871_p2 and m_18_reg_6318);
    and_ln971_fu_3752_p2 <= (phi_ln1496_reg_1572 and icmp_ln1497_fu_3746_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state101 <= ap_CS_fsm(100);
    ap_CS_fsm_state102 <= ap_CS_fsm(101);
    ap_CS_fsm_state103 <= ap_CS_fsm(102);
    ap_CS_fsm_state104 <= ap_CS_fsm(103);
    ap_CS_fsm_state105 <= ap_CS_fsm(104);
    ap_CS_fsm_state106 <= ap_CS_fsm(105);
    ap_CS_fsm_state107 <= ap_CS_fsm(106);
    ap_CS_fsm_state108 <= ap_CS_fsm(107);
    ap_CS_fsm_state109 <= ap_CS_fsm(108);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state110 <= ap_CS_fsm(109);
    ap_CS_fsm_state111 <= ap_CS_fsm(110);
    ap_CS_fsm_state112 <= ap_CS_fsm(111);
    ap_CS_fsm_state113 <= ap_CS_fsm(112);
    ap_CS_fsm_state114 <= ap_CS_fsm(113);
    ap_CS_fsm_state115 <= ap_CS_fsm(114);
    ap_CS_fsm_state116 <= ap_CS_fsm(115);
    ap_CS_fsm_state117 <= ap_CS_fsm(116);
    ap_CS_fsm_state118 <= ap_CS_fsm(117);
    ap_CS_fsm_state119 <= ap_CS_fsm(118);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state120 <= ap_CS_fsm(119);
    ap_CS_fsm_state121 <= ap_CS_fsm(120);
    ap_CS_fsm_state122 <= ap_CS_fsm(121);
    ap_CS_fsm_state123 <= ap_CS_fsm(122);
    ap_CS_fsm_state124 <= ap_CS_fsm(123);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_CS_fsm_state96 <= ap_CS_fsm(95);
    ap_CS_fsm_state97 <= ap_CS_fsm(96);
    ap_CS_fsm_state98 <= ap_CS_fsm(97);
    ap_CS_fsm_state99 <= ap_CS_fsm(98);

    ap_block_state109_on_subcall_done_assign_proc : process(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_done)
    begin
                ap_block_state109_on_subcall_done <= ((grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_0));
    end process;


    ap_block_state118_on_subcall_done_assign_proc : process(grp_getShadows_fu_2166_ap_done, grp_get_acceptanceCorners_fu_2727_ap_done)
    begin
                ap_block_state118_on_subcall_done <= ((grp_get_acceptanceCorners_fu_2727_ap_done = ap_const_logic_0) or (grp_getShadows_fu_2166_ap_done = ap_const_logic_0));
    end process;


    ap_block_state120_on_subcall_done_assign_proc : process(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, shiftOriginal_reg_6865)
    begin
                ap_block_state120_on_subcall_done <= ((shiftOriginal_reg_6865 = ap_const_lv1_1) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_0));
    end process;


    ap_block_state55_on_subcall_done_assign_proc : process(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_done, grp_get_index_from_z_fu_2870_ap_done)
    begin
                ap_block_state55_on_subcall_done <= ((grp_get_index_from_z_fu_2870_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_0));
    end process;


    ap_block_state68_on_subcall_done_assign_proc : process(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_done)
    begin
                ap_block_state68_on_subcall_done <= ((grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_done = ap_const_logic_0) or (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4, ap_CS_fsm_state2)
    begin
        if ((((ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4 <= cond_shadowquilt_column_loop_reg_1509;

    ap_phi_mux_horizontalOverlapBottom_V_2_phi_fu_1907_p6_assign_proc : process(shiftOriginal_reg_6865, ap_CS_fsm_state120, horizontalOverlapBottom_V_reg_1839, grp_fu_2898_p2, horizontalOverlapBottom_V_1_fu_5704_p3, horizontalOverlapBottom_V_2_reg_1903)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1))) then
            if ((grp_fu_2898_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_horizontalOverlapBottom_V_2_phi_fu_1907_p6 <= horizontalOverlapBottom_V_reg_1839;
            elsif ((grp_fu_2898_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_horizontalOverlapBottom_V_2_phi_fu_1907_p6 <= horizontalOverlapBottom_V_1_fu_5704_p3;
            else 
                ap_phi_mux_horizontalOverlapBottom_V_2_phi_fu_1907_p6 <= horizontalOverlapBottom_V_2_reg_1903;
            end if;
        else 
            ap_phi_mux_horizontalOverlapBottom_V_2_phi_fu_1907_p6 <= horizontalOverlapBottom_V_2_reg_1903;
        end if; 
    end process;


    ap_phi_mux_horizontalOverlapTop_V_2_phi_fu_1892_p6_assign_proc : process(shiftOriginal_reg_6865, ap_CS_fsm_state120, horizontalOverlapTop_V_reg_1827, horizontalOverlapTop_V_1_fu_5665_p3, horizontalOverlapTop_V_2_reg_1888, grp_fu_2898_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1))) then
            if ((grp_fu_2898_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_horizontalOverlapTop_V_2_phi_fu_1892_p6 <= horizontalOverlapTop_V_reg_1827;
            elsif ((grp_fu_2898_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_horizontalOverlapTop_V_2_phi_fu_1892_p6 <= horizontalOverlapTop_V_1_fu_5665_p3;
            else 
                ap_phi_mux_horizontalOverlapTop_V_2_phi_fu_1892_p6 <= horizontalOverlapTop_V_2_reg_1888;
            end if;
        else 
            ap_phi_mux_horizontalOverlapTop_V_2_phi_fu_1892_p6 <= horizontalOverlapTop_V_2_reg_1888;
        end if; 
    end process;


    ap_phi_mux_latest_patch_index_3_phi_fu_1611_p6_assign_proc : process(notChoppedPatch_reg_5925, and_ln830_reg_5929, and_ln971_reg_6305, icmp_ln885_reg_6309, and_ln1505_reg_6376, or_ln974_reg_6390, ap_CS_fsm_state53, icmp_ln878_fu_4113_p2, latest_patch_index_1_reg_1532, latest_patch_index_3_reg_1608)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state53) and ((((((or_ln974_reg_6390 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929)) or ((icmp_ln878_fu_4113_p2 = ap_const_lv1_0) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((ap_const_lv1_0 = and_ln1505_reg_6376) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((icmp_ln885_reg_6309 = ap_const_lv1_1) and (notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln830_reg_5929))) or ((notChoppedPatch_reg_5925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln971_reg_6305) and (ap_const_lv1_1 = and_ln830_reg_5929))))) then 
            ap_phi_mux_latest_patch_index_3_phi_fu_1611_p6 <= latest_patch_index_1_reg_1532;
        else 
            ap_phi_mux_latest_patch_index_3_phi_fu_1611_p6 <= latest_patch_index_3_reg_1608;
        end if; 
    end process;

    ap_phi_mux_madeComplementaryPatch_phi_fu_1649_p6 <= madeComplementaryPatch_reg_1644;
    ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_1868_p4 <= makeHorizontallyShiftedPatch_reg_1863;
    ap_phi_mux_num_patches_4_phi_fu_1711_p4 <= num_patches_4_reg_1708;
    ap_phi_mux_phi_ln1253_phi_fu_1565_p4 <= phi_ln1253_reg_1562;

    ap_ready_assign_proc : process(ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4, ap_CS_fsm_state2)
    begin
        if (((ap_phi_mux_cond_shadowquilt_column_loop_phi_fu_1513_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_corner_0_address0 <= grp_get_acceptanceCorners_fu_2727_b_corner_0_address0;

    b_corner_0_ce0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_b_corner_0_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            b_corner_0_ce0 <= grp_get_acceptanceCorners_fu_2727_b_corner_0_ce0;
        else 
            b_corner_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    b_corner_0_d0 <= grp_get_acceptanceCorners_fu_2727_b_corner_0_d0;

    b_corner_0_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_b_corner_0_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            b_corner_0_we0 <= grp_get_acceptanceCorners_fu_2727_b_corner_0_we0;
        else 
            b_corner_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    b_corner_1_address0_assign_proc : process(ap_CS_fsm_state44, ap_CS_fsm_state85, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_b_corner_1_address0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84, zext_ln873_fu_3695_p1, zext_ln1217_fu_5148_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            b_corner_1_address0 <= zext_ln1217_fu_5148_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            b_corner_1_address0 <= zext_ln873_fu_3695_p1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            b_corner_1_address0 <= grp_get_acceptanceCorners_fu_2727_b_corner_1_address0;
        else 
            b_corner_1_address0 <= "XX";
        end if; 
    end process;


    b_corner_1_ce0_assign_proc : process(ap_CS_fsm_state44, ap_CS_fsm_state85, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_b_corner_1_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            b_corner_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            b_corner_1_ce0 <= grp_get_acceptanceCorners_fu_2727_b_corner_1_ce0;
        else 
            b_corner_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    b_corner_1_d0 <= grp_get_acceptanceCorners_fu_2727_b_corner_1_d0;

    b_corner_1_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_b_corner_1_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            b_corner_1_we0 <= grp_get_acceptanceCorners_fu_2727_b_corner_1_we0;
        else 
            b_corner_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    c_corner_0_address0_assign_proc : process(zext_ln716_fu_3082_p1, ap_CS_fsm_state18, ap_CS_fsm_state53, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_c_corner_0_address0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84, zext_ln1305_fu_4134_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            c_corner_0_address0 <= zext_ln1305_fu_4134_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            c_corner_0_address0 <= zext_ln716_fu_3082_p1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            c_corner_0_address0 <= grp_get_acceptanceCorners_fu_2727_c_corner_0_address0;
        else 
            c_corner_0_address0 <= "XX";
        end if; 
    end process;


    c_corner_0_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state53, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_c_corner_0_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            c_corner_0_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            c_corner_0_ce0 <= grp_get_acceptanceCorners_fu_2727_c_corner_0_ce0;
        else 
            c_corner_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    c_corner_0_d0 <= grp_get_acceptanceCorners_fu_2727_c_corner_0_d0;

    c_corner_0_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_c_corner_0_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            c_corner_0_we0 <= grp_get_acceptanceCorners_fu_2727_c_corner_0_we0;
        else 
            c_corner_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    c_corner_1_address0_assign_proc : process(zext_ln716_fu_3082_p1, ap_CS_fsm_state18, zext_ln973_fu_4085_p1, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_c_corner_1_address0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84, zext_ln1305_fu_4134_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            c_corner_1_address0 <= zext_ln1305_fu_4134_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            c_corner_1_address0 <= zext_ln973_fu_4085_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            c_corner_1_address0 <= zext_ln716_fu_3082_p1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            c_corner_1_address0 <= grp_get_acceptanceCorners_fu_2727_c_corner_1_address0;
        else 
            c_corner_1_address0 <= "XX";
        end if; 
    end process;


    c_corner_1_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_c_corner_1_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            c_corner_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            c_corner_1_ce0 <= grp_get_acceptanceCorners_fu_2727_c_corner_1_ce0;
        else 
            c_corner_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    c_corner_1_d0 <= grp_get_acceptanceCorners_fu_2727_c_corner_1_d0;

    c_corner_1_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_c_corner_1_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            c_corner_1_we0 <= grp_get_acceptanceCorners_fu_2727_c_corner_1_we0;
        else 
            c_corner_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    complementary_topL_jL_V_4_fu_5588_p3 <= 
        complementary_topL_jL_V_1_reg_1797 when (shiftOriginal_reg_6865(0) = '1') else 
        complementary_topL_jL_V_2_reg_6938;
    complementary_topL_jR_V_4_fu_5576_p3 <= 
        complementary_topL_jR_V_1_reg_1777 when (shiftOriginal_reg_6865(0) = '1') else 
        complementary_topL_jR_V_2_reg_6946;
    complementary_topR_jL_V_4_fu_5582_p3 <= 
        complementary_topR_jL_V_1_reg_1787 when (shiftOriginal_reg_6865(0) = '1') else 
        complementary_topR_jL_V_2_reg_6953;
    complementary_topR_jR_V_4_fu_5570_p3 <= 
        complementary_topR_jR_V_1_reg_1767 when (shiftOriginal_reg_6865(0) = '1') else 
        complementary_topR_jR_V_2_reg_6959;
    cond_and_1_fu_5741_p2 <= "1" when (signed(reg_3006) < signed(ap_const_lv32_F00000)) else "0";
    cond_shadowquilt_column_loop_1_fu_5747_p2 <= (grp_fu_3062_p2 and cond_and_1_fu_5741_p2);
    current_z_top_index_V_2_fu_4140_p2 <= std_logic_vector(unsigned(grp_get_index_from_z_fu_2870_ap_return) + unsigned(ap_const_lv32_1));
    current_z_top_index_V_3_fu_4146_p3 <= 
        current_z_top_index_V_2_fu_4140_p2 when (icmp_ln1498_reg_6408(0) = '1') else 
        grp_get_index_from_z_fu_2870_ap_return;
    current_z_top_index_V_4_fu_4161_p2 <= std_logic_vector(unsigned(current_z_top_index_V_3_fu_4146_p3) + unsigned(select_ln1495_1_fu_4153_p3));
    current_z_top_index_V_6_fu_4172_p3 <= 
        current_z_top_index_V_4_fu_4161_p2 when (icmp_ln878_1_fu_4167_p2(0) = '1') else 
        x_reg_6399;
    d_corner_0_address0 <= grp_get_acceptanceCorners_fu_2727_d_corner_0_address0;

    d_corner_0_ce0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_d_corner_0_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            d_corner_0_ce0 <= grp_get_acceptanceCorners_fu_2727_d_corner_0_ce0;
        else 
            d_corner_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    d_corner_0_d0 <= grp_get_acceptanceCorners_fu_2727_d_corner_0_d0;

    d_corner_0_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_d_corner_0_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            d_corner_0_we0 <= grp_get_acceptanceCorners_fu_2727_d_corner_0_we0;
        else 
            d_corner_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    d_corner_1_address0_assign_proc : process(ap_CS_fsm_state19, zext_ln716_reg_5848, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_d_corner_1_address0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            d_corner_1_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            d_corner_1_address0 <= grp_get_acceptanceCorners_fu_2727_d_corner_1_address0;
        else 
            d_corner_1_address0 <= "XX";
        end if; 
    end process;


    d_corner_1_ce0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_d_corner_1_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            d_corner_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            d_corner_1_ce0 <= grp_get_acceptanceCorners_fu_2727_d_corner_1_ce0;
        else 
            d_corner_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    d_corner_1_d0 <= grp_get_acceptanceCorners_fu_2727_d_corner_1_d0;

    d_corner_1_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_d_corner_1_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            d_corner_1_we0 <= grp_get_acceptanceCorners_fu_2727_d_corner_1_we0;
        else 
            d_corner_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flatBottom_address0_assign_proc : process(ap_CS_fsm_state19, zext_ln716_reg_5848, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_flatBottom_address0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            flatBottom_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            flatBottom_address0 <= grp_get_acceptanceCorners_fu_2727_flatBottom_address0;
        else 
            flatBottom_address0 <= "XX";
        end if; 
    end process;


    flatBottom_ce0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_flatBottom_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            flatBottom_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            flatBottom_ce0 <= grp_get_acceptanceCorners_fu_2727_flatBottom_ce0;
        else 
            flatBottom_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    flatBottom_d0 <= grp_get_acceptanceCorners_fu_2727_flatBottom_d0;

    flatBottom_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_flatBottom_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            flatBottom_we0 <= grp_get_acceptanceCorners_fu_2727_flatBottom_we0;
        else 
            flatBottom_we0 <= ap_const_logic_0;
        end if; 
    end process;

    flatTop_address0 <= grp_get_acceptanceCorners_fu_2727_flatTop_address0;

    flatTop_ce0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_flatTop_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            flatTop_ce0 <= grp_get_acceptanceCorners_fu_2727_flatTop_ce0;
        else 
            flatTop_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    flatTop_d0 <= grp_get_acceptanceCorners_fu_2727_flatTop_d0;

    flatTop_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_flatTop_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            flatTop_we0 <= grp_get_acceptanceCorners_fu_2727_flatTop_we0;
        else 
            flatTop_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_alignedtoline_per_layer_loop_fu_2493_ap_start <= grp_alignedtoline_per_layer_loop_fu_2493_ap_start_reg;

    grp_alignedtoline_per_layer_loop_fu_2493_i_offset_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_i_offset <= ap_const_lv3_4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_i_offset <= ap_const_lv3_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_i_offset <= ap_const_lv3_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_i_offset <= ap_const_lv3_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_i_offset <= ap_const_lv3_0;
        else 
            grp_alignedtoline_per_layer_loop_fu_2493_i_offset <= "XXX";
        end if; 
    end process;


    grp_alignedtoline_per_layer_loop_fu_2493_leftRight_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_leftRight <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_leftRight <= ap_const_lv1_0;
        else 
            grp_alignedtoline_per_layer_loop_fu_2493_leftRight <= "X";
        end if; 
    end process;


    grp_alignedtoline_per_layer_loop_fu_2493_p_read_assign_proc : process(select_ln53_157_reg_6238, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_p_read <= select_ln53_157_reg_6238;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_p_read <= ap_const_lv32_1600068;
        else 
            grp_alignedtoline_per_layer_loop_fu_2493_p_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_alignedtoline_per_layer_loop_fu_2493_z_top_assign_proc : process(z_top_min_V_1_reg_6249, z_top_max_V_1_reg_1520, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_z_top <= z_top_min_V_1_reg_6249;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_alignedtoline_per_layer_loop_fu_2493_z_top <= z_top_max_V_1_reg_1520;
        else 
            grp_alignedtoline_per_layer_loop_fu_2493_z_top <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_2885_p0 <= p_Result_35_fu_4052_p5;
    grp_fu_2898_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return) < signed(ap_const_lv32_F00000)) else "0";

    grp_fu_2904_p1_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state46, ap_CS_fsm_state78, ap_phi_mux_phi_ln1253_phi_fu_1565_p4, phi_ln1253_reg_1562)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            grp_fu_2904_p1 <= phi_ln1253_reg_1562;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_2904_p1 <= ap_phi_mux_phi_ln1253_phi_fu_1565_p4;
        else 
            grp_fu_2904_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_2904_p3 <= grp_fu_2904_p1(31 downto 31);
    grp_fu_2913_p2 <= std_logic_vector(unsigned(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return) - unsigned(z_top_min_V_12_reg_1552));
    grp_fu_2927_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_fu_2913_p2));
    grp_fu_2967_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return));
    grp_fu_2973_p2 <= "1" when (signed(horizontalOverlapTop_V_reg_1827) < signed(ap_const_lv32_1)) else "0";
    grp_fu_2979_p2 <= "1" when (signed(horizontalOverlapBottom_V_reg_1839) < signed(ap_const_lv32_1)) else "0";
    grp_fu_2985_p2 <= std_logic_vector(unsigned(num_patches_4_reg_1708) + unsigned(ap_const_lv32_FFFFFFFF));
    grp_fu_3062_p2 <= "1" when (signed(reg_2995) > signed(ap_const_lv32_FCDFFF98)) else "0";
    grp_getParallelograms_fu_1936_ap_start <= grp_getParallelograms_fu_1936_ap_start_reg;

    grp_getParallelograms_fu_1936_pSlope_V_offset_assign_proc : process(ap_CS_fsm_state116, trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            grp_getParallelograms_fu_1936_pSlope_V_offset <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_getParallelograms_fu_1936_pSlope_V_offset <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_getParallelograms_fu_1936_pSlope_V_offset <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_getParallelograms_fu_1936_pSlope_V_offset <= trunc_ln540_reg_5825;
        else 
            grp_getParallelograms_fu_1936_pSlope_V_offset <= "XX";
        end if; 
    end process;


    grp_getParallelograms_fu_1936_shadow_bottomL_jL_V_offset_assign_proc : process(ap_CS_fsm_state116, trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            grp_getParallelograms_fu_1936_shadow_bottomL_jL_V_offset <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_getParallelograms_fu_1936_shadow_bottomL_jL_V_offset <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_getParallelograms_fu_1936_shadow_bottomL_jL_V_offset <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_getParallelograms_fu_1936_shadow_bottomL_jL_V_offset <= trunc_ln540_reg_5825;
        else 
            grp_getParallelograms_fu_1936_shadow_bottomL_jL_V_offset <= "XX";
        end if; 
    end process;


    grp_getParallelograms_fu_1936_shadow_bottomL_jR_V_offset_assign_proc : process(ap_CS_fsm_state116, trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            grp_getParallelograms_fu_1936_shadow_bottomL_jR_V_offset <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_getParallelograms_fu_1936_shadow_bottomL_jR_V_offset <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_getParallelograms_fu_1936_shadow_bottomL_jR_V_offset <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_getParallelograms_fu_1936_shadow_bottomL_jR_V_offset <= trunc_ln540_reg_5825;
        else 
            grp_getParallelograms_fu_1936_shadow_bottomL_jR_V_offset <= "XX";
        end if; 
    end process;


    grp_getParallelograms_fu_1936_shadow_bottomR_jL_V_offset_assign_proc : process(ap_CS_fsm_state116, trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            grp_getParallelograms_fu_1936_shadow_bottomR_jL_V_offset <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_getParallelograms_fu_1936_shadow_bottomR_jL_V_offset <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_getParallelograms_fu_1936_shadow_bottomR_jL_V_offset <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_getParallelograms_fu_1936_shadow_bottomR_jL_V_offset <= trunc_ln540_reg_5825;
        else 
            grp_getParallelograms_fu_1936_shadow_bottomR_jL_V_offset <= "XX";
        end if; 
    end process;


    grp_getParallelograms_fu_1936_shadow_bottomR_jR_V_offset_assign_proc : process(ap_CS_fsm_state116, trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            grp_getParallelograms_fu_1936_shadow_bottomR_jR_V_offset <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_getParallelograms_fu_1936_shadow_bottomR_jR_V_offset <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_getParallelograms_fu_1936_shadow_bottomR_jR_V_offset <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_getParallelograms_fu_1936_shadow_bottomR_jR_V_offset <= trunc_ln540_reg_5825;
        else 
            grp_getParallelograms_fu_1936_shadow_bottomR_jR_V_offset <= "XX";
        end if; 
    end process;


    grp_getParallelograms_fu_1936_superpoints_V_offset_assign_proc : process(ap_CS_fsm_state116, trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            grp_getParallelograms_fu_1936_superpoints_V_offset <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_getParallelograms_fu_1936_superpoints_V_offset <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_getParallelograms_fu_1936_superpoints_V_offset <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_getParallelograms_fu_1936_superpoints_V_offset <= trunc_ln540_reg_5825;
        else 
            grp_getParallelograms_fu_1936_superpoints_V_offset <= "XX";
        end if; 
    end process;


    grp_getParallelograms_fu_1936_z1_max_V_offset_assign_proc : process(ap_CS_fsm_state116, trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            grp_getParallelograms_fu_1936_z1_max_V_offset <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_getParallelograms_fu_1936_z1_max_V_offset <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_getParallelograms_fu_1936_z1_max_V_offset <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_getParallelograms_fu_1936_z1_max_V_offset <= trunc_ln540_reg_5825;
        else 
            grp_getParallelograms_fu_1936_z1_max_V_offset <= "XX";
        end if; 
    end process;


    grp_getParallelograms_fu_1936_z1_min_V_offset_assign_proc : process(ap_CS_fsm_state116, trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            grp_getParallelograms_fu_1936_z1_min_V_offset <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_getParallelograms_fu_1936_z1_min_V_offset <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_getParallelograms_fu_1936_z1_min_V_offset <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_getParallelograms_fu_1936_z1_min_V_offset <= trunc_ln540_reg_5825;
        else 
            grp_getParallelograms_fu_1936_z1_min_V_offset <= "XX";
        end if; 
    end process;

    grp_getShadows_fu_2166_ap_start <= grp_getShadows_fu_2166_ap_start_reg;

    grp_getShadows_fu_2166_patch_offset_assign_proc : process(ap_CS_fsm_state91, ap_CS_fsm_state93, trunc_ln1325_reg_6749, trunc_ln1332_reg_6774, trunc_ln1577_reg_6933, ap_CS_fsm_state118)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_getShadows_fu_2166_patch_offset <= trunc_ln1577_reg_6933;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            grp_getShadows_fu_2166_patch_offset <= trunc_ln1332_reg_6774;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            grp_getShadows_fu_2166_patch_offset <= trunc_ln1325_reg_6749;
        else 
            grp_getShadows_fu_2166_patch_offset <= "XX";
        end if; 
    end process;

    grp_get_acceptanceCorners_fu_2727_ap_start <= grp_get_acceptanceCorners_fu_2727_ap_start_reg;

    grp_get_acceptanceCorners_fu_2727_p_read_assign_proc : process(trunc_ln540_reg_5825, trunc_ln540_1_reg_6255, trunc_ln1213_reg_6715, trunc_ln1562_reg_6915, ap_CS_fsm_state118, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_get_acceptanceCorners_fu_2727_p_read <= trunc_ln1562_reg_6915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            grp_get_acceptanceCorners_fu_2727_p_read <= trunc_ln1213_reg_6715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_get_acceptanceCorners_fu_2727_p_read <= trunc_ln540_1_reg_6255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_get_acceptanceCorners_fu_2727_p_read <= trunc_ln540_reg_5825;
        else 
            grp_get_acceptanceCorners_fu_2727_p_read <= "XX";
        end if; 
    end process;

    grp_get_index_from_z_fu_2870_ap_start <= grp_get_index_from_z_fu_2870_ap_start_reg;

    grp_get_index_from_z_fu_2870_layer_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_get_index_from_z_fu_2870_layer <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_get_index_from_z_fu_2870_layer <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_get_index_from_z_fu_2870_layer <= ap_const_lv3_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            grp_get_index_from_z_fu_2870_layer <= ap_const_lv3_4;
        else 
            grp_get_index_from_z_fu_2870_layer <= "XXX";
        end if; 
    end process;


    grp_get_index_from_z_fu_2870_z_value_assign_proc : process(reg_3006, ap_CS_fsm_state55, reg_3011, agg_tmp166_0_3_reg_6423, agg_tmp166_0_4_reg_6428, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state63, z_top_min_V_12_reg_1552)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_get_index_from_z_fu_2870_z_value <= agg_tmp166_0_4_reg_6428;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_get_index_from_z_fu_2870_z_value <= agg_tmp166_0_3_reg_6423;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_get_index_from_z_fu_2870_z_value <= reg_3011;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_get_index_from_z_fu_2870_z_value <= reg_3006;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_get_index_from_z_fu_2870_z_value <= z_top_min_V_12_reg_1552;
        else 
            grp_get_index_from_z_fu_2870_z_value <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_makePatch_alignedToLine_fu_2304_ap_start <= grp_makePatch_alignedToLine_fu_2304_ap_start_reg;

    grp_makePatch_alignedToLine_fu_2304_leftRight_assign_proc : process(ap_CS_fsm_state80, lnot619_reg_6879, ap_CS_fsm_state114)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state114)) then 
            grp_makePatch_alignedToLine_fu_2304_leftRight <= lnot619_reg_6879;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            grp_makePatch_alignedToLine_fu_2304_leftRight <= ap_const_lv1_1;
        else 
            grp_makePatch_alignedToLine_fu_2304_leftRight <= "X";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_2304_num_patches_read_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state114, num_patches_2_reg_1620, num_patches_5_reg_1877)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state114)) then 
            grp_makePatch_alignedToLine_fu_2304_num_patches_read <= num_patches_5_reg_1877;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            grp_makePatch_alignedToLine_fu_2304_num_patches_read <= num_patches_2_reg_1620;
        else 
            grp_makePatch_alignedToLine_fu_2304_num_patches_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_2304_p_read_assign_proc : process(select_ln53_157_reg_6238, ap_CS_fsm_state80, shifted_Align_V_3_reg_6904, ap_CS_fsm_state114)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state114)) then 
            grp_makePatch_alignedToLine_fu_2304_p_read <= shifted_Align_V_3_reg_6904;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            grp_makePatch_alignedToLine_fu_2304_p_read <= select_ln53_157_reg_6238;
        else 
            grp_makePatch_alignedToLine_fu_2304_p_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_2304_z_top_assign_proc : process(z_top_min_V_11_reg_6694, ap_CS_fsm_state80, newZtop_V_2_reg_6884, ap_CS_fsm_state114)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state114)) then 
            grp_makePatch_alignedToLine_fu_2304_z_top <= newZtop_V_2_reg_6884;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            grp_makePatch_alignedToLine_fu_2304_z_top <= z_top_min_V_11_reg_6694;
        else 
            grp_makePatch_alignedToLine_fu_2304_z_top <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_patch_buffer_add_patch_fu_2539_ap_start <= grp_patch_buffer_add_patch_fu_2539_ap_start_reg;

    grp_patch_buffer_add_patch_fu_2539_new_patch_0_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_0_q0, init_patch_V_0_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_0_q0 <= init_patch_V_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_0_q0 <= init_patch_V_0_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_0_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_0_q1, init_patch_V_0_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_0_q1 <= init_patch_V_0_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_0_q1 <= init_patch_V_0_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_0_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_10_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_10_q0, init_patch_V_10_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_10_q0 <= init_patch_V_10_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_10_q0 <= init_patch_V_10_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_10_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_10_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_10_q1, init_patch_V_10_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_10_q1 <= init_patch_V_10_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_10_q1 <= init_patch_V_10_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_10_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_11_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_11_q0, init_patch_V_11_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_11_q0 <= init_patch_V_11_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_11_q0 <= init_patch_V_11_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_11_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_11_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_11_q1, init_patch_V_11_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_11_q1 <= init_patch_V_11_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_11_q1 <= init_patch_V_11_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_11_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_12_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_12_q0, init_patch_V_12_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_12_q0 <= init_patch_V_12_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_12_q0 <= init_patch_V_12_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_12_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_12_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_12_q1, init_patch_V_12_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_12_q1 <= init_patch_V_12_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_12_q1 <= init_patch_V_12_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_12_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_13_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_13_q0, init_patch_V_13_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_13_q0 <= init_patch_V_13_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_13_q0 <= init_patch_V_13_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_13_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_13_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_13_q1, init_patch_V_13_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_13_q1 <= init_patch_V_13_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_13_q1 <= init_patch_V_13_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_13_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_14_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_14_q0, init_patch_V_14_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_14_q0 <= init_patch_V_14_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_14_q0 <= init_patch_V_14_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_14_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_14_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_14_q1, init_patch_V_14_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_14_q1 <= init_patch_V_14_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_14_q1 <= init_patch_V_14_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_14_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_15_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_15_q0, init_patch_V_15_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_15_q0 <= init_patch_V_15_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_15_q0 <= init_patch_V_15_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_15_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_15_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_15_q1, init_patch_V_15_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_15_q1 <= init_patch_V_15_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_15_q1 <= init_patch_V_15_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_15_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_1_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_1_q0, init_patch_V_1_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_1_q0 <= init_patch_V_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_1_q0 <= init_patch_V_1_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_1_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_1_q1, init_patch_V_1_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_1_q1 <= init_patch_V_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_1_q1 <= init_patch_V_1_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_1_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_2_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_2_q0, init_patch_V_2_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_2_q0 <= init_patch_V_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_2_q0 <= init_patch_V_2_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_2_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_2_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_2_q1, init_patch_V_2_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_2_q1 <= init_patch_V_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_2_q1 <= init_patch_V_2_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_2_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_3_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_3_q0, init_patch_V_3_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_3_q0 <= init_patch_V_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_3_q0 <= init_patch_V_3_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_3_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_3_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_3_q1, init_patch_V_3_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_3_q1 <= init_patch_V_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_3_q1 <= init_patch_V_3_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_3_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_4_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_4_q0, init_patch_V_4_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_4_q0 <= init_patch_V_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_4_q0 <= init_patch_V_4_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_4_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_4_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_4_q1, init_patch_V_4_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_4_q1 <= init_patch_V_4_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_4_q1 <= init_patch_V_4_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_4_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_5_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_5_q0, init_patch_V_5_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_5_q0 <= init_patch_V_5_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_5_q0 <= init_patch_V_5_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_5_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_5_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_5_q1, init_patch_V_5_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_5_q1 <= init_patch_V_5_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_5_q1 <= init_patch_V_5_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_5_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_6_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_6_q0, init_patch_V_6_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_6_q0 <= init_patch_V_6_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_6_q0 <= init_patch_V_6_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_6_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_6_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_6_q1, init_patch_V_6_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_6_q1 <= init_patch_V_6_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_6_q1 <= init_patch_V_6_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_6_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_7_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_7_q0, init_patch_V_7_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_7_q0 <= init_patch_V_7_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_7_q0 <= init_patch_V_7_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_7_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_7_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_7_q1, init_patch_V_7_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_7_q1 <= init_patch_V_7_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_7_q1 <= init_patch_V_7_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_7_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_8_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_8_q0, init_patch_V_8_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_8_q0 <= init_patch_V_8_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_8_q0 <= init_patch_V_8_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_8_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_8_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_8_q1, init_patch_V_8_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_8_q1 <= init_patch_V_8_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_8_q1 <= init_patch_V_8_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_8_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_9_q0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_9_q0, init_patch_V_9_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_9_q0 <= init_patch_V_9_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_9_q0 <= init_patch_V_9_1_q0;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_9_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_new_patch_9_q1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, init_patch_V_9_q1, init_patch_V_9_1_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_9_q1 <= init_patch_V_9_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_new_patch_9_q1 <= init_patch_V_9_1_q1;
        else 
            grp_patch_buffer_add_patch_fu_2539_new_patch_9_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_patch_buffer_add_patch_fu_2539_num_patches_read_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, nPatchesAtOriginal_V_reg_5840, num_patches_0_reg_1497)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_patch_buffer_add_patch_fu_2539_num_patches_read <= nPatchesAtOriginal_V_reg_5840;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_patch_buffer_add_patch_fu_2539_num_patches_read <= num_patches_0_reg_1497;
        else 
            grp_patch_buffer_add_patch_fu_2539_num_patches_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_2792_i_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state67, ap_CS_fsm_state88, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state20, ap_CS_fsm_state96, ap_CS_fsm_state99, ap_CS_fsm_state103, ap_CS_fsm_state107, ap_CS_fsm_state109, shiftOriginal_reg_6865, ap_CS_fsm_state122, ap_CS_fsm_state120)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state122) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state96) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state55) or ((ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_i <= ap_const_lv3_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_i <= ap_const_lv3_5;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_i <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2792_j_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state67, ap_CS_fsm_state88, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state20, ap_CS_fsm_state96, ap_CS_fsm_state99, ap_CS_fsm_state103, ap_CS_fsm_state107, ap_CS_fsm_state109, shiftOriginal_reg_6865, ap_CS_fsm_state122, ap_CS_fsm_state120)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_j <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_j <= ap_const_lv3_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state122) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state96) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state55) or ((ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_j <= ap_const_lv3_5;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_j <= ap_const_lv3_1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_j <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2792_k_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state67, ap_CS_fsm_state88, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state20, ap_CS_fsm_state96, ap_CS_fsm_state99, ap_CS_fsm_state103, ap_CS_fsm_state107, ap_CS_fsm_state109, shiftOriginal_reg_6865, ap_CS_fsm_state122, ap_CS_fsm_state120)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_k <= ap_const_lv3_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_k <= ap_const_lv3_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state122) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state96) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state88) or ((ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_k <= ap_const_lv3_0;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_k <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i_assign_proc : process(reg_2995, ap_CS_fsm_state55, ap_CS_fsm_state67, ap_CS_fsm_state88, ap_CS_fsm_state68, ap_CS_fsm_state69, reg_3031, reg_3044, ap_CS_fsm_state20, select_ln53_157_reg_6238, ap_CS_fsm_state96, ap_CS_fsm_state99, complementary_topR_jR_V_reg_6797, ap_CS_fsm_state103, complementary_topL_jR_V_reg_6813, ap_CS_fsm_state107, ap_CS_fsm_state109, shiftOriginal_reg_6865, original_topR_jR_V_3_reg_6998, ap_CS_fsm_state122, ap_CS_fsm_state120, agg_tmp708_0_reg_1719)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state122)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= agg_tmp708_0_reg_1719;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= original_topR_jR_V_3_reg_6998;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state109)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= ap_const_lv32_1600068;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= complementary_topL_jR_V_reg_6813;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= complementary_topR_jR_V_reg_6797;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= reg_3031;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= reg_3044;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= select_ln53_157_reg_6238;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= reg_2995;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j_assign_proc : process(reg_3001, ap_CS_fsm_state55, ap_CS_fsm_state67, ap_CS_fsm_state88, ap_CS_fsm_state68, ap_CS_fsm_state69, reg_3024, ap_CS_fsm_state20, z_bits_3_reg_6577, z_bits_reg_6587, z_bits_2_reg_6602, ap_CS_fsm_state96, ap_CS_fsm_state99, ap_CS_fsm_state103, ap_CS_fsm_state107, ap_CS_fsm_state109, shiftOriginal_reg_6865, ap_CS_fsm_state122, z_top_max_V_1_reg_1520, z_top_min_V_12_reg_1552, ap_CS_fsm_state120, newZtop_V_reg_1851)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state122)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= newZtop_V_reg_1851;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= reg_3024;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state96) or ((ap_const_logic_1 = ap_CS_fsm_state120) and (shiftOriginal_reg_6865 = ap_const_lv1_1)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= z_top_max_V_1_reg_1520;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= z_bits_2_reg_6602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= z_bits_reg_6587;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= z_bits_3_reg_6577;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= z_top_min_V_12_reg_1552;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= reg_3001;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2792_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_2812_j_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state68, ap_CS_fsm_state109)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_j <= ap_const_lv3_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_j <= ap_const_lv3_5;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_j <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2812_k_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state68, ap_CS_fsm_state109)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state109)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_k <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_k <= ap_const_lv3_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_k <= ap_const_lv3_3;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_k <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_i_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state68, select_ln53_157_reg_6238, shifted_Align_V_1_load_4_reg_6829, ap_CS_fsm_state109)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state109)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_i <= shifted_Align_V_1_load_4_reg_6829;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_i <= select_ln53_157_reg_6238;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_j_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state68, reg_3024, z_bits_1_reg_6592, ap_CS_fsm_state109, z_top_min_V_12_reg_1552)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state109)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_j <= reg_3024;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_j <= z_bits_1_reg_6592;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_j <= z_top_min_V_12_reg_1552;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_2812_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_2827_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_2842_ap_start_reg;
    horizontalOverlapBottom_V_1_fu_5704_p3 <= 
        trunc_ln1612_fu_5696_p1 when (icmp_ln1494_25_fu_5690_p2(0) = '1') else 
        trunc_ln1612_1_fu_5700_p1;
    horizontalOverlapTop_V_1_fu_5665_p3 <= 
        trunc_ln1609_fu_5657_p1 when (icmp_ln1494_24_fu_5651_p2(0) = '1') else 
        trunc_ln1609_1_fu_5661_p1;
    horizontalShiftBottom_1_fu_5629_p2 <= std_logic_vector(signed(original_topL_jL_V_3_fu_5564_p3) - signed(complementary_topL_jR_V_4_fu_5576_p3));
    horizontalShiftBottom_fu_5386_p2 <= std_logic_vector(unsigned(reg_3031) - unsigned(complementary_topL_jR_V_reg_6813));
    horizontalShiftTop_1_fu_5615_p2 <= std_logic_vector(signed(original_topR_jL_V_3_fu_5558_p3) - signed(complementary_topR_jR_V_4_fu_5570_p3));
    horizontalShiftTop_fu_5381_p2 <= std_logic_vector(unsigned(reg_3044) - unsigned(complementary_topR_jR_V_reg_6797));
    icmp_ln1114_1_fu_4741_p2 <= "1" when (signed(select_ln1114_4_fu_4733_p3) < signed(select_ln1114_2_fu_4705_p3)) else "0";
    icmp_ln1114_2_fu_4788_p2 <= "1" when (signed(select_ln1114_7_fu_4781_p3) < signed(select_ln1114_6_reg_6618)) else "0";
    icmp_ln1114_3_fu_4853_p2 <= "1" when (signed(select_ln1114_3_fu_4845_p3) < signed(select_ln1114_10_fu_4817_p3)) else "0";
    icmp_ln1114_fu_4680_p2 <= "1" when (signed(select_ln1114_fu_4673_p3) > signed(ap_const_lv32_7FEFFFFF)) else "0";
    icmp_ln1494_11_fu_3672_p2 <= "1" when (signed(select_ln53_173_reg_6232) < signed(ap_const_lv32_FCE00000)) else "0";
    icmp_ln1494_12_fu_3728_p2 <= "1" when (signed(ret_V_fu_3709_p2) > signed(ret_V_8_fu_3722_p2)) else "0";
    icmp_ln1494_13_fu_4090_p2 <= "1" when (signed(c_corner_1_q0) > signed(ap_const_lv32_FCDFFF98)) else "0";
    icmp_ln1494_14_fu_4096_p2 <= "1" when (signed(white_space_height_V_reg_6299) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_157_fu_4480_p2 <= "1" when (signed(new_z_i_index_1_V_1_reg_6527) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_158_fu_4485_p2 <= "1" when (signed(new_z_i_index_2_V_1_reg_6532) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_159_fu_4605_p2 <= "1" when (signed(new_z_i_index_3_V_1_reg_6557) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_15_fu_5255_p2 <= "1" when (signed(reg_3031) > signed(shifted_Align_V_1_fu_460)) else "0";
    icmp_ln1494_160_fu_4318_p2 <= "1" when (signed(new_z_i_index_4_V_1_fu_4310_p3) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_16_fu_5295_p2 <= "1" when (signed(shadow_fromTopToInnermost_topR_jR_q0) > signed(shifted_Align_V_1_fu_460)) else "0";
    icmp_ln1494_17_fu_5335_p2 <= "1" when (signed(shadow_fromTopToInnermost_topL_jR_q0) > signed(shifted_Align_V_1_fu_460)) else "0";
    icmp_ln1494_19_fu_5406_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_return) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_19_not_fu_5432_p2 <= (icmp_ln1494_19_fu_5406_p2 xor ap_const_lv1_1);
    icmp_ln1494_20_fu_5504_p2 <= "1" when (signed(empty_129_reg_1738) > signed(empty_128_reg_1729)) else "0";
    icmp_ln1494_21_fu_5713_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return) > signed(ap_const_lv32_F00000)) else "0";
    icmp_ln1494_22_fu_5171_p2 <= "1" when (signed(ret_V_10_fu_5157_p2) > signed(ret_V_11_fu_5166_p2)) else "0";
    icmp_ln1494_24_fu_5651_p2 <= "1" when (signed(ret_V_12_fu_5638_p2) > signed(ret_V_13_fu_5646_p2)) else "0";
    icmp_ln1494_25_fu_5690_p2 <= "1" when (signed(ret_V_14_fu_5677_p2) > signed(ret_V_15_fu_5685_p2)) else "0";
    icmp_ln1494_fu_3088_p2 <= "1" when (signed(a_corner_1_q0) > signed(z_top_max_V_1_reg_1520)) else "0";
    icmp_ln1495_147_fu_3126_p2 <= "0" when (tmp_72_fu_3116_p4 = ap_const_lv2_1) else "1";
    icmp_ln1495_148_fu_3144_p2 <= "1" when (signed(trunc_ln674_143_fu_3140_p1) < signed(select_ln53_fu_3132_p3)) else "0";
    icmp_ln1495_149_fu_3212_p2 <= "1" when (signed(trunc_ln674_144_fu_3208_p1) < signed(select_ln53_143_reg_5958)) else "0";
    icmp_ln1495_150_fu_3228_p2 <= "1" when (signed(trunc_ln674_145_fu_3224_p1) < signed(select_ln53_144_fu_3217_p3)) else "0";
    icmp_ln1495_151_fu_3284_p2 <= "1" when (signed(trunc_ln674_146_fu_3280_p1) < signed(select_ln53_145_reg_5996)) else "0";
    icmp_ln1495_152_fu_3300_p2 <= "1" when (signed(trunc_ln674_147_fu_3296_p1) < signed(select_ln53_146_fu_3289_p3)) else "0";
    icmp_ln1495_153_fu_3363_p2 <= "1" when (signed(trunc_ln674_148_fu_3359_p1) < signed(select_ln53_147_reg_6042)) else "0";
    icmp_ln1495_154_fu_3379_p2 <= "1" when (signed(trunc_ln674_149_fu_3375_p1) < signed(select_ln53_148_fu_3368_p3)) else "0";
    icmp_ln1495_155_fu_3435_p2 <= "1" when (signed(trunc_ln674_150_fu_3431_p1) < signed(select_ln53_149_reg_6080)) else "0";
    icmp_ln1495_156_fu_3451_p2 <= "1" when (signed(trunc_ln674_151_fu_3447_p1) < signed(select_ln53_150_fu_3440_p3)) else "0";
    icmp_ln1495_157_fu_3510_p2 <= "1" when (signed(trunc_ln674_152_fu_3506_p1) < signed(select_ln53_151_reg_6121)) else "0";
    icmp_ln1495_158_fu_3526_p2 <= "1" when (signed(trunc_ln674_153_fu_3522_p1) < signed(select_ln53_152_fu_3515_p3)) else "0";
    icmp_ln1495_159_fu_3578_p2 <= "1" when (signed(trunc_ln674_154_reg_6164) < signed(select_ln53_153_reg_6158)) else "0";
    icmp_ln1495_160_fu_3592_p2 <= "1" when (signed(trunc_ln674_155_fu_3588_p1) < signed(select_ln53_154_fu_3582_p3)) else "0";
    icmp_ln1495_161_fu_3610_p2 <= "1" when (signed(trunc_ln674_156_fu_3606_p1) < signed(select_ln53_155_fu_3598_p3)) else "0";
    icmp_ln1495_162_fu_3659_p2 <= "1" when (signed(trunc_ln674_157_reg_6221) < signed(select_ln53_156_fu_3654_p3)) else "0";
    icmp_ln1495_163_fu_3172_p2 <= "0" when (tmp_73_fu_3162_p4 = ap_const_lv2_1) else "1";
    icmp_ln1495_164_fu_3190_p2 <= "1" when (signed(trunc_ln674_159_fu_3186_p1) < signed(select_ln53_158_fu_3178_p3)) else "0";
    icmp_ln1495_165_fu_3242_p2 <= "1" when (signed(trunc_ln674_160_reg_5980) < signed(select_ln53_159_reg_5974)) else "0";
    icmp_ln1495_166_fu_3256_p2 <= "1" when (signed(trunc_ln674_161_fu_3252_p1) < signed(select_ln53_160_fu_3246_p3)) else "0";
    icmp_ln1495_167_fu_3274_p2 <= "1" when (signed(trunc_ln674_162_fu_3270_p1) < signed(select_ln53_161_fu_3262_p3)) else "0";
    icmp_ln1495_168_fu_3323_p2 <= "1" when (signed(trunc_ln674_163_fu_3319_p1) < signed(select_ln53_162_fu_3314_p3)) else "0";
    icmp_ln1495_169_fu_3341_p2 <= "1" when (signed(trunc_ln674_164_fu_3337_p1) < signed(select_ln53_163_fu_3329_p3)) else "0";
    icmp_ln1495_16_fu_5261_p2 <= "1" when (signed(reg_3031) < signed(ap_const_lv32_1600068)) else "0";
    icmp_ln1495_170_fu_3393_p2 <= "1" when (signed(trunc_ln674_165_reg_6064) < signed(select_ln53_164_reg_6058)) else "0";
    icmp_ln1495_171_fu_3407_p2 <= "1" when (signed(trunc_ln674_166_fu_3403_p1) < signed(select_ln53_165_fu_3397_p3)) else "0";
    icmp_ln1495_172_fu_3425_p2 <= "1" when (signed(trunc_ln674_167_fu_3421_p1) < signed(select_ln53_166_fu_3413_p3)) else "0";
    icmp_ln1495_173_fu_3474_p2 <= "1" when (signed(trunc_ln674_168_fu_3470_p1) < signed(select_ln53_167_fu_3465_p3)) else "0";
    icmp_ln1495_174_fu_3492_p2 <= "1" when (signed(trunc_ln674_169_fu_3488_p1) < signed(select_ln53_168_fu_3480_p3)) else "0";
    icmp_ln1495_175_fu_3548_p2 <= "1" when (signed(trunc_ln674_170_fu_3544_p1) < signed(select_ln53_169_reg_6142)) else "0";
    icmp_ln1495_176_fu_3564_p2 <= "1" when (signed(trunc_ln674_171_fu_3560_p1) < signed(select_ln53_170_fu_3553_p3)) else "0";
    icmp_ln1495_177_fu_3624_p2 <= "1" when (signed(trunc_ln674_172_fu_3620_p1) < signed(select_ln53_171_reg_6190)) else "0";
    icmp_ln1495_178_fu_3640_p2 <= "1" when (signed(trunc_ln674_173_fu_3636_p1) < signed(select_ln53_172_fu_3629_p3)) else "0";
    icmp_ln1495_179_fu_4366_p2 <= "1" when (signed(new_z_i_index_1_V_reg_6501) < signed(add_ln731_fu_4360_p2)) else "0";
    icmp_ln1495_180_fu_4390_p2 <= "1" when (signed(new_z_i_index_2_V_reg_6495) < signed(add_ln731_1_fu_4384_p2)) else "0";
    icmp_ln1495_181_fu_4468_p2 <= "1" when (signed(new_z_i_index_3_V_reg_6489) < signed(add_ln731_2_fu_4462_p2)) else "0";
    icmp_ln1495_182_fu_4304_p2 <= "1" when (signed(new_z_i_index_4_V_fu_4269_p2) < signed(add_ln731_3_fu_4298_p2)) else "0";
    icmp_ln1495_18_fu_5301_p2 <= "1" when (signed(shadow_fromTopToInnermost_topR_jR_q0) < signed(ap_const_lv32_1600068)) else "0";
    icmp_ln1495_21_fu_5341_p2 <= "1" when (signed(shadow_fromTopToInnermost_topL_jR_q0) < signed(ap_const_lv32_1600068)) else "0";
    icmp_ln1495_25_fu_4954_p2 <= "1" when (signed(shl_ln5_fu_4946_p3) < signed(ap_const_lv52_FFFFA)) else "0";
    icmp_ln1495_28_fu_5012_p2 <= "1" when (signed(shl_ln728_1_fu_5004_p3) < signed(ap_const_lv52_FFFFA)) else "0";
    icmp_ln1495_30_fu_5075_p2 <= "1" when (signed(shl_ln728_2_fu_5067_p3) < signed(ap_const_lv52_FFFFA)) else "0";
    icmp_ln1496_fu_5209_p2 <= "1" when (signed(reg_3044) < signed(shifted_Align_V_1_fu_460)) else "0";
    icmp_ln1497_1_fu_5221_p2 <= "1" when (signed(reg_3044) < signed(ap_const_lv32_1600069)) else "0";
    icmp_ln1497_fu_3746_p2 <= "1" when (signed(white_space_height_V_fu_3742_p1) < signed(ap_const_lv32_1)) else "0";
    icmp_ln1498_fu_4119_p2 <= "1" when (z_top_min_V_12_reg_1552 = previous_z_top_min_V_reg_1595) else "0";
    icmp_ln1505_2_fu_4026_p2 <= "1" when (trunc_ln_fu_4016_p4 = ap_const_lv52_0) else "0";
    icmp_ln1505_fu_4069_p2 <= "0" when (add_ln915_fu_4040_p2 = ap_const_lv11_7FF) else "1";
    icmp_ln1530_fu_5458_p2 <= "1" when (signed(empty_129_reg_1738) < signed(ap_const_lv32_1)) else "0";
    icmp_ln1532_fu_5475_p2 <= "1" when (signed(empty_128_reg_1729) < signed(ap_const_lv32_1)) else "0";
    icmp_ln1642_fu_5719_p2 <= "1" when (unsigned(num_patches_4_reg_1708) > unsigned(ap_const_lv32_2)) else "0";
    icmp_ln878_1_fu_4167_p2 <= "1" when (signed(current_z_top_index_V_4_fu_4161_p2) < signed(x_reg_6399)) else "0";
    icmp_ln878_fu_4113_p2 <= "1" when (signed(current_z_top_index_V_reg_1583) < signed(x_fu_4107_p2)) else "0";
    icmp_ln885_fu_3772_p2 <= "1" when (white_space_height_V_fu_3742_p1 = ap_const_lv32_0) else "0";
    icmp_ln886_fu_4197_p2 <= "1" when (signed(nPatchesAtComplementary_reg_1542) > signed(nPatchesAtOriginal_V_reg_5840)) else "0";
    icmp_ln896_fu_3839_p2 <= "1" when (signed(tmp_76_fu_3829_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln899_fu_3882_p2 <= "0" when (and_ln899_fu_3877_p2 = ap_const_lv32_0) else "1";
    icmp_ln908_fu_3909_p2 <= "1" when (signed(lsb_index_fu_3823_p2) > signed(ap_const_lv32_0)) else "0";

    init_patch_V_0_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_0_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_0_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_address0;
        else 
            init_patch_V_0_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_0_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_0_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_0_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_ce0;
        else 
            init_patch_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_0_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_0_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce1;
        else 
            init_patch_V_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_0_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_0_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_we0;
        else 
            init_patch_V_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_0_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_0_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_0_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_0_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_address0;
        else 
            init_patch_V_0_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_0_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_0_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_0_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_ce0;
        else 
            init_patch_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_0_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_0_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_0_ce1;
        else 
            init_patch_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_0_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_0_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_0_we0;
        else 
            init_patch_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_10_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_10_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_address0;
        else 
            init_patch_V_10_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_10_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_10_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_10_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_ce0;
        else 
            init_patch_V_10_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_10_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce1;
        else 
            init_patch_V_10_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_10_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_we0;
        else 
            init_patch_V_10_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_10_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_10_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_10_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_address0;
        else 
            init_patch_V_10_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_10_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_10_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_10_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_ce0;
        else 
            init_patch_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_10_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_10_ce1;
        else 
            init_patch_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_10_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_10_we0;
        else 
            init_patch_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_11_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_11_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_address0;
        else 
            init_patch_V_11_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_11_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_11_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_11_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_ce0;
        else 
            init_patch_V_11_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_11_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce1;
        else 
            init_patch_V_11_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_11_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_we0;
        else 
            init_patch_V_11_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_11_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_11_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_11_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_address0;
        else 
            init_patch_V_11_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_11_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_11_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_11_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_ce0;
        else 
            init_patch_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_11_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_11_ce1;
        else 
            init_patch_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_11_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_11_we0;
        else 
            init_patch_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_12_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_12_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_address0;
        else 
            init_patch_V_12_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_12_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_12_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_12_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_ce0;
        else 
            init_patch_V_12_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_12_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce1;
        else 
            init_patch_V_12_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_12_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_we0;
        else 
            init_patch_V_12_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_12_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_12_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_12_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_address0;
        else 
            init_patch_V_12_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_12_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_12_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_12_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_ce0;
        else 
            init_patch_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_12_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_12_ce1;
        else 
            init_patch_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_12_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_12_we0;
        else 
            init_patch_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_13_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_13_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_address0;
        else 
            init_patch_V_13_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_13_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_13_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_13_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_ce0;
        else 
            init_patch_V_13_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_13_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce1;
        else 
            init_patch_V_13_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_13_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_we0;
        else 
            init_patch_V_13_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_13_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_13_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_13_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_address0;
        else 
            init_patch_V_13_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_13_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_13_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_13_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_ce0;
        else 
            init_patch_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_13_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_13_ce1;
        else 
            init_patch_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_13_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_13_we0;
        else 
            init_patch_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_14_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_14_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_address0;
        else 
            init_patch_V_14_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_14_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_14_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_14_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_ce0;
        else 
            init_patch_V_14_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_14_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce1;
        else 
            init_patch_V_14_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_14_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_we0;
        else 
            init_patch_V_14_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_14_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_14_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_14_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_address0;
        else 
            init_patch_V_14_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_14_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_14_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_14_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_ce0;
        else 
            init_patch_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_14_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_14_ce1;
        else 
            init_patch_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_14_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_14_we0;
        else 
            init_patch_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_15_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_15_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_address0;
        else 
            init_patch_V_15_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_15_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_15_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_15_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_ce0;
        else 
            init_patch_V_15_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_15_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce1;
        else 
            init_patch_V_15_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_15_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_we0;
        else 
            init_patch_V_15_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_15_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_15_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_15_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_address0;
        else 
            init_patch_V_15_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_15_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_15_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_15_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_ce0;
        else 
            init_patch_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_15_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_15_ce1;
        else 
            init_patch_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_15_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_15_we0;
        else 
            init_patch_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_1_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_1_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_address0;
        else 
            init_patch_V_1_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_1_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_1_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_1_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_ce0;
        else 
            init_patch_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_1_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce1;
        else 
            init_patch_V_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_1_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_we0;
        else 
            init_patch_V_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_1_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_address0;
        else 
            init_patch_V_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_1_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_ce0;
        else 
            init_patch_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_1_ce1;
        else 
            init_patch_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_1_we0;
        else 
            init_patch_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_2_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_2_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_address0;
        else 
            init_patch_V_2_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_2_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_2_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_2_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_ce0;
        else 
            init_patch_V_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_2_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce1;
        else 
            init_patch_V_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_2_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_we0;
        else 
            init_patch_V_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_2_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_2_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_2_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_address0;
        else 
            init_patch_V_2_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_2_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_2_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_2_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_ce0;
        else 
            init_patch_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_2_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_2_ce1;
        else 
            init_patch_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_2_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_2_we0;
        else 
            init_patch_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_3_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_3_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_address0;
        else 
            init_patch_V_3_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_3_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_3_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_3_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_ce0;
        else 
            init_patch_V_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_3_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce1;
        else 
            init_patch_V_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_3_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_we0;
        else 
            init_patch_V_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_3_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_3_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_3_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_address0;
        else 
            init_patch_V_3_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_3_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_3_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_3_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_ce0;
        else 
            init_patch_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_3_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_3_ce1;
        else 
            init_patch_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_3_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_3_we0;
        else 
            init_patch_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_4_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_4_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_address0;
        else 
            init_patch_V_4_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_4_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_4_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_4_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_ce0;
        else 
            init_patch_V_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_4_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce1;
        else 
            init_patch_V_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_4_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_we0;
        else 
            init_patch_V_4_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_4_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_4_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_4_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_address0;
        else 
            init_patch_V_4_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_4_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_4_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_4_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_ce0;
        else 
            init_patch_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_4_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_4_ce1;
        else 
            init_patch_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_4_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_4_we0;
        else 
            init_patch_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_5_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_5_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_address0;
        else 
            init_patch_V_5_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_5_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_5_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_5_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_ce0;
        else 
            init_patch_V_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_5_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce1;
        else 
            init_patch_V_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_5_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_we0;
        else 
            init_patch_V_5_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_5_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_5_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_5_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_address0;
        else 
            init_patch_V_5_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_5_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_5_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_5_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_ce0;
        else 
            init_patch_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_5_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_5_ce1;
        else 
            init_patch_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_5_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_5_we0;
        else 
            init_patch_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_6_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_6_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_address0;
        else 
            init_patch_V_6_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_6_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_6_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_6_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_ce0;
        else 
            init_patch_V_6_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_6_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce1;
        else 
            init_patch_V_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_6_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_we0;
        else 
            init_patch_V_6_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_6_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_6_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_6_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_address0;
        else 
            init_patch_V_6_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_6_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_6_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_6_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_ce0;
        else 
            init_patch_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_6_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_6_ce1;
        else 
            init_patch_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_6_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_6_we0;
        else 
            init_patch_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_7_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_7_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_address0;
        else 
            init_patch_V_7_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_7_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_7_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_7_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_ce0;
        else 
            init_patch_V_7_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_7_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce1;
        else 
            init_patch_V_7_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_7_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_we0;
        else 
            init_patch_V_7_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_7_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_7_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_7_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_address0;
        else 
            init_patch_V_7_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_7_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_7_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_7_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_ce0;
        else 
            init_patch_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_7_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_7_ce1;
        else 
            init_patch_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_7_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_7_we0;
        else 
            init_patch_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_8_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_8_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_address0;
        else 
            init_patch_V_8_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_8_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_8_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_8_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_ce0;
        else 
            init_patch_V_8_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_8_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce1;
        else 
            init_patch_V_8_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_8_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_we0;
        else 
            init_patch_V_8_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_8_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_8_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_8_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_address0;
        else 
            init_patch_V_8_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_8_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_8_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_8_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_ce0;
        else 
            init_patch_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_8_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_8_ce1;
        else 
            init_patch_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_8_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_8_we0;
        else 
            init_patch_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_9_1_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_9_1_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_address0;
        else 
            init_patch_V_9_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_9_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_9_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_9_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_ce0;
        else 
            init_patch_V_9_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            init_patch_V_9_1_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce1;
        else 
            init_patch_V_9_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            init_patch_V_9_1_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_we0;
        else 
            init_patch_V_9_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_address0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_address0, grp_patch_buffer_add_patch_fu_2539_new_patch_9_address0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_9_address0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_9_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_address0;
        else 
            init_patch_V_9_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_9_ce0_assign_proc : process(ap_CS_fsm_state39, grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_ce0, grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_9_ce0 <= grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_9_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_ce0;
        else 
            init_patch_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_ce1_assign_proc : process(ap_CS_fsm_state39, grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            init_patch_V_9_ce1 <= grp_patch_buffer_add_patch_fu_2539_new_patch_9_ce1;
        else 
            init_patch_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_we0, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            init_patch_V_9_we0 <= grp_alignedtoline_per_layer_loop_fu_2493_init_patch_9_we0;
        else 
            init_patch_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    
    l_fu_3810_p3_proc : process(p_Result_33_reg_6325)
    begin
        l_fu_3810_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_33_reg_6325(i) = '1' then
                l_fu_3810_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lnot619_fu_5438_p2 <= (tmp_107_fu_5391_p3 and icmp_ln1494_19_not_fu_5432_p2);
    lsb_index_fu_3823_p2 <= std_logic_vector(unsigned(sub_ln894_fu_3817_p2) + unsigned(ap_const_lv32_FFFFFFCB));
    lshr_ln1084_1_fu_4559_p4 <= add_ln1084_1_fu_4553_p2(15 downto 13);
    lshr_ln1084_2_fu_4641_p4 <= add_ln1084_2_fu_4635_p2(15 downto 13);
    lshr_ln897_fu_3859_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln897_fu_3855_p1(31-1 downto 0)))));
    lshr_ln908_fu_3968_p2 <= std_logic_vector(shift_right(unsigned(zext_ln909_4_fu_3941_p1),to_integer(unsigned('0' & zext_ln908_fu_3964_p1(31-1 downto 0)))));
    lshr_ln_fu_4511_p4 <= add_ln1084_fu_4505_p2(15 downto 13);
    m_15_fu_3984_p2 <= std_logic_vector(unsigned(m_fu_3974_p3) + unsigned(zext_ln911_fu_3981_p1));
    m_18_fu_3792_p3 <= 
        tmp_V_fu_3786_p2 when (p_Result_32_fu_3778_p3(0) = '1') else 
        p_Val2_s_fu_3764_p3;
    m_fu_3974_p3 <= 
        lshr_ln908_fu_3968_p2 when (icmp_ln908_reg_6336(0) = '1') else 
        shl_ln909_fu_3953_p2;
    newZtop_V_2_fu_5444_p3 <= 
        z_top_max_V_1_reg_1520 when (shiftOriginal_fu_5426_p2(0) = '1') else 
        reg_3024;

    new_z_i_atTop_V_address0_assign_proc : process(ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state71, zext_ln1138_fu_4914_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            new_z_i_atTop_V_address0 <= zext_ln1138_fu_4914_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            new_z_i_atTop_V_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            new_z_i_atTop_V_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        else 
            new_z_i_atTop_V_address0 <= "XXX";
        end if; 
    end process;


    new_z_i_atTop_V_address1_assign_proc : process(ap_CS_fsm_state68, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            new_z_i_atTop_V_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            new_z_i_atTop_V_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            new_z_i_atTop_V_address1 <= "XXX";
        end if; 
    end process;


    new_z_i_atTop_V_ce0_assign_proc : process(ap_CS_fsm_state67, ap_CS_fsm_state68, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_block_state68_on_subcall_done, ap_CS_fsm_state71)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) or ((ap_const_logic_1 = ap_CS_fsm_state68) and (ap_const_boolean_0 = ap_block_state68_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state67) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
            new_z_i_atTop_V_ce0 <= ap_const_logic_1;
        else 
            new_z_i_atTop_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    new_z_i_atTop_V_ce1_assign_proc : process(ap_CS_fsm_state68, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_block_state68_on_subcall_done, ap_CS_fsm_state69)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state69) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state68) and (ap_const_boolean_0 = ap_block_state68_on_subcall_done)))) then 
            new_z_i_atTop_V_ce1 <= ap_const_logic_1;
        else 
            new_z_i_atTop_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    new_z_i_atTop_V_d0_assign_proc : process(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return, ap_CS_fsm_state67, grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_return, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            new_z_i_atTop_V_d0 <= grp_straightLineProjectorFromLayerIJtoK_fu_2812_ap_return;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            new_z_i_atTop_V_d0 <= grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return;
        else 
            new_z_i_atTop_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    new_z_i_atTop_V_we0_assign_proc : process(ap_CS_fsm_state67, ap_CS_fsm_state68, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_block_state68_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state68) and (ap_const_boolean_0 = ap_block_state68_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state67) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
            new_z_i_atTop_V_we0 <= ap_const_logic_1;
        else 
            new_z_i_atTop_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    new_z_i_atTop_V_we1_assign_proc : process(ap_CS_fsm_state68, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_block_state68_on_subcall_done, ap_CS_fsm_state69)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state69) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state68) and (ap_const_boolean_0 = ap_block_state68_on_subcall_done)))) then 
            new_z_i_atTop_V_we1 <= ap_const_logic_1;
        else 
            new_z_i_atTop_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    new_z_i_index_1_V_1_fu_4371_p3 <= 
        new_z_i_index_1_V_reg_6501 when (icmp_ln1495_179_fu_4366_p2(0) = '1') else 
        add_ln731_fu_4360_p2;
    new_z_i_index_1_V_fu_4287_p2 <= std_logic_vector(unsigned(shl_ln731_fu_4241_p2) + unsigned(select_ln1495_fu_4262_p3));
    new_z_i_index_2_V_1_fu_4395_p3 <= 
        new_z_i_index_2_V_reg_6495 when (icmp_ln1495_180_fu_4390_p2(0) = '1') else 
        add_ln731_1_fu_4384_p2;
    new_z_i_index_2_V_fu_4281_p2 <= std_logic_vector(unsigned(shl_ln731_1_fu_4246_p2) + unsigned(select_ln1495_fu_4262_p3));
    new_z_i_index_3_V_1_fu_4473_p3 <= 
        new_z_i_index_3_V_reg_6489 when (icmp_ln1495_181_fu_4468_p2(0) = '1') else 
        add_ln731_2_fu_4462_p2;
    new_z_i_index_3_V_fu_4275_p2 <= std_logic_vector(unsigned(shl_ln731_2_fu_4251_p2) + unsigned(select_ln1495_fu_4262_p3));
    new_z_i_index_4_V_1_fu_4310_p3 <= 
        new_z_i_index_4_V_fu_4269_p2 when (icmp_ln1495_182_fu_4304_p2(0) = '1') else 
        add_ln731_3_fu_4298_p2;
    new_z_i_index_4_V_fu_4269_p2 <= std_logic_vector(unsigned(shl_ln731_3_fu_4256_p2) + unsigned(select_ln1495_fu_4262_p3));
    notChoppedPatch_fu_3100_p2 <= (squareAcceptance_q0 or and_ln1494_fu_3094_p2);

    num_points_address0_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state52, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_num_points_address0, grp_alignedtoline_per_layer_loop_fu_2493_num_points_address0, grp_get_index_from_z_fu_2870_num_points_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            num_points_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            num_points_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            num_points_address0 <= grp_get_index_from_z_fu_2870_num_points_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            num_points_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_num_points_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            num_points_address0 <= grp_makePatch_alignedToLine_fu_2304_num_points_address0;
        else 
            num_points_address0 <= "XXX";
        end if; 
    end process;


    num_points_address1_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_num_points_address1, grp_alignedtoline_per_layer_loop_fu_2493_num_points_address1, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            num_points_address1 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            num_points_address1 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            num_points_address1 <= grp_alignedtoline_per_layer_loop_fu_2493_num_points_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            num_points_address1 <= grp_makePatch_alignedToLine_fu_2304_num_points_address1;
        else 
            num_points_address1 <= "XXX";
        end if; 
    end process;


    num_points_ce0_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state52, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_num_points_ce0, grp_alignedtoline_per_layer_loop_fu_2493_num_points_ce0, grp_get_index_from_z_fu_2870_num_points_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            num_points_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            num_points_ce0 <= grp_get_index_from_z_fu_2870_num_points_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            num_points_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_num_points_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            num_points_ce0 <= grp_makePatch_alignedToLine_fu_2304_num_points_ce0;
        else 
            num_points_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    num_points_ce1_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_num_points_ce1, grp_alignedtoline_per_layer_loop_fu_2493_num_points_ce1, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            num_points_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            num_points_ce1 <= grp_alignedtoline_per_layer_loop_fu_2493_num_points_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            num_points_ce1 <= grp_makePatch_alignedToLine_fu_2304_num_points_ce1;
        else 
            num_points_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1114_1_fu_4759_p2 <= (xor_ln1114_5_fu_4747_p2 or xor_ln1114_1_fu_4753_p2);
    or_ln1114_2_fu_4804_p2 <= (xor_ln1114_6_fu_4793_p2 or xor_ln1114_2_fu_4799_p2);
    or_ln1114_3_fu_4892_p2 <= (xor_ln1114_7_fu_4882_p2 or xor_ln1114_3_fu_4887_p2);
    or_ln1114_fu_4691_p2 <= (xor_ln1114_fu_4686_p2 or icmp_ln1114_fu_4680_p2);
    or_ln1505_fu_4075_p2 <= (icmp_ln1505_reg_6371 or icmp_ln1505_2_reg_6361);
    or_ln1530_1_fu_5464_p2 <= (or_ln1530_reg_6835 or icmp_ln1530_fu_5458_p2);
    or_ln1530_fu_5375_p2 <= (empty_reg_1661 or empty_126_reg_1685);
    or_ln1532_1_fu_5481_p2 <= (or_ln1532_reg_6890 or icmp_ln1532_fu_5475_p2);
    or_ln1532_fu_5452_p2 <= (empty_127_reg_1697 or empty_125_reg_1673);
    or_ln899_3_fu_3871_p2 <= (shl_ln899_fu_3865_p2 or lshr_ln897_fu_3859_p2);
    or_ln974_fu_4101_p2 <= (icmp_ln1494_14_fu_4096_p2 or icmp_ln1494_13_fu_4090_p2);
    original_topL_jL_V_3_fu_5564_p3 <= 
        complementary_topL_jL_V_2_reg_6938 when (shiftOriginal_reg_6865(0) = '1') else 
        original_topL_jL_V_1_reg_1757;
    original_topL_jR_V_3_fu_5601_p3 <= 
        complementary_topL_jR_V_2_reg_6946 when (shiftOriginal_reg_6865(0) = '1') else 
        original_topL_jR_V_1_reg_1817;
    original_topR_jL_V_3_fu_5558_p3 <= 
        complementary_topL_jL_V_2_reg_6938 when (shiftOriginal_reg_6865(0) = '1') else 
        original_topR_jL_V_1_reg_1747;
    original_topR_jR_V_3_fu_5594_p3 <= 
        complementary_topR_jR_V_2_reg_6959 when (shiftOriginal_reg_6865(0) = '1') else 
        original_topR_jR_V_1_reg_1807;
    pSlope_0_address0 <= grp_getParallelograms_fu_1936_pSlope_0_V_address0;

    pSlope_0_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_pSlope_0_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            pSlope_0_ce0 <= grp_getParallelograms_fu_1936_pSlope_0_V_ce0;
        else 
            pSlope_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pSlope_0_d0 <= grp_getParallelograms_fu_1936_pSlope_0_V_d0;

    pSlope_0_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_pSlope_0_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            pSlope_0_we0 <= grp_getParallelograms_fu_1936_pSlope_0_V_we0;
        else 
            pSlope_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pSlope_1_address0 <= grp_getParallelograms_fu_1936_pSlope_1_V_address0;

    pSlope_1_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_pSlope_1_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            pSlope_1_ce0 <= grp_getParallelograms_fu_1936_pSlope_1_V_ce0;
        else 
            pSlope_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pSlope_1_d0 <= grp_getParallelograms_fu_1936_pSlope_1_V_d0;

    pSlope_1_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_pSlope_1_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            pSlope_1_we0 <= grp_getParallelograms_fu_1936_pSlope_1_V_we0;
        else 
            pSlope_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pSlope_2_address0 <= grp_getParallelograms_fu_1936_pSlope_2_V_address0;

    pSlope_2_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_pSlope_2_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            pSlope_2_ce0 <= grp_getParallelograms_fu_1936_pSlope_2_V_ce0;
        else 
            pSlope_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pSlope_2_d0 <= grp_getParallelograms_fu_1936_pSlope_2_V_d0;

    pSlope_2_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_pSlope_2_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            pSlope_2_we0 <= grp_getParallelograms_fu_1936_pSlope_2_V_we0;
        else 
            pSlope_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pSlope_3_address0 <= grp_getParallelograms_fu_1936_pSlope_3_V_address0;

    pSlope_3_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_pSlope_3_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            pSlope_3_ce0 <= grp_getParallelograms_fu_1936_pSlope_3_V_ce0;
        else 
            pSlope_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pSlope_3_d0 <= grp_getParallelograms_fu_1936_pSlope_3_V_d0;

    pSlope_3_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_pSlope_3_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            pSlope_3_we0 <= grp_getParallelograms_fu_1936_pSlope_3_V_we0;
        else 
            pSlope_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_32_fu_3778_p3 <= p_Val2_s_fu_3764_p3(31 downto 31);
    
    p_Result_33_fu_3800_p4_proc : process(m_18_fu_3792_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_33_fu_3800_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := m_18_fu_3792_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_33_fu_3800_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_33_fu_3800_p4_i) := m_18_fu_3792_p3(32-1-p_Result_33_fu_3800_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_33_fu_3800_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_34_fu_3902_p3 <= m_18_reg_6318(to_integer(unsigned(lsb_index_fu_3823_p2)) downto to_integer(unsigned(lsb_index_fu_3823_p2))) when (to_integer(unsigned(lsb_index_fu_3823_p2))>= 0 and to_integer(unsigned(lsb_index_fu_3823_p2))<=31) else "-";
    p_Result_35_fu_4052_p5 <= (tmp_fu_4045_p3 & zext_ln912_fu_4032_p1(51 downto 0));
    p_Result_s_fu_4000_p3 <= m_15_fu_3984_p2(54 downto 54);
    p_Val2_s_fu_3764_p3 <= 
        sub_ln703_fu_3758_p2 when (grp_fu_2904_p3(0) = '1') else 
        white_space_height_V_fu_3742_p1;

    patch_buffer_0_0_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_0_V_address0, grp_getShadows_fu_2166_patch_0_0_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            patch_buffer_0_0_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_0_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_0_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_0_address0 <= grp_getShadows_fu_2166_patch_0_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_0_address0 <= grp_getParallelograms_fu_1936_superpoints_0_0_V_address0;
        else 
            patch_buffer_0_0_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_0_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_0_V_ce0, grp_getShadows_fu_2166_patch_0_0_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then 
            patch_buffer_0_0_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_0_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_0_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_0_ce0 <= grp_getShadows_fu_2166_patch_0_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_0_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_0_V_ce0;
        else 
            patch_buffer_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_0_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_0_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_0_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_d0;
        else 
            patch_buffer_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_0_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_0_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_0_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_0_we0;
        else 
            patch_buffer_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_10_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_10_V_address0, grp_getShadows_fu_2166_patch_0_10_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_0_10_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_10_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_10_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_10_address0 <= grp_getShadows_fu_2166_patch_0_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_10_address0 <= grp_getParallelograms_fu_1936_superpoints_0_10_V_address0;
        else 
            patch_buffer_0_10_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_10_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_10_V_ce0, grp_getShadows_fu_2166_patch_0_10_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_0_10_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_10_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_10_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_10_ce0 <= grp_getShadows_fu_2166_patch_0_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_10_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_10_V_ce0;
        else 
            patch_buffer_0_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_10_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_10_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_10_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_d0;
        else 
            patch_buffer_0_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_10_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_10_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_10_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_10_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_10_we0;
        else 
            patch_buffer_0_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_11_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_11_V_address0, grp_getShadows_fu_2166_patch_0_11_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_0_11_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_11_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_11_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_11_address0 <= grp_getShadows_fu_2166_patch_0_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_11_address0 <= grp_getParallelograms_fu_1936_superpoints_0_11_V_address0;
        else 
            patch_buffer_0_11_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_11_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_11_V_ce0, grp_getShadows_fu_2166_patch_0_11_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_0_11_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_11_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_11_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_11_ce0 <= grp_getShadows_fu_2166_patch_0_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_11_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_11_V_ce0;
        else 
            patch_buffer_0_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_11_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_11_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_11_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_d0;
        else 
            patch_buffer_0_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_11_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_11_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_11_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_11_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_11_we0;
        else 
            patch_buffer_0_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_12_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_12_V_address0, grp_getShadows_fu_2166_patch_0_12_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_0_12_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_12_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_12_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_12_address0 <= grp_getShadows_fu_2166_patch_0_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_12_address0 <= grp_getParallelograms_fu_1936_superpoints_0_12_V_address0;
        else 
            patch_buffer_0_12_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_12_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_12_V_ce0, grp_getShadows_fu_2166_patch_0_12_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_0_12_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_12_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_12_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_12_ce0 <= grp_getShadows_fu_2166_patch_0_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_12_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_12_V_ce0;
        else 
            patch_buffer_0_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_12_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_12_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_12_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_d0;
        else 
            patch_buffer_0_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_12_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_12_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_12_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_12_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_12_we0;
        else 
            patch_buffer_0_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_13_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_13_V_address0, grp_getShadows_fu_2166_patch_0_13_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_0_13_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_13_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_13_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_13_address0 <= grp_getShadows_fu_2166_patch_0_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_13_address0 <= grp_getParallelograms_fu_1936_superpoints_0_13_V_address0;
        else 
            patch_buffer_0_13_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_13_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_13_V_ce0, grp_getShadows_fu_2166_patch_0_13_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_0_13_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_13_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_13_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_13_ce0 <= grp_getShadows_fu_2166_patch_0_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_13_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_13_V_ce0;
        else 
            patch_buffer_0_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_13_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_13_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_13_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_d0;
        else 
            patch_buffer_0_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_13_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_13_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_13_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_13_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_13_we0;
        else 
            patch_buffer_0_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_14_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_14_V_address0, grp_getShadows_fu_2166_patch_0_14_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_0_14_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_14_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_14_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_14_address0 <= grp_getShadows_fu_2166_patch_0_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_14_address0 <= grp_getParallelograms_fu_1936_superpoints_0_14_V_address0;
        else 
            patch_buffer_0_14_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_14_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_14_V_ce0, grp_getShadows_fu_2166_patch_0_14_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_0_14_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_14_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_14_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_14_ce0 <= grp_getShadows_fu_2166_patch_0_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_14_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_14_V_ce0;
        else 
            patch_buffer_0_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_14_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_14_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_14_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_d0;
        else 
            patch_buffer_0_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_14_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_14_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_14_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_14_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_14_we0;
        else 
            patch_buffer_0_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_15_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_15_V_address0, grp_getShadows_fu_2166_patch_0_15_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_0_15_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_15_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_15_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_15_address0 <= grp_getShadows_fu_2166_patch_0_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_15_address0 <= grp_getParallelograms_fu_1936_superpoints_0_15_V_address0;
        else 
            patch_buffer_0_15_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_15_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_15_V_ce0, grp_getShadows_fu_2166_patch_0_15_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_0_15_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_15_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_15_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_15_ce0 <= grp_getShadows_fu_2166_patch_0_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_15_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_15_V_ce0;
        else 
            patch_buffer_0_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_15_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_15_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_15_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_d0;
        else 
            patch_buffer_0_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_15_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_15_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_15_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_15_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_15_we0;
        else 
            patch_buffer_0_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_1_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_1_V_address0, grp_getShadows_fu_2166_patch_0_1_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            patch_buffer_0_1_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_1_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_1_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_1_address0 <= grp_getShadows_fu_2166_patch_0_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_1_address0 <= grp_getParallelograms_fu_1936_superpoints_0_1_V_address0;
        else 
            patch_buffer_0_1_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_1_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_1_V_ce0, grp_getShadows_fu_2166_patch_0_1_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then 
            patch_buffer_0_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_1_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_1_ce0 <= grp_getShadows_fu_2166_patch_0_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_1_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_1_V_ce0;
        else 
            patch_buffer_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_1_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_1_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_1_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_d0;
        else 
            patch_buffer_0_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_1_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_1_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_1_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_1_we0;
        else 
            patch_buffer_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_2_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state21, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_2_V_address0, grp_getShadows_fu_2166_patch_0_2_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            patch_buffer_0_2_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_2_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_2_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_2_address0 <= grp_getShadows_fu_2166_patch_0_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_2_address0 <= grp_getParallelograms_fu_1936_superpoints_0_2_V_address0;
        else 
            patch_buffer_0_2_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_2_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state21, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_2_V_ce0, grp_getShadows_fu_2166_patch_0_2_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            patch_buffer_0_2_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_2_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_2_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_2_ce0 <= grp_getShadows_fu_2166_patch_0_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_2_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_2_V_ce0;
        else 
            patch_buffer_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_2_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_2_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_2_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_d0;
        else 
            patch_buffer_0_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_2_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_2_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_2_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_2_we0;
        else 
            patch_buffer_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_3_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state21, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_3_V_address0, grp_getShadows_fu_2166_patch_0_3_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            patch_buffer_0_3_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_3_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_3_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_3_address0 <= grp_getShadows_fu_2166_patch_0_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_3_address0 <= grp_getParallelograms_fu_1936_superpoints_0_3_V_address0;
        else 
            patch_buffer_0_3_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_3_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state21, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_3_V_ce0, grp_getShadows_fu_2166_patch_0_3_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            patch_buffer_0_3_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_3_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_3_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_3_ce0 <= grp_getShadows_fu_2166_patch_0_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_3_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_3_V_ce0;
        else 
            patch_buffer_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_3_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_3_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_3_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_d0;
        else 
            patch_buffer_0_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_3_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_3_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_3_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_3_we0;
        else 
            patch_buffer_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_4_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_4_V_address0, grp_getShadows_fu_2166_patch_0_4_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_0_4_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_4_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_4_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_4_address0 <= grp_getShadows_fu_2166_patch_0_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_4_address0 <= grp_getParallelograms_fu_1936_superpoints_0_4_V_address0;
        else 
            patch_buffer_0_4_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_4_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_4_V_ce0, grp_getShadows_fu_2166_patch_0_4_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_0_4_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_4_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_4_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_4_ce0 <= grp_getShadows_fu_2166_patch_0_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_4_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_4_V_ce0;
        else 
            patch_buffer_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_4_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_4_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_4_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_d0;
        else 
            patch_buffer_0_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_4_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_4_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_4_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_4_we0;
        else 
            patch_buffer_0_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_5_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_5_V_address0, grp_getShadows_fu_2166_patch_0_5_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_0_5_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_5_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_5_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_5_address0 <= grp_getShadows_fu_2166_patch_0_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_5_address0 <= grp_getParallelograms_fu_1936_superpoints_0_5_V_address0;
        else 
            patch_buffer_0_5_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_5_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_5_V_ce0, grp_getShadows_fu_2166_patch_0_5_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_0_5_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_5_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_5_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_5_ce0 <= grp_getShadows_fu_2166_patch_0_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_5_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_5_V_ce0;
        else 
            patch_buffer_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_5_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_5_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_5_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_d0;
        else 
            patch_buffer_0_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_5_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_5_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_5_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_5_we0;
        else 
            patch_buffer_0_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_6_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state23, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_6_V_address0, grp_getShadows_fu_2166_patch_0_6_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            patch_buffer_0_6_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_6_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_6_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_6_address0 <= grp_getShadows_fu_2166_patch_0_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_6_address0 <= grp_getParallelograms_fu_1936_superpoints_0_6_V_address0;
        else 
            patch_buffer_0_6_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_6_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state23, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_6_V_ce0, grp_getShadows_fu_2166_patch_0_6_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            patch_buffer_0_6_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_6_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_6_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_6_ce0 <= grp_getShadows_fu_2166_patch_0_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_6_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_6_V_ce0;
        else 
            patch_buffer_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_6_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_6_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_6_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_d0;
        else 
            patch_buffer_0_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_6_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_6_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_6_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_6_we0;
        else 
            patch_buffer_0_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_7_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state23, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_7_V_address0, grp_getShadows_fu_2166_patch_0_7_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            patch_buffer_0_7_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_7_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_7_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_7_address0 <= grp_getShadows_fu_2166_patch_0_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_7_address0 <= grp_getParallelograms_fu_1936_superpoints_0_7_V_address0;
        else 
            patch_buffer_0_7_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_7_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state23, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_7_V_ce0, grp_getShadows_fu_2166_patch_0_7_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            patch_buffer_0_7_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_7_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_7_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_7_ce0 <= grp_getShadows_fu_2166_patch_0_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_7_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_7_V_ce0;
        else 
            patch_buffer_0_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_7_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_7_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_7_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_d0;
        else 
            patch_buffer_0_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_7_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_7_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_7_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_7_we0;
        else 
            patch_buffer_0_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_8_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state24, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_8_V_address0, grp_getShadows_fu_2166_patch_0_8_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            patch_buffer_0_8_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_8_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_8_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_8_address0 <= grp_getShadows_fu_2166_patch_0_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_8_address0 <= grp_getParallelograms_fu_1936_superpoints_0_8_V_address0;
        else 
            patch_buffer_0_8_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_8_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state24, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_8_V_ce0, grp_getShadows_fu_2166_patch_0_8_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            patch_buffer_0_8_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_8_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_8_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_8_ce0 <= grp_getShadows_fu_2166_patch_0_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_8_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_8_V_ce0;
        else 
            patch_buffer_0_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_8_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_8_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_8_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_d0;
        else 
            patch_buffer_0_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_8_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_8_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_8_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_8_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_8_we0;
        else 
            patch_buffer_0_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_9_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state24, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_9_V_address0, grp_getShadows_fu_2166_patch_0_9_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            patch_buffer_0_9_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_9_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_9_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_9_address0 <= grp_getShadows_fu_2166_patch_0_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_9_address0 <= grp_getParallelograms_fu_1936_superpoints_0_9_V_address0;
        else 
            patch_buffer_0_9_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_9_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state24, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_0_9_V_ce0, grp_getShadows_fu_2166_patch_0_9_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            patch_buffer_0_9_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_9_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_9_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_0_9_ce0 <= grp_getShadows_fu_2166_patch_0_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_0_9_ce0 <= grp_getParallelograms_fu_1936_superpoints_0_9_V_ce0;
        else 
            patch_buffer_0_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_9_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_9_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_9_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_d0;
        else 
            patch_buffer_0_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_9_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_0_9_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_0_9_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_0_9_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_0_9_we0;
        else 
            patch_buffer_0_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_0_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_0_V_address0, grp_getShadows_fu_2166_patch_1_0_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_0_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_0_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_0_address0 <= grp_getShadows_fu_2166_patch_1_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_0_address0 <= grp_getParallelograms_fu_1936_superpoints_1_0_V_address0;
        else 
            patch_buffer_1_0_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_0_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_0_V_ce0, grp_getShadows_fu_2166_patch_1_0_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_0_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_0_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_0_ce0 <= grp_getShadows_fu_2166_patch_1_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_0_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_0_V_ce0;
        else 
            patch_buffer_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_0_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_0_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_0_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_d0;
        else 
            patch_buffer_1_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_0_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_0_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_0_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_0_we0;
        else 
            patch_buffer_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_10_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_10_V_address0, grp_getShadows_fu_2166_patch_1_10_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_10_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_10_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_10_address0 <= grp_getShadows_fu_2166_patch_1_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_10_address0 <= grp_getParallelograms_fu_1936_superpoints_1_10_V_address0;
        else 
            patch_buffer_1_10_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_10_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_10_V_ce0, grp_getShadows_fu_2166_patch_1_10_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_10_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_10_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_10_ce0 <= grp_getShadows_fu_2166_patch_1_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_10_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_10_V_ce0;
        else 
            patch_buffer_1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_10_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_10_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_10_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_d0;
        else 
            patch_buffer_1_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_10_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_10_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_10_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_10_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_10_we0;
        else 
            patch_buffer_1_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_11_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_11_V_address0, grp_getShadows_fu_2166_patch_1_11_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_11_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_11_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_11_address0 <= grp_getShadows_fu_2166_patch_1_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_11_address0 <= grp_getParallelograms_fu_1936_superpoints_1_11_V_address0;
        else 
            patch_buffer_1_11_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_11_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_11_V_ce0, grp_getShadows_fu_2166_patch_1_11_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_11_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_11_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_11_ce0 <= grp_getShadows_fu_2166_patch_1_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_11_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_11_V_ce0;
        else 
            patch_buffer_1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_11_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_11_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_11_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_d0;
        else 
            patch_buffer_1_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_11_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_11_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_11_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_11_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_11_we0;
        else 
            patch_buffer_1_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_12_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_12_V_address0, grp_getShadows_fu_2166_patch_1_12_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_12_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_12_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_12_address0 <= grp_getShadows_fu_2166_patch_1_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_12_address0 <= grp_getParallelograms_fu_1936_superpoints_1_12_V_address0;
        else 
            patch_buffer_1_12_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_12_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_12_V_ce0, grp_getShadows_fu_2166_patch_1_12_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_12_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_12_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_12_ce0 <= grp_getShadows_fu_2166_patch_1_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_12_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_12_V_ce0;
        else 
            patch_buffer_1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_12_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_12_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_12_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_d0;
        else 
            patch_buffer_1_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_12_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_12_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_12_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_12_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_12_we0;
        else 
            patch_buffer_1_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_13_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_13_V_address0, grp_getShadows_fu_2166_patch_1_13_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_13_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_13_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_13_address0 <= grp_getShadows_fu_2166_patch_1_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_13_address0 <= grp_getParallelograms_fu_1936_superpoints_1_13_V_address0;
        else 
            patch_buffer_1_13_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_13_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_13_V_ce0, grp_getShadows_fu_2166_patch_1_13_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_13_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_13_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_13_ce0 <= grp_getShadows_fu_2166_patch_1_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_13_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_13_V_ce0;
        else 
            patch_buffer_1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_13_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_13_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_13_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_d0;
        else 
            patch_buffer_1_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_13_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_13_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_13_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_13_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_13_we0;
        else 
            patch_buffer_1_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_14_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_14_V_address0, grp_getShadows_fu_2166_patch_1_14_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_14_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_14_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_14_address0 <= grp_getShadows_fu_2166_patch_1_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_14_address0 <= grp_getParallelograms_fu_1936_superpoints_1_14_V_address0;
        else 
            patch_buffer_1_14_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_14_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_14_V_ce0, grp_getShadows_fu_2166_patch_1_14_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_14_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_14_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_14_ce0 <= grp_getShadows_fu_2166_patch_1_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_14_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_14_V_ce0;
        else 
            patch_buffer_1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_14_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_14_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_14_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_d0;
        else 
            patch_buffer_1_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_14_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_14_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_14_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_14_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_14_we0;
        else 
            patch_buffer_1_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_15_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_15_V_address0, grp_getShadows_fu_2166_patch_1_15_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_15_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_15_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_15_address0 <= grp_getShadows_fu_2166_patch_1_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_15_address0 <= grp_getParallelograms_fu_1936_superpoints_1_15_V_address0;
        else 
            patch_buffer_1_15_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_15_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_15_V_ce0, grp_getShadows_fu_2166_patch_1_15_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_15_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_15_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_15_ce0 <= grp_getShadows_fu_2166_patch_1_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_15_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_15_V_ce0;
        else 
            patch_buffer_1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_15_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_15_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_15_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_d0;
        else 
            patch_buffer_1_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_15_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_15_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_15_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_15_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_15_we0;
        else 
            patch_buffer_1_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_1_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_1_V_address0, grp_getShadows_fu_2166_patch_1_1_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_1_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_1_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_1_address0 <= grp_getShadows_fu_2166_patch_1_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_1_address0 <= grp_getParallelograms_fu_1936_superpoints_1_1_V_address0;
        else 
            patch_buffer_1_1_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_1_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_1_V_ce0, grp_getShadows_fu_2166_patch_1_1_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_1_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_1_ce0 <= grp_getShadows_fu_2166_patch_1_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_1_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_1_V_ce0;
        else 
            patch_buffer_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_1_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_1_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_1_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_d0;
        else 
            patch_buffer_1_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_1_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_1_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_1_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_1_we0;
        else 
            patch_buffer_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_2_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_2_V_address0, grp_getShadows_fu_2166_patch_1_2_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_2_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_2_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_2_address0 <= grp_getShadows_fu_2166_patch_1_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_2_address0 <= grp_getParallelograms_fu_1936_superpoints_1_2_V_address0;
        else 
            patch_buffer_1_2_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_2_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_2_V_ce0, grp_getShadows_fu_2166_patch_1_2_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_2_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_2_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_2_ce0 <= grp_getShadows_fu_2166_patch_1_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_2_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_2_V_ce0;
        else 
            patch_buffer_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_2_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_2_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_2_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_d0;
        else 
            patch_buffer_1_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_2_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_2_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_2_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_2_we0;
        else 
            patch_buffer_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_3_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_3_V_address0, grp_getShadows_fu_2166_patch_1_3_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_3_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_3_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_3_address0 <= grp_getShadows_fu_2166_patch_1_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_3_address0 <= grp_getParallelograms_fu_1936_superpoints_1_3_V_address0;
        else 
            patch_buffer_1_3_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_3_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_3_V_ce0, grp_getShadows_fu_2166_patch_1_3_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_3_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_3_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_3_ce0 <= grp_getShadows_fu_2166_patch_1_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_3_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_3_V_ce0;
        else 
            patch_buffer_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_3_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_3_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_3_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_d0;
        else 
            patch_buffer_1_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_3_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_3_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_3_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_3_we0;
        else 
            patch_buffer_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_4_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_4_V_address0, grp_getShadows_fu_2166_patch_1_4_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_4_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_4_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_4_address0 <= grp_getShadows_fu_2166_patch_1_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_4_address0 <= grp_getParallelograms_fu_1936_superpoints_1_4_V_address0;
        else 
            patch_buffer_1_4_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_4_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_4_V_ce0, grp_getShadows_fu_2166_patch_1_4_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_4_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_4_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_4_ce0 <= grp_getShadows_fu_2166_patch_1_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_4_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_4_V_ce0;
        else 
            patch_buffer_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_4_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_4_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_4_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_d0;
        else 
            patch_buffer_1_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_4_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_4_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_4_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_4_we0;
        else 
            patch_buffer_1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_5_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_5_V_address0, grp_getShadows_fu_2166_patch_1_5_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_5_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_5_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_5_address0 <= grp_getShadows_fu_2166_patch_1_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_5_address0 <= grp_getParallelograms_fu_1936_superpoints_1_5_V_address0;
        else 
            patch_buffer_1_5_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_5_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_5_V_ce0, grp_getShadows_fu_2166_patch_1_5_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_5_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_5_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_5_ce0 <= grp_getShadows_fu_2166_patch_1_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_5_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_5_V_ce0;
        else 
            patch_buffer_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_5_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_5_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_5_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_d0;
        else 
            patch_buffer_1_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_5_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_5_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_5_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_5_we0;
        else 
            patch_buffer_1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_6_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_6_V_address0, grp_getShadows_fu_2166_patch_1_6_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_6_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_6_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_6_address0 <= grp_getShadows_fu_2166_patch_1_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_6_address0 <= grp_getParallelograms_fu_1936_superpoints_1_6_V_address0;
        else 
            patch_buffer_1_6_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_6_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_6_V_ce0, grp_getShadows_fu_2166_patch_1_6_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_6_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_6_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_6_ce0 <= grp_getShadows_fu_2166_patch_1_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_6_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_6_V_ce0;
        else 
            patch_buffer_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_6_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_6_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_6_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_d0;
        else 
            patch_buffer_1_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_6_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_6_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_6_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_6_we0;
        else 
            patch_buffer_1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_7_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_7_V_address0, grp_getShadows_fu_2166_patch_1_7_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_7_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_7_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_7_address0 <= grp_getShadows_fu_2166_patch_1_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_7_address0 <= grp_getParallelograms_fu_1936_superpoints_1_7_V_address0;
        else 
            patch_buffer_1_7_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_7_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_7_V_ce0, grp_getShadows_fu_2166_patch_1_7_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_7_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_7_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_7_ce0 <= grp_getShadows_fu_2166_patch_1_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_7_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_7_V_ce0;
        else 
            patch_buffer_1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_7_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_7_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_7_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_d0;
        else 
            patch_buffer_1_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_7_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_7_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_7_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_7_we0;
        else 
            patch_buffer_1_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_8_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_8_V_address0, grp_getShadows_fu_2166_patch_1_8_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_8_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_8_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_8_address0 <= grp_getShadows_fu_2166_patch_1_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_8_address0 <= grp_getParallelograms_fu_1936_superpoints_1_8_V_address0;
        else 
            patch_buffer_1_8_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_8_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_8_V_ce0, grp_getShadows_fu_2166_patch_1_8_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_8_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_8_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_8_ce0 <= grp_getShadows_fu_2166_patch_1_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_8_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_8_V_ce0;
        else 
            patch_buffer_1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_8_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_8_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_8_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_d0;
        else 
            patch_buffer_1_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_8_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_8_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_8_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_8_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_8_we0;
        else 
            patch_buffer_1_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_9_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_9_V_address0, grp_getShadows_fu_2166_patch_1_9_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_9_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_9_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_9_address0 <= grp_getShadows_fu_2166_patch_1_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_9_address0 <= grp_getParallelograms_fu_1936_superpoints_1_9_V_address0;
        else 
            patch_buffer_1_9_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_1_9_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_1_9_V_ce0, grp_getShadows_fu_2166_patch_1_9_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_9_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_9_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_1_9_ce0 <= grp_getShadows_fu_2166_patch_1_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_1_9_ce0 <= grp_getParallelograms_fu_1936_superpoints_1_9_V_ce0;
        else 
            patch_buffer_1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_1_9_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_9_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_9_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_d0;
        else 
            patch_buffer_1_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_1_9_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_1_9_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_1_9_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_1_9_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_1_9_we0;
        else 
            patch_buffer_1_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_0_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_0_V_address0, grp_getShadows_fu_2166_patch_2_0_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_0_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_0_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_0_address0 <= grp_getShadows_fu_2166_patch_2_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_0_address0 <= grp_getParallelograms_fu_1936_superpoints_2_0_V_address0;
        else 
            patch_buffer_2_0_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_0_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_0_V_ce0, grp_getShadows_fu_2166_patch_2_0_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_0_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_0_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_0_ce0 <= grp_getShadows_fu_2166_patch_2_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_0_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_0_V_ce0;
        else 
            patch_buffer_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_0_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_0_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_0_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_d0;
        else 
            patch_buffer_2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_0_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_0_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_0_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_0_we0;
        else 
            patch_buffer_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_10_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_10_V_address0, grp_getShadows_fu_2166_patch_2_10_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_10_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_10_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_10_address0 <= grp_getShadows_fu_2166_patch_2_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_10_address0 <= grp_getParallelograms_fu_1936_superpoints_2_10_V_address0;
        else 
            patch_buffer_2_10_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_10_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_10_V_ce0, grp_getShadows_fu_2166_patch_2_10_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_10_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_10_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_10_ce0 <= grp_getShadows_fu_2166_patch_2_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_10_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_10_V_ce0;
        else 
            patch_buffer_2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_10_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_10_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_10_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_d0;
        else 
            patch_buffer_2_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_10_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_10_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_10_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_10_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_10_we0;
        else 
            patch_buffer_2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_11_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_11_V_address0, grp_getShadows_fu_2166_patch_2_11_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_11_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_11_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_11_address0 <= grp_getShadows_fu_2166_patch_2_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_11_address0 <= grp_getParallelograms_fu_1936_superpoints_2_11_V_address0;
        else 
            patch_buffer_2_11_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_11_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_11_V_ce0, grp_getShadows_fu_2166_patch_2_11_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_11_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_11_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_11_ce0 <= grp_getShadows_fu_2166_patch_2_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_11_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_11_V_ce0;
        else 
            patch_buffer_2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_11_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_11_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_11_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_d0;
        else 
            patch_buffer_2_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_11_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_11_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_11_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_11_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_11_we0;
        else 
            patch_buffer_2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_12_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_12_V_address0, grp_getShadows_fu_2166_patch_2_12_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_12_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_12_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_12_address0 <= grp_getShadows_fu_2166_patch_2_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_12_address0 <= grp_getParallelograms_fu_1936_superpoints_2_12_V_address0;
        else 
            patch_buffer_2_12_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_12_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_12_V_ce0, grp_getShadows_fu_2166_patch_2_12_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_12_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_12_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_12_ce0 <= grp_getShadows_fu_2166_patch_2_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_12_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_12_V_ce0;
        else 
            patch_buffer_2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_12_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_12_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_12_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_d0;
        else 
            patch_buffer_2_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_12_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_12_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_12_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_12_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_12_we0;
        else 
            patch_buffer_2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_13_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_13_V_address0, grp_getShadows_fu_2166_patch_2_13_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_13_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_13_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_13_address0 <= grp_getShadows_fu_2166_patch_2_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_13_address0 <= grp_getParallelograms_fu_1936_superpoints_2_13_V_address0;
        else 
            patch_buffer_2_13_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_13_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_13_V_ce0, grp_getShadows_fu_2166_patch_2_13_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_13_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_13_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_13_ce0 <= grp_getShadows_fu_2166_patch_2_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_13_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_13_V_ce0;
        else 
            patch_buffer_2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_13_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_13_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_13_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_d0;
        else 
            patch_buffer_2_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_13_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_13_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_13_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_13_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_13_we0;
        else 
            patch_buffer_2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_14_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_14_V_address0, grp_getShadows_fu_2166_patch_2_14_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_14_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_14_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_14_address0 <= grp_getShadows_fu_2166_patch_2_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_14_address0 <= grp_getParallelograms_fu_1936_superpoints_2_14_V_address0;
        else 
            patch_buffer_2_14_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_14_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_14_V_ce0, grp_getShadows_fu_2166_patch_2_14_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_14_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_14_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_14_ce0 <= grp_getShadows_fu_2166_patch_2_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_14_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_14_V_ce0;
        else 
            patch_buffer_2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_14_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_14_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_14_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_d0;
        else 
            patch_buffer_2_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_14_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_14_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_14_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_14_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_14_we0;
        else 
            patch_buffer_2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_15_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_15_V_address0, grp_getShadows_fu_2166_patch_2_15_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_15_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_15_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_15_address0 <= grp_getShadows_fu_2166_patch_2_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_15_address0 <= grp_getParallelograms_fu_1936_superpoints_2_15_V_address0;
        else 
            patch_buffer_2_15_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_15_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_15_V_ce0, grp_getShadows_fu_2166_patch_2_15_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_15_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_15_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_15_ce0 <= grp_getShadows_fu_2166_patch_2_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_15_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_15_V_ce0;
        else 
            patch_buffer_2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_15_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_15_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_15_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_d0;
        else 
            patch_buffer_2_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_15_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_15_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_15_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_15_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_15_we0;
        else 
            patch_buffer_2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_1_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_1_V_address0, grp_getShadows_fu_2166_patch_2_1_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_1_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_1_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_1_address0 <= grp_getShadows_fu_2166_patch_2_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_1_address0 <= grp_getParallelograms_fu_1936_superpoints_2_1_V_address0;
        else 
            patch_buffer_2_1_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_1_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_1_V_ce0, grp_getShadows_fu_2166_patch_2_1_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_1_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_1_ce0 <= grp_getShadows_fu_2166_patch_2_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_1_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_1_V_ce0;
        else 
            patch_buffer_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_1_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_1_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_1_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_d0;
        else 
            patch_buffer_2_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_1_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_1_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_1_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_1_we0;
        else 
            patch_buffer_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_2_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_2_V_address0, grp_getShadows_fu_2166_patch_2_2_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_2_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_2_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_2_address0 <= grp_getShadows_fu_2166_patch_2_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_2_address0 <= grp_getParallelograms_fu_1936_superpoints_2_2_V_address0;
        else 
            patch_buffer_2_2_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_2_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_2_V_ce0, grp_getShadows_fu_2166_patch_2_2_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_2_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_2_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_2_ce0 <= grp_getShadows_fu_2166_patch_2_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_2_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_2_V_ce0;
        else 
            patch_buffer_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_2_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_2_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_2_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_d0;
        else 
            patch_buffer_2_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_2_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_2_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_2_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_2_we0;
        else 
            patch_buffer_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_3_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_3_V_address0, grp_getShadows_fu_2166_patch_2_3_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_3_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_3_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_3_address0 <= grp_getShadows_fu_2166_patch_2_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_3_address0 <= grp_getParallelograms_fu_1936_superpoints_2_3_V_address0;
        else 
            patch_buffer_2_3_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_3_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_3_V_ce0, grp_getShadows_fu_2166_patch_2_3_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_3_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_3_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_3_ce0 <= grp_getShadows_fu_2166_patch_2_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_3_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_3_V_ce0;
        else 
            patch_buffer_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_3_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_3_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_3_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_d0;
        else 
            patch_buffer_2_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_3_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_3_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_3_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_3_we0;
        else 
            patch_buffer_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_4_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_4_V_address0, grp_getShadows_fu_2166_patch_2_4_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_4_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_4_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_4_address0 <= grp_getShadows_fu_2166_patch_2_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_4_address0 <= grp_getParallelograms_fu_1936_superpoints_2_4_V_address0;
        else 
            patch_buffer_2_4_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_4_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_4_V_ce0, grp_getShadows_fu_2166_patch_2_4_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_4_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_4_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_4_ce0 <= grp_getShadows_fu_2166_patch_2_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_4_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_4_V_ce0;
        else 
            patch_buffer_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_4_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_4_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_4_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_d0;
        else 
            patch_buffer_2_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_4_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_4_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_4_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_4_we0;
        else 
            patch_buffer_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_5_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_5_V_address0, grp_getShadows_fu_2166_patch_2_5_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_5_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_5_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_5_address0 <= grp_getShadows_fu_2166_patch_2_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_5_address0 <= grp_getParallelograms_fu_1936_superpoints_2_5_V_address0;
        else 
            patch_buffer_2_5_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_5_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_5_V_ce0, grp_getShadows_fu_2166_patch_2_5_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_5_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_5_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_5_ce0 <= grp_getShadows_fu_2166_patch_2_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_5_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_5_V_ce0;
        else 
            patch_buffer_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_5_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_5_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_5_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_d0;
        else 
            patch_buffer_2_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_5_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_5_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_5_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_5_we0;
        else 
            patch_buffer_2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_6_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_6_V_address0, grp_getShadows_fu_2166_patch_2_6_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_6_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_6_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_6_address0 <= grp_getShadows_fu_2166_patch_2_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_6_address0 <= grp_getParallelograms_fu_1936_superpoints_2_6_V_address0;
        else 
            patch_buffer_2_6_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_6_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_6_V_ce0, grp_getShadows_fu_2166_patch_2_6_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_6_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_6_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_6_ce0 <= grp_getShadows_fu_2166_patch_2_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_6_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_6_V_ce0;
        else 
            patch_buffer_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_6_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_6_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_6_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_d0;
        else 
            patch_buffer_2_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_6_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_6_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_6_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_6_we0;
        else 
            patch_buffer_2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_7_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_7_V_address0, grp_getShadows_fu_2166_patch_2_7_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_7_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_7_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_7_address0 <= grp_getShadows_fu_2166_patch_2_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_7_address0 <= grp_getParallelograms_fu_1936_superpoints_2_7_V_address0;
        else 
            patch_buffer_2_7_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_7_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_7_V_ce0, grp_getShadows_fu_2166_patch_2_7_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_7_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_7_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_7_ce0 <= grp_getShadows_fu_2166_patch_2_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_7_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_7_V_ce0;
        else 
            patch_buffer_2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_7_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_7_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_7_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_d0;
        else 
            patch_buffer_2_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_7_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_7_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_7_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_7_we0;
        else 
            patch_buffer_2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_8_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_8_V_address0, grp_getShadows_fu_2166_patch_2_8_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_8_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_8_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_8_address0 <= grp_getShadows_fu_2166_patch_2_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_8_address0 <= grp_getParallelograms_fu_1936_superpoints_2_8_V_address0;
        else 
            patch_buffer_2_8_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_8_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_8_V_ce0, grp_getShadows_fu_2166_patch_2_8_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_8_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_8_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_8_ce0 <= grp_getShadows_fu_2166_patch_2_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_8_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_8_V_ce0;
        else 
            patch_buffer_2_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_8_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_8_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_8_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_d0;
        else 
            patch_buffer_2_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_8_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_8_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_8_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_8_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_8_we0;
        else 
            patch_buffer_2_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_9_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_9_V_address0, grp_getShadows_fu_2166_patch_2_9_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_9_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_9_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_9_address0 <= grp_getShadows_fu_2166_patch_2_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_9_address0 <= grp_getParallelograms_fu_1936_superpoints_2_9_V_address0;
        else 
            patch_buffer_2_9_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_2_9_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_2_9_V_ce0, grp_getShadows_fu_2166_patch_2_9_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_9_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_9_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_2_9_ce0 <= grp_getShadows_fu_2166_patch_2_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_2_9_ce0 <= grp_getParallelograms_fu_1936_superpoints_2_9_V_ce0;
        else 
            patch_buffer_2_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_2_9_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_9_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_9_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_d0;
        else 
            patch_buffer_2_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_2_9_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_2_9_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_2_9_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_2_9_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_2_9_we0;
        else 
            patch_buffer_2_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_0_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_0_V_address0, grp_getShadows_fu_2166_patch_3_0_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_0_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_0_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_0_address0 <= grp_getShadows_fu_2166_patch_3_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_0_address0 <= grp_getParallelograms_fu_1936_superpoints_3_0_V_address0;
        else 
            patch_buffer_3_0_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_0_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_0_V_ce0, grp_getShadows_fu_2166_patch_3_0_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_0_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_0_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_0_ce0 <= grp_getShadows_fu_2166_patch_3_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_0_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_0_V_ce0;
        else 
            patch_buffer_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_0_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_0_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_0_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_d0;
        else 
            patch_buffer_3_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_0_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_0_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_0_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_0_we0;
        else 
            patch_buffer_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_10_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_10_V_address0, grp_getShadows_fu_2166_patch_3_10_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_10_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_10_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_10_address0 <= grp_getShadows_fu_2166_patch_3_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_10_address0 <= grp_getParallelograms_fu_1936_superpoints_3_10_V_address0;
        else 
            patch_buffer_3_10_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_10_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_10_V_ce0, grp_getShadows_fu_2166_patch_3_10_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_10_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_10_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_10_ce0 <= grp_getShadows_fu_2166_patch_3_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_10_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_10_V_ce0;
        else 
            patch_buffer_3_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_10_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_10_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_10_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_d0;
        else 
            patch_buffer_3_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_10_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_10_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_10_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_10_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_10_we0;
        else 
            patch_buffer_3_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_11_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_11_V_address0, grp_getShadows_fu_2166_patch_3_11_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_11_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_11_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_11_address0 <= grp_getShadows_fu_2166_patch_3_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_11_address0 <= grp_getParallelograms_fu_1936_superpoints_3_11_V_address0;
        else 
            patch_buffer_3_11_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_11_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_11_V_ce0, grp_getShadows_fu_2166_patch_3_11_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_11_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_11_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_11_ce0 <= grp_getShadows_fu_2166_patch_3_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_11_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_11_V_ce0;
        else 
            patch_buffer_3_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_11_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_11_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_11_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_d0;
        else 
            patch_buffer_3_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_11_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_11_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_11_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_11_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_11_we0;
        else 
            patch_buffer_3_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_12_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_12_V_address0, grp_getShadows_fu_2166_patch_3_12_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_12_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_12_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_12_address0 <= grp_getShadows_fu_2166_patch_3_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_12_address0 <= grp_getParallelograms_fu_1936_superpoints_3_12_V_address0;
        else 
            patch_buffer_3_12_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_12_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_12_V_ce0, grp_getShadows_fu_2166_patch_3_12_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_12_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_12_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_12_ce0 <= grp_getShadows_fu_2166_patch_3_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_12_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_12_V_ce0;
        else 
            patch_buffer_3_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_12_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_12_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_12_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_d0;
        else 
            patch_buffer_3_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_12_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_12_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_12_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_12_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_12_we0;
        else 
            patch_buffer_3_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_13_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_13_V_address0, grp_getShadows_fu_2166_patch_3_13_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_13_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_13_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_13_address0 <= grp_getShadows_fu_2166_patch_3_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_13_address0 <= grp_getParallelograms_fu_1936_superpoints_3_13_V_address0;
        else 
            patch_buffer_3_13_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_13_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_13_V_ce0, grp_getShadows_fu_2166_patch_3_13_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_13_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_13_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_13_ce0 <= grp_getShadows_fu_2166_patch_3_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_13_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_13_V_ce0;
        else 
            patch_buffer_3_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_13_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_13_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_13_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_d0;
        else 
            patch_buffer_3_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_13_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_13_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_13_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_13_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_13_we0;
        else 
            patch_buffer_3_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_14_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_14_V_address0, grp_getShadows_fu_2166_patch_3_14_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_14_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_14_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_14_address0 <= grp_getShadows_fu_2166_patch_3_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_14_address0 <= grp_getParallelograms_fu_1936_superpoints_3_14_V_address0;
        else 
            patch_buffer_3_14_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_14_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_14_V_ce0, grp_getShadows_fu_2166_patch_3_14_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_14_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_14_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_14_ce0 <= grp_getShadows_fu_2166_patch_3_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_14_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_14_V_ce0;
        else 
            patch_buffer_3_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_14_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_14_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_14_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_d0;
        else 
            patch_buffer_3_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_14_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_14_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_14_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_14_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_14_we0;
        else 
            patch_buffer_3_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_15_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_15_V_address0, grp_getShadows_fu_2166_patch_3_15_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_15_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_15_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_15_address0 <= grp_getShadows_fu_2166_patch_3_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_15_address0 <= grp_getParallelograms_fu_1936_superpoints_3_15_V_address0;
        else 
            patch_buffer_3_15_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_15_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_15_V_ce0, grp_getShadows_fu_2166_patch_3_15_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_15_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_15_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_15_ce0 <= grp_getShadows_fu_2166_patch_3_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_15_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_15_V_ce0;
        else 
            patch_buffer_3_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_15_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_15_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_15_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_d0;
        else 
            patch_buffer_3_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_15_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_15_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_15_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_15_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_15_we0;
        else 
            patch_buffer_3_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_1_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_1_V_address0, grp_getShadows_fu_2166_patch_3_1_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_1_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_1_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_1_address0 <= grp_getShadows_fu_2166_patch_3_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_1_address0 <= grp_getParallelograms_fu_1936_superpoints_3_1_V_address0;
        else 
            patch_buffer_3_1_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_1_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_1_V_ce0, grp_getShadows_fu_2166_patch_3_1_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_1_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_1_ce0 <= grp_getShadows_fu_2166_patch_3_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_1_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_1_V_ce0;
        else 
            patch_buffer_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_1_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_1_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_1_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_d0;
        else 
            patch_buffer_3_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_1_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_1_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_1_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_1_we0;
        else 
            patch_buffer_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_2_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_2_V_address0, grp_getShadows_fu_2166_patch_3_2_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_2_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_2_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_2_address0 <= grp_getShadows_fu_2166_patch_3_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_2_address0 <= grp_getParallelograms_fu_1936_superpoints_3_2_V_address0;
        else 
            patch_buffer_3_2_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_2_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_2_V_ce0, grp_getShadows_fu_2166_patch_3_2_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_2_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_2_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_2_ce0 <= grp_getShadows_fu_2166_patch_3_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_2_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_2_V_ce0;
        else 
            patch_buffer_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_2_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_2_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_2_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_d0;
        else 
            patch_buffer_3_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_2_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_2_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_2_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_2_we0;
        else 
            patch_buffer_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_3_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_3_V_address0, grp_getShadows_fu_2166_patch_3_3_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_3_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_3_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_3_address0 <= grp_getShadows_fu_2166_patch_3_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_3_address0 <= grp_getParallelograms_fu_1936_superpoints_3_3_V_address0;
        else 
            patch_buffer_3_3_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_3_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_3_V_ce0, grp_getShadows_fu_2166_patch_3_3_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_3_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_3_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_3_ce0 <= grp_getShadows_fu_2166_patch_3_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_3_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_3_V_ce0;
        else 
            patch_buffer_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_3_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_3_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_3_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_d0;
        else 
            patch_buffer_3_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_3_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_3_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_3_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_3_we0;
        else 
            patch_buffer_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_4_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_4_V_address0, grp_getShadows_fu_2166_patch_3_4_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_4_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_4_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_4_address0 <= grp_getShadows_fu_2166_patch_3_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_4_address0 <= grp_getParallelograms_fu_1936_superpoints_3_4_V_address0;
        else 
            patch_buffer_3_4_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_4_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_4_V_ce0, grp_getShadows_fu_2166_patch_3_4_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_4_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_4_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_4_ce0 <= grp_getShadows_fu_2166_patch_3_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_4_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_4_V_ce0;
        else 
            patch_buffer_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_4_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_4_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_4_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_d0;
        else 
            patch_buffer_3_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_4_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_4_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_4_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_4_we0;
        else 
            patch_buffer_3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_5_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_5_V_address0, grp_getShadows_fu_2166_patch_3_5_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_5_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_5_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_5_address0 <= grp_getShadows_fu_2166_patch_3_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_5_address0 <= grp_getParallelograms_fu_1936_superpoints_3_5_V_address0;
        else 
            patch_buffer_3_5_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_5_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_5_V_ce0, grp_getShadows_fu_2166_patch_3_5_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_5_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_5_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_5_ce0 <= grp_getShadows_fu_2166_patch_3_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_5_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_5_V_ce0;
        else 
            patch_buffer_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_5_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_5_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_5_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_d0;
        else 
            patch_buffer_3_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_5_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_5_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_5_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_5_we0;
        else 
            patch_buffer_3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_6_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_6_V_address0, grp_getShadows_fu_2166_patch_3_6_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_6_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_6_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_6_address0 <= grp_getShadows_fu_2166_patch_3_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_6_address0 <= grp_getParallelograms_fu_1936_superpoints_3_6_V_address0;
        else 
            patch_buffer_3_6_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_6_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_6_V_ce0, grp_getShadows_fu_2166_patch_3_6_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_6_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_6_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_6_ce0 <= grp_getShadows_fu_2166_patch_3_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_6_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_6_V_ce0;
        else 
            patch_buffer_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_6_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_6_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_6_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_d0;
        else 
            patch_buffer_3_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_6_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_6_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_6_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_6_we0;
        else 
            patch_buffer_3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_7_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_7_V_address0, grp_getShadows_fu_2166_patch_3_7_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_7_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_7_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_7_address0 <= grp_getShadows_fu_2166_patch_3_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_7_address0 <= grp_getParallelograms_fu_1936_superpoints_3_7_V_address0;
        else 
            patch_buffer_3_7_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_7_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_7_V_ce0, grp_getShadows_fu_2166_patch_3_7_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_7_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_7_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_7_ce0 <= grp_getShadows_fu_2166_patch_3_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_7_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_7_V_ce0;
        else 
            patch_buffer_3_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_7_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_7_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_7_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_d0;
        else 
            patch_buffer_3_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_7_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_7_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_7_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_7_we0;
        else 
            patch_buffer_3_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_8_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_8_V_address0, grp_getShadows_fu_2166_patch_3_8_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_8_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_8_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_8_address0 <= grp_getShadows_fu_2166_patch_3_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_8_address0 <= grp_getParallelograms_fu_1936_superpoints_3_8_V_address0;
        else 
            patch_buffer_3_8_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_8_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_8_V_ce0, grp_getShadows_fu_2166_patch_3_8_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_8_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_8_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_8_ce0 <= grp_getShadows_fu_2166_patch_3_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_8_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_8_V_ce0;
        else 
            patch_buffer_3_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_8_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_8_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_8_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_d0;
        else 
            patch_buffer_3_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_8_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_8_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_8_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_8_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_8_we0;
        else 
            patch_buffer_3_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_9_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_9_V_address0, grp_getShadows_fu_2166_patch_3_9_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_9_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_9_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_9_address0 <= grp_getShadows_fu_2166_patch_3_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_9_address0 <= grp_getParallelograms_fu_1936_superpoints_3_9_V_address0;
        else 
            patch_buffer_3_9_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_3_9_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state91, ap_CS_fsm_state93, ap_CS_fsm_state116, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_superpoints_3_9_V_ce0, grp_getShadows_fu_2166_patch_3_9_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_9_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_9_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            patch_buffer_3_9_ce0 <= grp_getShadows_fu_2166_patch_3_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_3_9_ce0 <= grp_getParallelograms_fu_1936_superpoints_3_9_V_ce0;
        else 
            patch_buffer_3_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_3_9_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_9_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_9_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_d0;
        else 
            patch_buffer_3_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_3_9_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_3_9_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_3_9_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_3_9_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_3_9_we0;
        else 
            patch_buffer_3_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_0_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_0_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            patch_buffer_4_0_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_0_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_0_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_0_address0 <= grp_getParallelograms_fu_1936_superpoints_4_0_V_address0;
        else 
            patch_buffer_4_0_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_0_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_CS_fsm_state116, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_0_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then 
            patch_buffer_4_0_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_0_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_0_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_0_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_0_V_ce0;
        else 
            patch_buffer_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_0_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_0_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_0_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_d0;
        else 
            patch_buffer_4_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_0_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_0_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_0_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_0_we0;
        else 
            patch_buffer_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_10_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state24, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_10_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            patch_buffer_4_10_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_10_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_10_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_10_address0 <= grp_getParallelograms_fu_1936_superpoints_4_10_V_address0;
        else 
            patch_buffer_4_10_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_10_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state24, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_10_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            patch_buffer_4_10_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_10_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_10_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_10_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_10_V_ce0;
        else 
            patch_buffer_4_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_10_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_10_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_10_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_d0;
        else 
            patch_buffer_4_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_10_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_10_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_10_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_10_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_10_we0;
        else 
            patch_buffer_4_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_11_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state24, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_11_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            patch_buffer_4_11_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_11_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_11_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_11_address0 <= grp_getParallelograms_fu_1936_superpoints_4_11_V_address0;
        else 
            patch_buffer_4_11_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_11_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state24, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_11_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            patch_buffer_4_11_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_11_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_11_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_11_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_11_V_ce0;
        else 
            patch_buffer_4_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_11_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_11_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_11_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_d0;
        else 
            patch_buffer_4_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_11_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_11_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_11_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_11_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_11_we0;
        else 
            patch_buffer_4_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_12_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_12_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_4_12_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_12_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_12_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_12_address0 <= grp_getParallelograms_fu_1936_superpoints_4_12_V_address0;
        else 
            patch_buffer_4_12_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_12_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_12_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_4_12_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_12_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_12_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_12_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_12_V_ce0;
        else 
            patch_buffer_4_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_12_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_12_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_12_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_d0;
        else 
            patch_buffer_4_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_12_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_12_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_12_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_12_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_12_we0;
        else 
            patch_buffer_4_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_13_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_13_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_4_13_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_13_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_13_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_13_address0 <= grp_getParallelograms_fu_1936_superpoints_4_13_V_address0;
        else 
            patch_buffer_4_13_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_13_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state25, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_13_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            patch_buffer_4_13_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_13_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_13_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_13_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_13_V_ce0;
        else 
            patch_buffer_4_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_13_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_13_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_13_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_d0;
        else 
            patch_buffer_4_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_13_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_13_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_13_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_13_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_13_we0;
        else 
            patch_buffer_4_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_14_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_14_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_4_14_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_14_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_14_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_14_address0 <= grp_getParallelograms_fu_1936_superpoints_4_14_V_address0;
        else 
            patch_buffer_4_14_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_14_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_14_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_4_14_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_14_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_14_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_14_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_14_V_ce0;
        else 
            patch_buffer_4_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_14_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_14_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_14_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_d0;
        else 
            patch_buffer_4_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_14_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_14_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_14_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_14_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_14_we0;
        else 
            patch_buffer_4_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_15_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_15_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_4_15_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_15_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_15_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_15_address0 <= grp_getParallelograms_fu_1936_superpoints_4_15_V_address0;
        else 
            patch_buffer_4_15_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_15_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state26, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_15_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patch_buffer_4_15_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_15_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_15_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_15_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_15_V_ce0;
        else 
            patch_buffer_4_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_15_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_15_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_15_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_d0;
        else 
            patch_buffer_4_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_15_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_15_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_15_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_15_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_15_we0;
        else 
            patch_buffer_4_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_1_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_1_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            patch_buffer_4_1_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_1_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_1_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_1_address0 <= grp_getParallelograms_fu_1936_superpoints_4_1_V_address0;
        else 
            patch_buffer_4_1_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_1_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_CS_fsm_state116, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_1_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then 
            patch_buffer_4_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_1_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_1_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_1_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_1_V_ce0;
        else 
            patch_buffer_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_1_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_1_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_1_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_d0;
        else 
            patch_buffer_4_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_1_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_1_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_1_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_1_we0;
        else 
            patch_buffer_4_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_2_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_2_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            patch_buffer_4_2_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_2_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_2_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_2_address0 <= grp_getParallelograms_fu_1936_superpoints_4_2_V_address0;
        else 
            patch_buffer_4_2_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_2_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_CS_fsm_state116, ap_CS_fsm_state20, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_2_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1))) then 
            patch_buffer_4_2_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_2_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_2_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_2_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_2_V_ce0;
        else 
            patch_buffer_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_2_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_2_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_2_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_d0;
        else 
            patch_buffer_4_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_2_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_2_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_2_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_2_we0;
        else 
            patch_buffer_4_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_3_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state21, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_3_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            patch_buffer_4_3_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_3_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_3_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_3_address0 <= grp_getParallelograms_fu_1936_superpoints_4_3_V_address0;
        else 
            patch_buffer_4_3_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_3_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state21, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_3_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            patch_buffer_4_3_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_3_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_3_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_3_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_3_V_ce0;
        else 
            patch_buffer_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_3_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_3_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_3_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_d0;
        else 
            patch_buffer_4_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_3_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_3_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_3_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_3_we0;
        else 
            patch_buffer_4_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_4_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state21, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_4_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            patch_buffer_4_4_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_4_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_4_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_4_address0 <= grp_getParallelograms_fu_1936_superpoints_4_4_V_address0;
        else 
            patch_buffer_4_4_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_4_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state21, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_4_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            patch_buffer_4_4_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_4_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_4_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_4_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_4_V_ce0;
        else 
            patch_buffer_4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_4_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_4_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_4_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_d0;
        else 
            patch_buffer_4_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_4_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_4_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_4_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_4_we0;
        else 
            patch_buffer_4_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_5_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_5_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_4_5_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_5_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_5_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_5_address0 <= grp_getParallelograms_fu_1936_superpoints_4_5_V_address0;
        else 
            patch_buffer_4_5_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_5_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_5_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_4_5_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_5_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_5_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_5_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_5_V_ce0;
        else 
            patch_buffer_4_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_5_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_5_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_5_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_d0;
        else 
            patch_buffer_4_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_5_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_5_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_5_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_5_we0;
        else 
            patch_buffer_4_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_6_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_6_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_4_6_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_6_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_6_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_6_address0 <= grp_getParallelograms_fu_1936_superpoints_4_6_V_address0;
        else 
            patch_buffer_4_6_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_6_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_6_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_4_6_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_6_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_6_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_6_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_6_V_ce0;
        else 
            patch_buffer_4_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_6_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_6_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_6_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_d0;
        else 
            patch_buffer_4_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_6_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_6_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_6_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_6_we0;
        else 
            patch_buffer_4_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_7_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_7_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_4_7_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_7_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_7_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_7_address0 <= grp_getParallelograms_fu_1936_superpoints_4_7_V_address0;
        else 
            patch_buffer_4_7_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_7_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state22, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_7_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            patch_buffer_4_7_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_7_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_7_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_7_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_7_V_ce0;
        else 
            patch_buffer_4_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_7_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_7_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_7_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_d0;
        else 
            patch_buffer_4_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_7_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_7_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_7_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_7_we0;
        else 
            patch_buffer_4_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_8_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state23, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_8_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            patch_buffer_4_8_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_8_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_8_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_8_address0 <= grp_getParallelograms_fu_1936_superpoints_4_8_V_address0;
        else 
            patch_buffer_4_8_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_8_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state23, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_8_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            patch_buffer_4_8_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_8_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_8_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_8_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_8_V_ce0;
        else 
            patch_buffer_4_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_8_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_8_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_8_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_d0;
        else 
            patch_buffer_4_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_8_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_8_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_8_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_8_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_8_we0;
        else 
            patch_buffer_4_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_9_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, zext_ln716_reg_5848, ap_CS_fsm_state23, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_9_V_address0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            patch_buffer_4_9_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_9_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_9_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_9_address0 <= grp_getParallelograms_fu_1936_superpoints_4_9_V_address0;
        else 
            patch_buffer_4_9_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_4_9_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state116, ap_CS_fsm_state23, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_getParallelograms_fu_1936_superpoints_4_9_V_ce0, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            patch_buffer_4_9_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_9_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_9_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            patch_buffer_4_9_ce0 <= grp_getParallelograms_fu_1936_superpoints_4_9_V_ce0;
        else 
            patch_buffer_4_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_4_9_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_d0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_9_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_9_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_d0;
        else 
            patch_buffer_4_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_4_9_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_4_9_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_4_9_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_4_9_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_4_9_we0;
        else 
            patch_buffer_4_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_order_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state50, icmp_ln886_reg_6460, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state80, ap_CS_fsm_state110, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_address0, ap_CS_fsm_state115, ap_CS_fsm_state111)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state110)) then 
            patch_buffer_order_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or ((ap_const_logic_1 = ap_CS_fsm_state77) and (icmp_ln886_reg_6460 = ap_const_lv1_1)))) then 
            patch_buffer_order_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            patch_buffer_order_address0 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_order_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_order_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_address0;
        else 
            patch_buffer_order_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_order_address1_assign_proc : process(ap_CS_fsm_state88, ap_CS_fsm_state90, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state110, ap_CS_fsm_state112, and_ln1638_fu_5730_p2, ap_CS_fsm_state122, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state122) and (ap_const_lv1_1 = and_ln1638_fu_5730_p2))) then 
            patch_buffer_order_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state110) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            patch_buffer_order_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state112) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            patch_buffer_order_address1 <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            patch_buffer_order_address1 <= "XX";
        end if; 
    end process;


    patch_buffer_order_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state50, icmp_ln886_reg_6460, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state80, ap_CS_fsm_state110, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_ce0, ap_CS_fsm_state115, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state110) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state50) or ((ap_const_logic_1 = ap_CS_fsm_state77) and (icmp_ln886_reg_6460 = ap_const_lv1_1)))) then 
            patch_buffer_order_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_order_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_order_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_ce0;
        else 
            patch_buffer_order_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_order_ce1_assign_proc : process(ap_CS_fsm_state88, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_CS_fsm_state90, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state110, ap_CS_fsm_state112, and_ln1638_fu_5730_p2, ap_CS_fsm_state122, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state112) or (ap_const_logic_1 = ap_CS_fsm_state110) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state90) or ((ap_const_logic_1 = ap_CS_fsm_state122) and (ap_const_lv1_1 = and_ln1638_fu_5730_p2) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state88) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
            patch_buffer_order_ce1 <= ap_const_logic_1;
        else 
            patch_buffer_order_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_order_d0_assign_proc : process(patch_buffer_order_q1, ap_CS_fsm_state13, ap_CS_fsm_state39, icmp_ln886_reg_6460, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_d0, ap_CS_fsm_state111)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            patch_buffer_order_d0 <= patch_buffer_order_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or ((ap_const_logic_1 = ap_CS_fsm_state77) and (icmp_ln886_reg_6460 = ap_const_lv1_1)))) then 
            patch_buffer_order_d0 <= ap_const_lv32_FFFFFFFF;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_order_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_order_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_d0;
        else 
            patch_buffer_order_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_order_d1_assign_proc : process(patch_buffer_order_q0, ap_CS_fsm_state78, ap_CS_fsm_state112, and_ln1638_fu_5730_p2, ap_CS_fsm_state122, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state122) and (ap_const_lv1_1 = and_ln1638_fu_5730_p2))) then 
            patch_buffer_order_d1 <= ap_const_lv32_FFFFFFFF;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state112) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            patch_buffer_order_d1 <= patch_buffer_order_q0;
        else 
            patch_buffer_order_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_order_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, icmp_ln886_reg_6460, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_we0, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state111) or ((ap_const_logic_1 = ap_CS_fsm_state78) and (icmp_ln886_reg_6460 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state77) and (icmp_ln886_reg_6460 = ap_const_lv1_1)))) then 
            patch_buffer_order_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_order_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_order_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_order_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_order_we0;
        else 
            patch_buffer_order_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_order_we1_assign_proc : process(grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, icmp_ln886_reg_6460, ap_CS_fsm_state78, ap_CS_fsm_state112, makeHorizontallyShiftedPatch_reg_1863, and_ln1638_fu_5730_p2, ap_CS_fsm_state122, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state111) or ((ap_const_logic_1 = ap_CS_fsm_state122) and (ap_const_lv1_1 = and_ln1638_fu_5730_p2) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)) or ((makeHorizontallyShiftedPatch_reg_1863 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state112)) or ((ap_const_logic_1 = ap_CS_fsm_state78) and (icmp_ln886_reg_6460 = ap_const_lv1_1)))) then 
            patch_buffer_order_we1 <= ap_const_logic_1;
        else 
            patch_buffer_order_we1 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_valid_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, zext_ln973_reg_6380, ap_CS_fsm_state77, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state123, grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_address0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_address0, zext_ln110_1_fu_5537_p1, ap_CS_fsm_state111, zext_ln110_fu_5736_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state123)) then 
            patch_buffer_valid_address0 <= zext_ln110_fu_5736_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state111)) then 
            patch_buffer_valid_address0 <= zext_ln110_1_fu_5537_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            patch_buffer_valid_address0 <= zext_ln973_reg_6380(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_valid_address0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_valid_address0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_address0;
        else 
            patch_buffer_valid_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_valid_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state77, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state123, grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_ce0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_ce0, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state123) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            patch_buffer_valid_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_valid_ce0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_valid_ce0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_ce0;
        else 
            patch_buffer_valid_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_valid_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state77, ap_CS_fsm_state80, ap_CS_fsm_state114, ap_CS_fsm_state123, grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_d0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_d0, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state123) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            patch_buffer_valid_d0 <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_valid_d0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_valid_d0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_d0;
        else 
            patch_buffer_valid_d0 <= "X";
        end if; 
    end process;


    patch_buffer_valid_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, icmp_ln886_reg_6460, ap_CS_fsm_state77, ap_CS_fsm_state80, makeHorizontallyShiftedPatch_reg_1863, ap_CS_fsm_state114, and_ln1638_reg_7044, ap_CS_fsm_state123, madeComplementaryPatch_reg_1644, grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_we0, grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_we0, ap_CS_fsm_state111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state111) or ((madeComplementaryPatch_reg_1644 = ap_const_lv1_1) and (makeHorizontallyShiftedPatch_reg_1863 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state123) and (ap_const_lv1_1 = and_ln1638_reg_7044)) or ((ap_const_logic_1 = ap_CS_fsm_state77) and (icmp_ln886_reg_6460 = ap_const_lv1_1)))) then 
            patch_buffer_valid_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_buffer_valid_we0 <= grp_patch_buffer_add_patch_fu_2539_patch_buffer_valid_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_buffer_valid_we0 <= grp_makePatch_alignedToLine_fu_2304_patch_buffer_valid_we0;
        else 
            patch_buffer_valid_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_stream_V_din_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_stream_V_din, grp_patch_buffer_add_patch_fu_2539_patch_stream_V_din)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_stream_V_din <= grp_patch_buffer_add_patch_fu_2539_patch_stream_V_din;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_stream_V_din <= grp_makePatch_alignedToLine_fu_2304_patch_stream_V_din;
        else 
            patch_stream_V_din <= grp_patch_buffer_add_patch_fu_2539_patch_stream_V_din;
        end if; 
    end process;


    patch_stream_V_write_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state39, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_patch_stream_V_write, grp_patch_buffer_add_patch_fu_2539_patch_stream_V_write)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            patch_stream_V_write <= grp_patch_buffer_add_patch_fu_2539_patch_stream_V_write;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            patch_stream_V_write <= grp_makePatch_alignedToLine_fu_2304_patch_stream_V_write;
        else 
            patch_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    phitmp5_fu_5329_p2 <= "1" when (signed(select_ln1402_fu_5321_p3) > signed(ap_const_lv32_12BFFFFF)) else "0";
    phitmp6_fu_5289_p2 <= "1" when (signed(select_ln1390_fu_5281_p3) > signed(ap_const_lv32_12BFFFFF)) else "0";
    phitmp7_fu_5369_p2 <= "1" when (signed(select_ln1411_fu_5361_p3) > signed(ap_const_lv32_12BFFFFF)) else "0";
    phitmp_fu_5249_p2 <= "1" when (signed(select_ln1381_fu_5241_p3) > signed(ap_const_lv32_12BFFFFF)) else "0";

    points_address0_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state67, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_points_address0, grp_alignedtoline_per_layer_loop_fu_2493_points_address0, grp_get_index_from_z_fu_2870_points_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, zext_ln1144_fu_4451_p1, zext_ln1084_1_fu_4581_p1, zext_ln1084_2_fu_4663_p1, zext_ln1158_fu_5035_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            points_address0 <= zext_ln1158_fu_5035_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            points_address0 <= zext_ln1084_2_fu_4663_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            points_address0 <= zext_ln1084_1_fu_4581_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            points_address0 <= zext_ln1144_fu_4451_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            points_address0 <= grp_get_index_from_z_fu_2870_points_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            points_address0 <= grp_alignedtoline_per_layer_loop_fu_2493_points_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            points_address0 <= grp_makePatch_alignedToLine_fu_2304_points_address0;
        else 
            points_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    points_address1_assign_proc : process(ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state73, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_points_address1, grp_alignedtoline_per_layer_loop_fu_2493_points_address1, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, zext_ln1084_3_fu_4434_p1, zext_ln1084_fu_4533_p1, zext_ln1151_fu_4972_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            points_address1 <= zext_ln1151_fu_4972_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            points_address1 <= zext_ln1084_fu_4533_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            points_address1 <= zext_ln1084_3_fu_4434_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            points_address1 <= grp_alignedtoline_per_layer_loop_fu_2493_points_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            points_address1 <= grp_makePatch_alignedToLine_fu_2304_points_address1;
        else 
            points_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    points_ce0_assign_proc : process(ap_CS_fsm_state55, ap_CS_fsm_state67, grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_points_ce0, grp_alignedtoline_per_layer_loop_fu_2493_points_ce0, grp_get_index_from_z_fu_2870_points_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or ((ap_const_logic_1 = ap_CS_fsm_state67) and (grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_done = ap_const_logic_1)))) then 
            points_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            points_ce0 <= grp_get_index_from_z_fu_2870_points_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            points_ce0 <= grp_alignedtoline_per_layer_loop_fu_2493_points_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            points_ce0 <= grp_makePatch_alignedToLine_fu_2304_points_ce0;
        else 
            points_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    points_ce1_assign_proc : process(ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state73, ap_CS_fsm_state80, ap_CS_fsm_state114, grp_makePatch_alignedToLine_fu_2304_points_ce1, grp_alignedtoline_per_layer_loop_fu_2493_points_ce1, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            points_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            points_ce1 <= grp_alignedtoline_per_layer_loop_fu_2493_points_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            points_ce1 <= grp_makePatch_alignedToLine_fu_2304_points_ce1;
        else 
            points_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_10_fu_5157_p2 <= std_logic_vector(signed(sext_ln703_reg_6284) - signed(sext_ln703_7_fu_5153_p1));
    ret_V_11_fu_5166_p2 <= std_logic_vector(signed(sext_ln703_4_reg_6289) - signed(sext_ln703_8_fu_5162_p1));
    ret_V_12_fu_5638_p2 <= std_logic_vector(signed(sext_ln703_13_fu_5635_p1) - signed(sext_ln703_9_reg_7011));
    ret_V_13_fu_5646_p2 <= std_logic_vector(signed(sext_ln703_10_reg_7016) - signed(sext_ln703_14_fu_5643_p1));
    ret_V_14_fu_5677_p2 <= std_logic_vector(signed(sext_ln703_15_fu_5674_p1) - signed(sext_ln703_11_reg_7026));
    ret_V_15_fu_5685_p2 <= std_logic_vector(signed(sext_ln703_12_reg_7031) - signed(sext_ln703_16_fu_5682_p1));
    ret_V_16_fu_5099_p2 <= std_logic_vector(signed(sext_ln703_6_fu_5096_p1) - signed(rhs_5_fu_5092_p1));
    ret_V_8_fu_3722_p2 <= std_logic_vector(signed(sext_ln703_4_fu_3715_p1) - signed(sext_ln703_5_fu_3718_p1));
    ret_V_fu_3709_p2 <= std_logic_vector(signed(sext_ln703_fu_3701_p1) - signed(sext_ln703_3_fu_3705_p1));
        rhs_5_fu_5092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_top_min_V_12_reg_1552),33));

    select_ln1077_1_fu_4538_p3 <= 
        tmp_1_reg_6542 when (icmp_ln1494_158_fu_4485_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln1077_2_fu_4620_p3 <= 
        tmp_2_reg_6572 when (icmp_ln1494_159_fu_4605_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln1077_3_fu_4334_p3 <= 
        tmp_3_reg_6512 when (icmp_ln1494_160_reg_6507(0) = '1') else 
        ap_const_lv12_0;
    select_ln1077_fu_4490_p3 <= 
        tmp_6_reg_6537 when (icmp_ln1494_157_fu_4480_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln1114_10_fu_4817_p3 <= 
        select_ln1114_8_fu_4810_p3 when (or_ln1114_2_fu_4804_p2(0) = '1') else 
        reg_3020;
    select_ln1114_11_fu_4875_p3 <= 
        select_ln1114_9_fu_4868_p3 when (or_ln1114_2_reg_6635(0) = '1') else 
        ap_const_lv2_2;
    select_ln1114_12_fu_4898_p3 <= 
        select_ln1114_11_fu_4875_p3 when (xor_ln1114_7_fu_4882_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln1114_13_fu_4906_p3 <= 
        select_ln1114_12_fu_4898_p3 when (or_ln1114_3_fu_4892_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln1114_1_fu_4697_p3 <= 
        ap_const_lv32_7FF00000 when (icmp_ln1114_fu_4680_p2(0) = '1') else 
        reg_3016;
    select_ln1114_2_fu_4705_p3 <= 
        select_ln1114_1_fu_4697_p3 when (or_ln1114_fu_4691_p2(0) = '1') else 
        reg_3020;
    select_ln1114_3_fu_4845_p3 <= 
        sub_ln703_16_fu_4839_p2 when (tmp_94_fu_4831_p3(0) = '1') else 
        sub_ln703_15_fu_4825_p2;
    select_ln1114_4_fu_4733_p3 <= 
        sub_ln703_6_fu_4727_p2 when (tmp_92_fu_4719_p3(0) = '1') else 
        sub_ln703_5_fu_4713_p2;
    select_ln1114_5_fu_4765_p3 <= 
        select_ln1114_2_fu_4705_p3 when (xor_ln1114_5_fu_4747_p2(0) = '1') else 
        sub_ln703_5_fu_4713_p2;
    select_ln1114_6_fu_4773_p3 <= 
        select_ln1114_5_fu_4765_p3 when (or_ln1114_1_fu_4759_p2(0) = '1') else 
        sub_ln703_6_fu_4727_p2;
    select_ln1114_7_fu_4781_p3 <= 
        reg_3020 when (tmp_93_reg_6624(0) = '1') else 
        reg_3016;
    select_ln1114_8_fu_4810_p3 <= 
        select_ln1114_6_reg_6618 when (xor_ln1114_6_fu_4793_p2(0) = '1') else 
        reg_3016;
    select_ln1114_9_fu_4868_p3 <= 
        zext_ln703_fu_4864_p1 when (xor_ln1114_6_reg_6630(0) = '1') else 
        ap_const_lv2_2;
    select_ln1114_fu_4673_p3 <= 
        reg_3020 when (tmp_90_reg_6607(0) = '1') else 
        reg_3016;
    select_ln1142_fu_4938_p3 <= 
        sub_ln703_14_fu_4932_p2 when (tmp_95_fu_4924_p3(0) = '1') else 
        sub_ln703_13_fu_4919_p2;
    select_ln1149_fu_4996_p3 <= 
        sub_ln703_18_fu_4990_p2 when (tmp_97_fu_4982_p3(0) = '1') else 
        sub_ln703_17_fu_4977_p2;
    select_ln1156_fu_5059_p3 <= 
        sub_ln703_20_fu_5053_p2 when (tmp_99_fu_5045_p3(0) = '1') else 
        sub_ln703_19_fu_5040_p2;
    select_ln1253_fu_5177_p3 <= 
        ret_V_10_fu_5157_p2 when (icmp_ln1494_22_fu_5171_p2(0) = '1') else 
        ret_V_11_fu_5166_p2;
    select_ln1381_fu_5241_p3 <= 
        grp_fu_2967_p2 when (tmp_103_fu_5233_p3(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return;
    select_ln1390_fu_5281_p3 <= 
        grp_fu_2967_p2 when (tmp_104_fu_5273_p3(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return;
    select_ln1402_fu_5321_p3 <= 
        grp_fu_2967_p2 when (tmp_105_fu_5313_p3(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return;
    select_ln1411_fu_5361_p3 <= 
        grp_fu_2967_p2 when (tmp_106_fu_5353_p3(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return;
    select_ln1494_fu_5399_p3 <= 
        shifted_Align_V_1_load_4_reg_6829 when (tmp_107_fu_5391_p3(0) = '1') else 
        ap_const_lv32_1600068;
    select_ln1495_1_fu_4153_p3 <= 
        ap_const_lv32_FFFFFFFF when (grp_fu_2904_p3(0) = '1') else 
        ap_const_lv32_1;
    select_ln1495_fu_4262_p3 <= 
        ap_const_lv32_FFF00000 when (tmp_81_reg_6433(0) = '1') else 
        ap_const_lv32_100000;
    select_ln1499_fu_5412_p3 <= 
        ap_const_lv32_1600068 when (icmp_ln1494_19_fu_5406_p2(0) = '1') else 
        select_ln1494_fu_5399_p3;
    select_ln53_143_fu_3150_p3 <= 
        trunc_ln674_143_fu_3140_p1 when (icmp_ln1495_148_fu_3144_p2(0) = '1') else 
        select_ln53_fu_3132_p3;
    select_ln53_144_fu_3217_p3 <= 
        trunc_ln674_144_fu_3208_p1 when (icmp_ln1495_149_fu_3212_p2(0) = '1') else 
        select_ln53_143_reg_5958;
    select_ln53_145_fu_3234_p3 <= 
        trunc_ln674_145_fu_3224_p1 when (icmp_ln1495_150_fu_3228_p2(0) = '1') else 
        select_ln53_144_fu_3217_p3;
    select_ln53_146_fu_3289_p3 <= 
        trunc_ln674_146_fu_3280_p1 when (icmp_ln1495_151_fu_3284_p2(0) = '1') else 
        select_ln53_145_reg_5996;
    select_ln53_147_fu_3306_p3 <= 
        trunc_ln674_147_fu_3296_p1 when (icmp_ln1495_152_fu_3300_p2(0) = '1') else 
        select_ln53_146_fu_3289_p3;
    select_ln53_148_fu_3368_p3 <= 
        trunc_ln674_148_fu_3359_p1 when (icmp_ln1495_153_fu_3363_p2(0) = '1') else 
        select_ln53_147_reg_6042;
    select_ln53_149_fu_3385_p3 <= 
        trunc_ln674_149_fu_3375_p1 when (icmp_ln1495_154_fu_3379_p2(0) = '1') else 
        select_ln53_148_fu_3368_p3;
    select_ln53_150_fu_3440_p3 <= 
        trunc_ln674_150_fu_3431_p1 when (icmp_ln1495_155_fu_3435_p2(0) = '1') else 
        select_ln53_149_reg_6080;
    select_ln53_151_fu_3457_p3 <= 
        trunc_ln674_151_fu_3447_p1 when (icmp_ln1495_156_fu_3451_p2(0) = '1') else 
        select_ln53_150_fu_3440_p3;
    select_ln53_152_fu_3515_p3 <= 
        trunc_ln674_152_fu_3506_p1 when (icmp_ln1495_157_fu_3510_p2(0) = '1') else 
        select_ln53_151_reg_6121;
    select_ln53_153_fu_3532_p3 <= 
        trunc_ln674_153_fu_3522_p1 when (icmp_ln1495_158_fu_3526_p2(0) = '1') else 
        select_ln53_152_fu_3515_p3;
    select_ln53_154_fu_3582_p3 <= 
        trunc_ln674_154_reg_6164 when (icmp_ln1495_159_fu_3578_p2(0) = '1') else 
        select_ln53_153_reg_6158;
    select_ln53_155_fu_3598_p3 <= 
        trunc_ln674_155_fu_3588_p1 when (icmp_ln1495_160_fu_3592_p2(0) = '1') else 
        select_ln53_154_fu_3582_p3;
    select_ln53_156_fu_3654_p3 <= 
        trunc_ln674_156_reg_6211 when (icmp_ln1495_161_reg_6216(0) = '1') else 
        select_ln53_155_reg_6206;
    select_ln53_157_fu_3664_p3 <= 
        trunc_ln674_157_reg_6221 when (icmp_ln1495_162_fu_3659_p2(0) = '1') else 
        select_ln53_156_fu_3654_p3;
    select_ln53_158_fu_3178_p3 <= 
        trunc_ln674_158_fu_3158_p1 when (icmp_ln1495_163_fu_3172_p2(0) = '1') else 
        ap_const_lv32_40000000;
    select_ln53_159_fu_3196_p3 <= 
        trunc_ln674_159_fu_3186_p1 when (icmp_ln1495_164_fu_3190_p2(0) = '1') else 
        select_ln53_158_fu_3178_p3;
    select_ln53_160_fu_3246_p3 <= 
        trunc_ln674_160_reg_5980 when (icmp_ln1495_165_fu_3242_p2(0) = '1') else 
        select_ln53_159_reg_5974;
    select_ln53_161_fu_3262_p3 <= 
        trunc_ln674_161_fu_3252_p1 when (icmp_ln1495_166_fu_3256_p2(0) = '1') else 
        select_ln53_160_fu_3246_p3;
    select_ln53_162_fu_3314_p3 <= 
        trunc_ln674_162_reg_6017 when (icmp_ln1495_167_reg_6022(0) = '1') else 
        select_ln53_161_reg_6012;
    select_ln53_163_fu_3329_p3 <= 
        trunc_ln674_163_fu_3319_p1 when (icmp_ln1495_168_fu_3323_p2(0) = '1') else 
        select_ln53_162_fu_3314_p3;
    select_ln53_164_fu_3347_p3 <= 
        trunc_ln674_164_fu_3337_p1 when (icmp_ln1495_169_fu_3341_p2(0) = '1') else 
        select_ln53_163_fu_3329_p3;
    select_ln53_165_fu_3397_p3 <= 
        trunc_ln674_165_reg_6064 when (icmp_ln1495_170_fu_3393_p2(0) = '1') else 
        select_ln53_164_reg_6058;
    select_ln53_166_fu_3413_p3 <= 
        trunc_ln674_166_fu_3403_p1 when (icmp_ln1495_171_fu_3407_p2(0) = '1') else 
        select_ln53_165_fu_3397_p3;
    select_ln53_167_fu_3465_p3 <= 
        trunc_ln674_167_reg_6101 when (icmp_ln1495_172_reg_6106(0) = '1') else 
        select_ln53_166_reg_6096;
    select_ln53_168_fu_3480_p3 <= 
        trunc_ln674_168_fu_3470_p1 when (icmp_ln1495_173_fu_3474_p2(0) = '1') else 
        select_ln53_167_fu_3465_p3;
    select_ln53_169_fu_3498_p3 <= 
        trunc_ln674_169_fu_3488_p1 when (icmp_ln1495_174_fu_3492_p2(0) = '1') else 
        select_ln53_168_fu_3480_p3;
    select_ln53_170_fu_3553_p3 <= 
        trunc_ln674_170_fu_3544_p1 when (icmp_ln1495_175_fu_3548_p2(0) = '1') else 
        select_ln53_169_reg_6142;
    select_ln53_171_fu_3570_p3 <= 
        trunc_ln674_171_fu_3560_p1 when (icmp_ln1495_176_fu_3564_p2(0) = '1') else 
        select_ln53_170_fu_3553_p3;
    select_ln53_172_fu_3629_p3 <= 
        trunc_ln674_172_fu_3620_p1 when (icmp_ln1495_177_fu_3624_p2(0) = '1') else 
        select_ln53_171_reg_6190;
    select_ln53_173_fu_3646_p3 <= 
        trunc_ln674_173_fu_3636_p1 when (icmp_ln1495_178_fu_3640_p2(0) = '1') else 
        select_ln53_172_fu_3629_p3;
    select_ln53_fu_3132_p3 <= 
        trunc_ln674_fu_3112_p1 when (icmp_ln1495_147_fu_3126_p2(0) = '1') else 
        ap_const_lv32_40000000;
    select_ln703_fu_5510_p3 <= 
        empty_129_reg_1738 when (icmp_ln1494_20_fu_5504_p2(0) = '1') else 
        empty_128_reg_1729;
    select_ln857_fu_3677_p3 <= 
        ap_const_lv32_FCE00000 when (icmp_ln1494_11_fu_3672_p2(0) = '1') else 
        select_ln53_173_reg_6232;
    select_ln893_fu_4008_p3 <= 
        ap_const_lv11_3FF when (p_Result_s_fu_4000_p3(0) = '1') else 
        ap_const_lv11_3FE;
    select_ln896_fu_3921_p3 <= 
        icmp_ln899_fu_3882_p2 when (icmp_ln896_fu_3839_p2(0) = '1') else 
        p_Result_34_fu_3902_p3;
    select_ln908_fu_3929_p3 <= 
        select_ln896_fu_3921_p3 when (icmp_ln908_fu_3909_p2(0) = '1') else 
        and_ln899_4_fu_3915_p2;
    select_ln961_fu_3734_p3 <= 
        ret_V_fu_3709_p2 when (icmp_ln1494_12_fu_3728_p2(0) = '1') else 
        ret_V_8_fu_3722_p2;
        sext_ln703_10_fu_5611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(complementary_topR_jR_V_4_fu_5570_p3),33));

        sext_ln703_11_fu_5621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_topL_jL_V_3_fu_5564_p3),33));

        sext_ln703_12_fu_5625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(complementary_topL_jR_V_4_fu_5576_p3),33));

        sext_ln703_13_fu_5635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(complementary_topR_jL_V_4_reg_6986),33));

        sext_ln703_14_fu_5643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_topR_jR_V_3_reg_6998),33));

        sext_ln703_15_fu_5674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(complementary_topL_jL_V_4_reg_6992),33));

        sext_ln703_16_fu_5682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_topL_jR_V_3_reg_7005),33));

        sext_ln703_3_fu_3705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_corner_1_q0),33));

        sext_ln703_4_fu_3715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_d_V_reg_5919),33));

        sext_ln703_5_fu_3718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(b_corner_1_q0),33));

        sext_ln703_6_fu_5096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_top_min_V_13_reg_6683),33));

        sext_ln703_7_fu_5153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_corner_1_q0),33));

        sext_ln703_8_fu_5162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(b_corner_1_q0),33));

        sext_ln703_9_fu_5607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_topR_jL_V_3_fu_5558_p3),33));

        sext_ln703_fu_3701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_2995),33));


    shadow_bottomL_jL_0_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jL_0_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_0_address0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_address0;
        else 
            shadow_bottomL_jL_0_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jL_0_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jL_0_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_0_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_ce0;
        else 
            shadow_bottomL_jL_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomL_jL_0_d0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_d0;

    shadow_bottomL_jL_0_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_0_we0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_0_V_we0;
        else 
            shadow_bottomL_jL_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jL_1_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jL_1_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_1_address0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_address0;
        else 
            shadow_bottomL_jL_1_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jL_1_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jL_1_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_1_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_ce0;
        else 
            shadow_bottomL_jL_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomL_jL_1_d0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_d0;

    shadow_bottomL_jL_1_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_1_we0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_1_V_we0;
        else 
            shadow_bottomL_jL_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jL_2_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jL_2_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_2_address0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_address0;
        else 
            shadow_bottomL_jL_2_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jL_2_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jL_2_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_2_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_ce0;
        else 
            shadow_bottomL_jL_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomL_jL_2_d0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_d0;

    shadow_bottomL_jL_2_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_2_we0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_2_V_we0;
        else 
            shadow_bottomL_jL_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jL_3_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jL_3_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_3_address0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_address0;
        else 
            shadow_bottomL_jL_3_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jL_3_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jL_3_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jL_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_3_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_ce0;
        else 
            shadow_bottomL_jL_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomL_jL_3_d0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_d0;

    shadow_bottomL_jL_3_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jL_3_we0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jL_3_V_we0;
        else 
            shadow_bottomL_jL_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jR_0_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jR_0_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_0_address0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_address0;
        else 
            shadow_bottomL_jR_0_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jR_0_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jR_0_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_0_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_ce0;
        else 
            shadow_bottomL_jR_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomL_jR_0_d0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_d0;

    shadow_bottomL_jR_0_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_0_we0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_0_V_we0;
        else 
            shadow_bottomL_jR_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jR_1_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jR_1_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_1_address0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_address0;
        else 
            shadow_bottomL_jR_1_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jR_1_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jR_1_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_1_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_ce0;
        else 
            shadow_bottomL_jR_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomL_jR_1_d0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_d0;

    shadow_bottomL_jR_1_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_1_we0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_1_V_we0;
        else 
            shadow_bottomL_jR_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jR_2_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jR_2_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_2_address0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_address0;
        else 
            shadow_bottomL_jR_2_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jR_2_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jR_2_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_2_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_ce0;
        else 
            shadow_bottomL_jR_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomL_jR_2_d0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_d0;

    shadow_bottomL_jR_2_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_2_we0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_2_V_we0;
        else 
            shadow_bottomL_jR_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jR_3_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jR_3_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_3_address0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_address0;
        else 
            shadow_bottomL_jR_3_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jR_3_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomL_jR_3_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomL_jR_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_3_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_ce0;
        else 
            shadow_bottomL_jR_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomL_jR_3_d0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_d0;

    shadow_bottomL_jR_3_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomL_jR_3_we0 <= grp_getParallelograms_fu_1936_shadow_bottomL_jR_3_V_we0;
        else 
            shadow_bottomL_jR_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jL_0_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jL_0_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_0_address0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_address0;
        else 
            shadow_bottomR_jL_0_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jL_0_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jL_0_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_0_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_ce0;
        else 
            shadow_bottomR_jL_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomR_jL_0_d0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_d0;

    shadow_bottomR_jL_0_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_0_we0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_0_V_we0;
        else 
            shadow_bottomR_jL_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jL_1_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jL_1_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_1_address0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_address0;
        else 
            shadow_bottomR_jL_1_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jL_1_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jL_1_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_1_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_ce0;
        else 
            shadow_bottomR_jL_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomR_jL_1_d0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_d0;

    shadow_bottomR_jL_1_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_1_we0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_1_V_we0;
        else 
            shadow_bottomR_jL_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jL_2_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jL_2_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_2_address0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_address0;
        else 
            shadow_bottomR_jL_2_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jL_2_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jL_2_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_2_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_ce0;
        else 
            shadow_bottomR_jL_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomR_jL_2_d0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_d0;

    shadow_bottomR_jL_2_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_2_we0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_2_V_we0;
        else 
            shadow_bottomR_jL_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jL_3_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jL_3_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_3_address0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_address0;
        else 
            shadow_bottomR_jL_3_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jL_3_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jL_3_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jL_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_3_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_ce0;
        else 
            shadow_bottomR_jL_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomR_jL_3_d0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_d0;

    shadow_bottomR_jL_3_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jL_3_we0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jL_3_V_we0;
        else 
            shadow_bottomR_jL_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jR_0_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jR_0_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_0_address0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_address0;
        else 
            shadow_bottomR_jR_0_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jR_0_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jR_0_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_0_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_ce0;
        else 
            shadow_bottomR_jR_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomR_jR_0_d0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_d0;

    shadow_bottomR_jR_0_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_0_we0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_0_V_we0;
        else 
            shadow_bottomR_jR_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jR_1_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_1_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jR_1_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_1_address0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_address0;
        else 
            shadow_bottomR_jR_1_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jR_1_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_1_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jR_1_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_1_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_ce0;
        else 
            shadow_bottomR_jR_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomR_jR_1_d0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_d0;

    shadow_bottomR_jR_1_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_1_we0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_1_V_we0;
        else 
            shadow_bottomR_jR_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jR_2_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_2_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jR_2_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_2_address0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_address0;
        else 
            shadow_bottomR_jR_2_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jR_2_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_2_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jR_2_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_2_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_ce0;
        else 
            shadow_bottomR_jR_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomR_jR_2_d0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_d0;

    shadow_bottomR_jR_2_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_2_we0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_2_V_we0;
        else 
            shadow_bottomR_jR_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jR_3_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_address0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_3_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jR_3_address0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_3_address0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_address0;
        else 
            shadow_bottomR_jR_3_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jR_3_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_ce0, grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_3_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            shadow_bottomR_jR_3_ce0 <= grp_get_acceptanceCorners_fu_2727_shadow_bottomR_jR_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_3_ce0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_ce0;
        else 
            shadow_bottomR_jR_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shadow_bottomR_jR_3_d0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_d0;

    shadow_bottomR_jR_3_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            shadow_bottomR_jR_3_we0 <= grp_getParallelograms_fu_1936_shadow_bottomR_jR_3_V_we0;
        else 
            shadow_bottomR_jR_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jL_address0_assign_proc : process(ap_CS_fsm_state108, shadow_fromTopToInnermost_topL_jL_addr_reg_6754, ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state92, zext_ln1331_fu_5201_p1, zext_ln1576_fu_5550_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            shadow_fromTopToInnermost_topL_jL_address0 <= zext_ln1576_fu_5550_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            shadow_fromTopToInnermost_topL_jL_address0 <= zext_ln1331_fu_5201_p1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state108))) then 
            shadow_fromTopToInnermost_topL_jL_address0 <= shadow_fromTopToInnermost_topL_jL_addr_reg_6754;
        else 
            shadow_fromTopToInnermost_topL_jL_address0 <= "XX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jL_ce0_assign_proc : process(ap_CS_fsm_state108, ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state94) or (ap_const_logic_1 = ap_CS_fsm_state108))) then 
            shadow_fromTopToInnermost_topL_jL_ce0 <= ap_const_logic_1;
        else 
            shadow_fromTopToInnermost_topL_jL_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jL_d0_assign_proc : process(reg_3031, ap_CS_fsm_state94, complementary_topL_jL_V_2_reg_6938, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            shadow_fromTopToInnermost_topL_jL_d0 <= complementary_topL_jL_V_2_reg_6938;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topL_jL_d0 <= reg_3031;
        else 
            shadow_fromTopToInnermost_topL_jL_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jL_we0_assign_proc : process(ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topL_jL_we0 <= ap_const_logic_1;
        else 
            shadow_fromTopToInnermost_topL_jL_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jR_address0_assign_proc : process(shadow_fromTopToInnermost_topL_jR_addr_reg_6759, ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state104, ap_CS_fsm_state92, zext_ln1331_fu_5201_p1, zext_ln1576_fu_5550_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            shadow_fromTopToInnermost_topL_jR_address0 <= zext_ln1576_fu_5550_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            shadow_fromTopToInnermost_topL_jR_address0 <= zext_ln1331_fu_5201_p1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state104))) then 
            shadow_fromTopToInnermost_topL_jR_address0 <= shadow_fromTopToInnermost_topL_jR_addr_reg_6759;
        else 
            shadow_fromTopToInnermost_topL_jR_address0 <= "XX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jR_ce0_assign_proc : process(ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state104, ap_CS_fsm_state92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state104) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topL_jR_ce0 <= ap_const_logic_1;
        else 
            shadow_fromTopToInnermost_topL_jR_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jR_d0_assign_proc : process(reg_3038, ap_CS_fsm_state94, complementary_topL_jR_V_2_reg_6946, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            shadow_fromTopToInnermost_topL_jR_d0 <= complementary_topL_jR_V_2_reg_6946;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topL_jR_d0 <= reg_3038;
        else 
            shadow_fromTopToInnermost_topL_jR_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jR_we0_assign_proc : process(ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topL_jR_we0 <= ap_const_logic_1;
        else 
            shadow_fromTopToInnermost_topL_jR_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jL_address0_assign_proc : process(ap_CS_fsm_state108, shadow_fromTopToInnermost_topR_jL_addr_reg_6764, ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state92, zext_ln1331_fu_5201_p1, zext_ln1576_fu_5550_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            shadow_fromTopToInnermost_topR_jL_address0 <= zext_ln1576_fu_5550_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            shadow_fromTopToInnermost_topR_jL_address0 <= zext_ln1331_fu_5201_p1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state108))) then 
            shadow_fromTopToInnermost_topR_jL_address0 <= shadow_fromTopToInnermost_topR_jL_addr_reg_6764;
        else 
            shadow_fromTopToInnermost_topR_jL_address0 <= "XX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jL_ce0_assign_proc : process(ap_CS_fsm_state108, ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state94) or (ap_const_logic_1 = ap_CS_fsm_state108))) then 
            shadow_fromTopToInnermost_topR_jL_ce0 <= ap_const_logic_1;
        else 
            shadow_fromTopToInnermost_topR_jL_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jL_d0_assign_proc : process(reg_3044, ap_CS_fsm_state94, complementary_topR_jL_V_2_reg_6953, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            shadow_fromTopToInnermost_topR_jL_d0 <= complementary_topR_jL_V_2_reg_6953;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topR_jL_d0 <= reg_3044;
        else 
            shadow_fromTopToInnermost_topR_jL_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jL_we0_assign_proc : process(ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topR_jL_we0 <= ap_const_logic_1;
        else 
            shadow_fromTopToInnermost_topR_jL_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jR_address0_assign_proc : process(shadow_fromTopToInnermost_topR_jR_addr_reg_6769, ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state100, ap_CS_fsm_state92, zext_ln1331_fu_5201_p1, zext_ln1576_fu_5550_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            shadow_fromTopToInnermost_topR_jR_address0 <= zext_ln1576_fu_5550_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            shadow_fromTopToInnermost_topR_jR_address0 <= zext_ln1331_fu_5201_p1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            shadow_fromTopToInnermost_topR_jR_address0 <= shadow_fromTopToInnermost_topR_jR_addr_reg_6769;
        else 
            shadow_fromTopToInnermost_topR_jR_address0 <= "XX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jR_ce0_assign_proc : process(ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state100, ap_CS_fsm_state92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topR_jR_ce0 <= ap_const_logic_1;
        else 
            shadow_fromTopToInnermost_topR_jR_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jR_d0_assign_proc : process(reg_3051, ap_CS_fsm_state94, complementary_topR_jR_V_2_reg_6959, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            shadow_fromTopToInnermost_topR_jR_d0 <= complementary_topR_jR_V_2_reg_6959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topR_jR_d0 <= reg_3051;
        else 
            shadow_fromTopToInnermost_topR_jR_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jR_we0_assign_proc : process(ap_CS_fsm_state94, ap_CS_fsm_state119, ap_CS_fsm_state92)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state94))) then 
            shadow_fromTopToInnermost_topR_jR_we0 <= ap_const_logic_1;
        else 
            shadow_fromTopToInnermost_topR_jR_we0 <= ap_const_logic_0;
        end if; 
    end process;

    shiftOriginal_fu_5426_p2 <= (xor_ln1499_fu_5420_p2 or icmp_ln1494_19_fu_5406_p2);
    shifted_Align_V_2_fu_5518_p2 <= std_logic_vector(unsigned(select_ln703_fu_5510_p3) + unsigned(agg_tmp708_0_reg_1719));
    shifted_Align_V_3_fu_5530_p3 <= 
        shifted_Align_V_fu_5524_p2 when (shiftOriginal_reg_6865(0) = '1') else 
        shifted_Align_V_2_fu_5518_p2;
    shifted_Align_V_fu_5524_p2 <= std_logic_vector(unsigned(agg_tmp708_0_reg_1719) - unsigned(select_ln703_fu_5510_p3));
    shl_ln1084_1_fu_4545_p3 <= (select_ln1077_1_fu_4538_p3 & ap_const_lv4_0);
    shl_ln1084_2_fu_4627_p3 <= (select_ln1077_2_fu_4620_p3 & ap_const_lv4_0);
    shl_ln4_fu_4497_p3 <= (select_ln1077_fu_4490_p3 & ap_const_lv4_0);
    shl_ln5_fu_4946_p3 <= (select_ln1142_fu_4938_p3 & ap_const_lv20_0);
    shl_ln6_fu_4202_p3 <= (trunc_ln1151_reg_6455 & ap_const_lv4_0);
    shl_ln728_1_fu_5004_p3 <= (select_ln1149_fu_4996_p3 & ap_const_lv20_0);
    shl_ln728_2_fu_5067_p3 <= (select_ln1156_fu_5059_p3 & ap_const_lv20_0);
    shl_ln731_1_fu_4246_p2 <= std_logic_vector(shift_left(unsigned(v_assign_1_reg_6479),to_integer(unsigned('0' & ap_const_lv32_14(31-1 downto 0)))));
    shl_ln731_2_fu_4251_p2 <= std_logic_vector(shift_left(unsigned(v_assign_2_reg_6484),to_integer(unsigned('0' & ap_const_lv32_14(31-1 downto 0)))));
    shl_ln731_3_fu_4256_p2 <= std_logic_vector(shift_left(unsigned(grp_get_index_from_z_fu_2870_ap_return),to_integer(unsigned('0' & ap_const_lv32_14(31-1 downto 0)))));
    shl_ln731_4_fu_4354_p2 <= std_logic_vector(shift_left(unsigned(num_points_q1),to_integer(unsigned('0' & ap_const_lv32_14(31-1 downto 0)))));
    shl_ln731_5_fu_4378_p2 <= std_logic_vector(shift_left(unsigned(num_points_q0),to_integer(unsigned('0' & ap_const_lv32_14(31-1 downto 0)))));
    shl_ln731_6_fu_4456_p2 <= std_logic_vector(shift_left(unsigned(num_points_q1),to_integer(unsigned('0' & ap_const_lv32_14(31-1 downto 0)))));
    shl_ln731_7_fu_4293_p2 <= std_logic_vector(shift_left(unsigned(num_points_load_reg_6394),to_integer(unsigned('0' & ap_const_lv32_14(31-1 downto 0)))));
    shl_ln731_fu_4241_p2 <= std_logic_vector(shift_left(unsigned(v_assign_s_reg_6474),to_integer(unsigned('0' & ap_const_lv32_14(31-1 downto 0)))));
    shl_ln899_fu_3865_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & lsb_index_fu_3823_p2(31-1 downto 0)))));
    shl_ln909_fu_3953_p2 <= std_logic_vector(shift_left(unsigned(zext_ln909_4_fu_3941_p1),to_integer(unsigned('0' & zext_ln909_fu_3949_p1(31-1 downto 0)))));

    squareAcceptance_address0_assign_proc : process(ap_CS_fsm_state19, zext_ln716_reg_5848, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_squareAcceptance_address0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            squareAcceptance_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            squareAcceptance_address0 <= grp_get_acceptanceCorners_fu_2727_squareAcceptance_address0;
        else 
            squareAcceptance_address0 <= "XX";
        end if; 
    end process;


    squareAcceptance_ce0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_squareAcceptance_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            squareAcceptance_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            squareAcceptance_ce0 <= grp_get_acceptanceCorners_fu_2727_squareAcceptance_ce0;
        else 
            squareAcceptance_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    squareAcceptance_d0 <= grp_get_acceptanceCorners_fu_2727_squareAcceptance_d0;

    squareAcceptance_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_squareAcceptance_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            squareAcceptance_we0 <= grp_get_acceptanceCorners_fu_2727_squareAcceptance_we0;
        else 
            squareAcceptance_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln703_13_fu_4919_p2 <= std_logic_vector(unsigned(z_top_min_V_3_reg_6655) - unsigned(z_top_min_V_12_reg_1552));
    sub_ln703_14_fu_4932_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln703_13_fu_4919_p2));
    sub_ln703_15_fu_4825_p2 <= std_logic_vector(unsigned(reg_3006) - unsigned(z_top_min_V_12_reg_1552));
    sub_ln703_16_fu_4839_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln703_15_fu_4825_p2));
    sub_ln703_17_fu_4977_p2 <= std_logic_vector(unsigned(z_top_min_V_5_reg_6661) - unsigned(z_top_min_V_12_reg_1552));
    sub_ln703_18_fu_4990_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln703_17_fu_4977_p2));
    sub_ln703_19_fu_5040_p2 <= std_logic_vector(unsigned(z_top_min_V_7_reg_6672) - unsigned(z_top_min_V_12_reg_1552));
    sub_ln703_20_fu_5053_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln703_19_fu_5040_p2));
    sub_ln703_5_fu_4713_p2 <= std_logic_vector(unsigned(reg_3011) - unsigned(z_top_min_V_12_reg_1552));
    sub_ln703_6_fu_4727_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln703_5_fu_4713_p2));
    sub_ln703_fu_3758_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(white_space_height_V_fu_3742_p1));
    sub_ln894_fu_3817_p2 <= std_logic_vector(unsigned(ap_const_lv32_20) - unsigned(l_fu_3810_p3));
    sub_ln897_fu_3849_p2 <= std_logic_vector(unsigned(ap_const_lv6_16) - unsigned(trunc_ln897_fu_3845_p1));
    sub_ln909_fu_3944_p2 <= std_logic_vector(unsigned(ap_const_lv32_36) - unsigned(sub_ln894_reg_6330));
    sub_ln915_fu_4035_p2 <= std_logic_vector(unsigned(ap_const_lv11_C) - unsigned(trunc_ln893_reg_6346));
    tmp_101_fu_5117_p3 <= r_V_3_fu_5111_p2(63 downto 63);
    tmp_103_fu_5233_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return(31 downto 31);
    tmp_104_fu_5273_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return(31 downto 31);
    tmp_105_fu_5313_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return(31 downto 31);
    tmp_106_fu_5353_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return(31 downto 31);
    tmp_107_fu_5391_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_2792_ap_return(31 downto 31);
    tmp_60_fu_4525_p3 <= (lshr_ln_fu_4511_p4 & trunc_ln1084_fu_4521_p1);
    tmp_61_fu_4573_p3 <= (lshr_ln1084_1_fu_4559_p4 & trunc_ln1084_1_fu_4569_p1);
    tmp_62_fu_4655_p3 <= (lshr_ln1084_2_fu_4641_p4 & trunc_ln1084_2_fu_4651_p1);
    tmp_63_fu_4427_p3 <= (xor_ln1084_fu_4422_p2 & trunc_ln1084_4_reg_6522);
    tmp_64_fu_4444_p3 <= (xor_ln1144_fu_4439_p2 & trunc_ln1144_reg_6448);
    tmp_65_fu_4966_p3 <= (lshr_ln4_reg_6464 & trunc_ln1144_reg_6448);
    tmp_66_fu_5029_p3 <= (lshr_ln5_reg_6469 & trunc_ln1144_reg_6448);
    tmp_72_fu_3116_p4 <= patch_buffer_0_0_q0(31 downto 30);
    tmp_73_fu_3162_p4 <= patch_buffer_4_0_q0(31 downto 30);
    tmp_76_fu_3829_p4 <= lsb_index_fu_3823_p2(31 downto 1);
    tmp_77_fu_3888_p3 <= lsb_index_fu_3823_p2(31 downto 31);
    tmp_92_fu_4719_p3 <= sub_ln703_5_fu_4713_p2(31 downto 31);
    tmp_94_fu_4831_p3 <= sub_ln703_15_fu_4825_p2(31 downto 31);
    tmp_95_fu_4924_p3 <= sub_ln703_13_fu_4919_p2(31 downto 31);
    tmp_97_fu_4982_p3 <= sub_ln703_17_fu_4977_p2(31 downto 31);
    tmp_99_fu_5045_p3 <= sub_ln703_19_fu_5040_p2(31 downto 31);
    tmp_V_fu_3786_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_s_fu_3764_p3));
    tmp_fu_4045_p3 <= (p_Result_32_reg_6313 & add_ln915_fu_4040_p2);

    triangleAcceptance_address0_assign_proc : process(zext_ln716_reg_5848, ap_CS_fsm_state26, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_triangleAcceptance_address0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            triangleAcceptance_address0 <= zext_ln716_reg_5848(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            triangleAcceptance_address0 <= grp_get_acceptanceCorners_fu_2727_triangleAcceptance_address0;
        else 
            triangleAcceptance_address0 <= "XX";
        end if; 
    end process;


    triangleAcceptance_ce0_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_triangleAcceptance_ce0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            triangleAcceptance_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            triangleAcceptance_ce0 <= grp_get_acceptanceCorners_fu_2727_triangleAcceptance_ce0;
        else 
            triangleAcceptance_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    triangleAcceptance_d0 <= grp_get_acceptanceCorners_fu_2727_triangleAcceptance_d0;

    triangleAcceptance_we0_assign_proc : process(ap_CS_fsm_state118, grp_get_acceptanceCorners_fu_2727_triangleAcceptance_we0, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            triangleAcceptance_we0 <= grp_get_acceptanceCorners_fu_2727_triangleAcceptance_we0;
        else 
            triangleAcceptance_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1084_1_fu_4569_p1 <= select_ln1077_1_fu_4538_p3(9 - 1 downto 0);
    trunc_ln1084_2_fu_4651_p1 <= select_ln1077_2_fu_4620_p3(9 - 1 downto 0);
    trunc_ln1084_4_fu_4350_p1 <= select_ln1077_3_fu_4334_p3(9 - 1 downto 0);
    trunc_ln1084_fu_4521_p1 <= select_ln1077_fu_4490_p3(9 - 1 downto 0);
    trunc_ln1144_fu_4189_p1 <= current_z_top_index_V_6_fu_4172_p3(9 - 1 downto 0);
    trunc_ln1151_fu_4193_p1 <= current_z_top_index_V_6_fu_4172_p3(12 - 1 downto 0);
    trunc_ln1213_fu_5144_p1 <= grp_makePatch_alignedToLine_fu_2304_ap_return_0(2 - 1 downto 0);
    trunc_ln1325_fu_5193_p1 <= patch_buffer_order_q1(2 - 1 downto 0);
    trunc_ln1332_fu_5197_p1 <= patch_buffer_order_q1(2 - 1 downto 0);
    trunc_ln1562_fu_5542_p1 <= grp_makePatch_alignedToLine_fu_2304_ap_return_0(2 - 1 downto 0);
    trunc_ln1577_fu_5546_p1 <= patch_buffer_order_q0(2 - 1 downto 0);
    trunc_ln1609_1_fu_5661_p1 <= ret_V_13_fu_5646_p2(32 - 1 downto 0);
    trunc_ln1609_fu_5657_p1 <= ret_V_12_fu_5638_p2(32 - 1 downto 0);
    trunc_ln1612_1_fu_5700_p1 <= ret_V_15_fu_5685_p2(32 - 1 downto 0);
    trunc_ln1612_fu_5696_p1 <= ret_V_14_fu_5677_p2(32 - 1 downto 0);
    trunc_ln540_1_fu_3691_p1 <= grp_patch_buffer_add_patch_fu_2539_ap_return_0(2 - 1 downto 0);
    trunc_ln540_fu_3078_p1 <= grp_patch_buffer_add_patch_fu_2539_ap_return_0(2 - 1 downto 0);
    trunc_ln674_143_fu_3140_p1 <= patch_buffer_0_1_q0(32 - 1 downto 0);
    trunc_ln674_144_fu_3208_p1 <= patch_buffer_0_2_q0(32 - 1 downto 0);
    trunc_ln674_145_fu_3224_p1 <= patch_buffer_0_3_q0(32 - 1 downto 0);
    trunc_ln674_146_fu_3280_p1 <= patch_buffer_0_4_q0(32 - 1 downto 0);
    trunc_ln674_147_fu_3296_p1 <= patch_buffer_0_5_q0(32 - 1 downto 0);
    trunc_ln674_148_fu_3359_p1 <= patch_buffer_0_6_q0(32 - 1 downto 0);
    trunc_ln674_149_fu_3375_p1 <= patch_buffer_0_7_q0(32 - 1 downto 0);
    trunc_ln674_150_fu_3431_p1 <= patch_buffer_0_8_q0(32 - 1 downto 0);
    trunc_ln674_151_fu_3447_p1 <= patch_buffer_0_9_q0(32 - 1 downto 0);
    trunc_ln674_152_fu_3506_p1 <= patch_buffer_0_10_q0(32 - 1 downto 0);
    trunc_ln674_153_fu_3522_p1 <= patch_buffer_0_11_q0(32 - 1 downto 0);
    trunc_ln674_154_fu_3540_p1 <= patch_buffer_0_12_q0(32 - 1 downto 0);
    trunc_ln674_155_fu_3588_p1 <= patch_buffer_0_13_q0(32 - 1 downto 0);
    trunc_ln674_156_fu_3606_p1 <= patch_buffer_0_14_q0(32 - 1 downto 0);
    trunc_ln674_157_fu_3616_p1 <= patch_buffer_0_15_q0(32 - 1 downto 0);
    trunc_ln674_158_fu_3158_p1 <= patch_buffer_4_0_q0(32 - 1 downto 0);
    trunc_ln674_159_fu_3186_p1 <= patch_buffer_4_1_q0(32 - 1 downto 0);
    trunc_ln674_160_fu_3204_p1 <= patch_buffer_4_2_q0(32 - 1 downto 0);
    trunc_ln674_161_fu_3252_p1 <= patch_buffer_4_3_q0(32 - 1 downto 0);
    trunc_ln674_162_fu_3270_p1 <= patch_buffer_4_4_q0(32 - 1 downto 0);
    trunc_ln674_163_fu_3319_p1 <= patch_buffer_4_5_q0(32 - 1 downto 0);
    trunc_ln674_164_fu_3337_p1 <= patch_buffer_4_6_q0(32 - 1 downto 0);
    trunc_ln674_165_fu_3355_p1 <= patch_buffer_4_7_q0(32 - 1 downto 0);
    trunc_ln674_166_fu_3403_p1 <= patch_buffer_4_8_q0(32 - 1 downto 0);
    trunc_ln674_167_fu_3421_p1 <= patch_buffer_4_9_q0(32 - 1 downto 0);
    trunc_ln674_168_fu_3470_p1 <= patch_buffer_4_10_q0(32 - 1 downto 0);
    trunc_ln674_169_fu_3488_p1 <= patch_buffer_4_11_q0(32 - 1 downto 0);
    trunc_ln674_170_fu_3544_p1 <= patch_buffer_4_12_q0(32 - 1 downto 0);
    trunc_ln674_171_fu_3560_p1 <= patch_buffer_4_13_q0(32 - 1 downto 0);
    trunc_ln674_172_fu_3620_p1 <= patch_buffer_4_14_q0(32 - 1 downto 0);
    trunc_ln674_173_fu_3636_p1 <= patch_buffer_4_15_q0(32 - 1 downto 0);
    trunc_ln674_fu_3112_p1 <= patch_buffer_0_0_q0(32 - 1 downto 0);
    trunc_ln893_fu_3937_p1 <= l_fu_3810_p3(11 - 1 downto 0);
    trunc_ln897_fu_3845_p1 <= sub_ln894_fu_3817_p2(6 - 1 downto 0);
    trunc_ln_fu_4016_p4 <= m_15_fu_3984_p2(52 downto 1);
    white_space_height_V_fu_3742_p1 <= phi_ln1253_reg_1562(32 - 1 downto 0);
    x_fu_4107_p2 <= std_logic_vector(unsigned(num_points_q0) + unsigned(ap_const_lv32_FFFFFFFF));
    xor_ln1084_fu_4422_p2 <= (trunc_ln1084_3_reg_6517 xor ap_const_lv3_4);
    xor_ln1114_1_fu_4753_p2 <= (tmp_92_fu_4719_p3 xor ap_const_lv1_1);
    xor_ln1114_2_fu_4799_p2 <= (tmp_93_reg_6624 xor ap_const_lv1_1);
    xor_ln1114_3_fu_4887_p2 <= (tmp_94_reg_6640 xor ap_const_lv1_1);
    xor_ln1114_4_fu_4859_p2 <= (xor_ln1114_5_reg_6613 xor ap_const_lv1_1);
    xor_ln1114_5_fu_4747_p2 <= (icmp_ln1114_1_fu_4741_p2 xor ap_const_lv1_1);
    xor_ln1114_6_fu_4793_p2 <= (icmp_ln1114_2_fu_4788_p2 xor ap_const_lv1_1);
    xor_ln1114_7_fu_4882_p2 <= (icmp_ln1114_3_reg_6645 xor ap_const_lv1_1);
    xor_ln1114_fu_4686_p2 <= (tmp_90_reg_6607 xor ap_const_lv1_1);
    xor_ln1144_fu_4439_p2 <= (trunc_ln1144_1_reg_6443 xor ap_const_lv3_4);
    xor_ln1496_fu_5215_p2 <= (icmp_ln1496_fu_5209_p2 xor ap_const_lv1_1);
    xor_ln1499_fu_5420_p2 <= (tmp_107_fu_5391_p3 xor ap_const_lv1_1);
    xor_ln1532_fu_5486_p2 <= (or_ln1532_1_fu_5481_p2 xor ap_const_lv1_1);
    xor_ln899_fu_3896_p2 <= (tmp_77_fu_3888_p3 xor ap_const_lv1_1);
    xor_ln971_fu_5138_p2 <= (grp_fu_2904_p3 xor ap_const_lv1_1);

    z1_max_0_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_z1_max_0_V_address0, grp_get_acceptanceCorners_fu_2727_z1_max_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            z1_max_0_address0 <= grp_get_acceptanceCorners_fu_2727_z1_max_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_0_address0 <= grp_getParallelograms_fu_1936_z1_max_0_V_address0;
        else 
            z1_max_0_address0 <= "XX";
        end if; 
    end process;


    z1_max_0_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_z1_max_0_V_ce0, grp_get_acceptanceCorners_fu_2727_z1_max_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            z1_max_0_ce0 <= grp_get_acceptanceCorners_fu_2727_z1_max_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_0_ce0 <= grp_getParallelograms_fu_1936_z1_max_0_V_ce0;
        else 
            z1_max_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_max_0_d0 <= grp_getParallelograms_fu_1936_z1_max_0_V_d0;

    z1_max_0_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_max_0_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_0_we0 <= grp_getParallelograms_fu_1936_z1_max_0_V_we0;
        else 
            z1_max_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_max_1_address0 <= grp_getParallelograms_fu_1936_z1_max_1_V_address0;

    z1_max_1_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_max_1_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_1_ce0 <= grp_getParallelograms_fu_1936_z1_max_1_V_ce0;
        else 
            z1_max_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_max_1_d0 <= grp_getParallelograms_fu_1936_z1_max_1_V_d0;

    z1_max_1_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_max_1_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_1_we0 <= grp_getParallelograms_fu_1936_z1_max_1_V_we0;
        else 
            z1_max_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_max_2_address0 <= grp_getParallelograms_fu_1936_z1_max_2_V_address0;

    z1_max_2_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_max_2_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_2_ce0 <= grp_getParallelograms_fu_1936_z1_max_2_V_ce0;
        else 
            z1_max_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_max_2_d0 <= grp_getParallelograms_fu_1936_z1_max_2_V_d0;

    z1_max_2_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_max_2_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_2_we0 <= grp_getParallelograms_fu_1936_z1_max_2_V_we0;
        else 
            z1_max_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_max_3_address0 <= grp_getParallelograms_fu_1936_z1_max_3_V_address0;

    z1_max_3_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_max_3_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_3_ce0 <= grp_getParallelograms_fu_1936_z1_max_3_V_ce0;
        else 
            z1_max_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_max_3_d0 <= grp_getParallelograms_fu_1936_z1_max_3_V_d0;

    z1_max_3_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_max_3_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_max_3_we0 <= grp_getParallelograms_fu_1936_z1_max_3_V_we0;
        else 
            z1_max_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    z1_min_0_address0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_z1_min_0_V_address0, grp_get_acceptanceCorners_fu_2727_z1_min_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            z1_min_0_address0 <= grp_get_acceptanceCorners_fu_2727_z1_min_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_0_address0 <= grp_getParallelograms_fu_1936_z1_min_0_V_address0;
        else 
            z1_min_0_address0 <= "XX";
        end if; 
    end process;


    z1_min_0_ce0_assign_proc : process(ap_CS_fsm_state116, ap_CS_fsm_state118, grp_getParallelograms_fu_1936_z1_min_0_V_ce0, grp_get_acceptanceCorners_fu_2727_z1_min_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82, ap_CS_fsm_state17, ap_CS_fsm_state43, ap_CS_fsm_state84)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            z1_min_0_ce0 <= grp_get_acceptanceCorners_fu_2727_z1_min_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_0_ce0 <= grp_getParallelograms_fu_1936_z1_min_0_V_ce0;
        else 
            z1_min_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_min_0_d0 <= grp_getParallelograms_fu_1936_z1_min_0_V_d0;

    z1_min_0_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_min_0_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_0_we0 <= grp_getParallelograms_fu_1936_z1_min_0_V_we0;
        else 
            z1_min_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_min_1_address0 <= grp_getParallelograms_fu_1936_z1_min_1_V_address0;

    z1_min_1_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_min_1_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_1_ce0 <= grp_getParallelograms_fu_1936_z1_min_1_V_ce0;
        else 
            z1_min_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_min_1_d0 <= grp_getParallelograms_fu_1936_z1_min_1_V_d0;

    z1_min_1_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_min_1_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_1_we0 <= grp_getParallelograms_fu_1936_z1_min_1_V_we0;
        else 
            z1_min_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_min_2_address0 <= grp_getParallelograms_fu_1936_z1_min_2_V_address0;

    z1_min_2_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_min_2_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_2_ce0 <= grp_getParallelograms_fu_1936_z1_min_2_V_ce0;
        else 
            z1_min_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_min_2_d0 <= grp_getParallelograms_fu_1936_z1_min_2_V_d0;

    z1_min_2_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_min_2_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_2_we0 <= grp_getParallelograms_fu_1936_z1_min_2_V_we0;
        else 
            z1_min_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_min_3_address0 <= grp_getParallelograms_fu_1936_z1_min_3_V_address0;

    z1_min_3_ce0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_min_3_V_ce0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_3_ce0 <= grp_getParallelograms_fu_1936_z1_min_3_V_ce0;
        else 
            z1_min_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z1_min_3_d0 <= grp_getParallelograms_fu_1936_z1_min_3_V_d0;

    z1_min_3_we0_assign_proc : process(ap_CS_fsm_state116, grp_getParallelograms_fu_1936_z1_min_3_V_we0, ap_CS_fsm_state15, ap_CS_fsm_state41, ap_CS_fsm_state82)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state116))) then 
            z1_min_3_we0 <= grp_getParallelograms_fu_1936_z1_min_3_V_we0;
        else 
            z1_min_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_bits_1_fu_4615_p1 <= points_q0(32 - 1 downto 0);
    z_bits_2_fu_4668_p1 <= points_q0(32 - 1 downto 0);
    z_bits_3_fu_4596_p1 <= points_q1(32 - 1 downto 0);
    z_bits_4_fu_4601_p1 <= points_q0(32 - 1 downto 0);
    z_bits_5_fu_5018_p1 <= points_q1(32 - 1 downto 0);
    z_bits_6_fu_5081_p1 <= points_q0(32 - 1 downto 0);
    z_bits_fu_4610_p1 <= points_q1(32 - 1 downto 0);
    z_top_min_V_11_fu_5125_p3 <= 
        reg_3006 when (tmp_101_fu_5117_p3(0) = '1') else 
        z_top_min_V_13_reg_6683;
    z_top_min_V_13_fu_5085_p3 <= 
        z_bits_6_fu_5081_p1 when (icmp_ln1495_30_fu_5075_p2(0) = '1') else 
        z_top_min_V_7_reg_6672;
    z_top_min_V_1_fu_3684_p3 <= 
        original_d_V_reg_5919 when (if_cond_0_0_reg_6227(0) = '1') else 
        select_ln857_fu_3677_p3;
    z_top_min_V_5_fu_4960_p3 <= 
        z_bits_4_reg_6582 when (icmp_ln1495_25_fu_4954_p2(0) = '1') else 
        z_top_min_V_3_reg_6655;
    z_top_min_V_7_fu_5022_p3 <= 
        z_bits_5_fu_5018_p1 when (icmp_ln1495_28_fu_5012_p2(0) = '1') else 
        z_top_min_V_5_reg_6661;
    zext_ln1084_1_fu_4581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_4573_p3),64));
    zext_ln1084_2_fu_4663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_4655_p3),64));
    zext_ln1084_3_fu_4434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_fu_4427_p3),64));
    zext_ln1084_fu_4533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_4525_p3),64));
    zext_ln110_1_fu_5537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(patch_buffer_order_q1),64));
    zext_ln110_fu_5736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(patch_buffer_order_q1),64));
    zext_ln1138_fu_4914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1114_13_fu_4906_p3),64));
    zext_ln1144_fu_4451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_fu_4444_p3),64));
    zext_ln1151_fu_4972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_fu_4966_p3),64));
    zext_ln1158_fu_5035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_5029_p3),64));
    zext_ln1217_fu_5148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret5_reg_6710),64));
    zext_ln1305_fu_4134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_latest_patch_index_3_phi_fu_1611_p6),64));
    zext_ln1324_fu_5185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(patch_buffer_order_q1),64));
    zext_ln1331_fu_5201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3057),64));
    zext_ln1576_fu_5550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3057),64));
    zext_ln703_fu_4864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1114_4_fu_4859_p2),2));
    zext_ln716_fu_3082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2991),64));
    zext_ln873_fu_3695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2991),64));
    zext_ln897_fu_3855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln897_fu_3849_p2),32));
    zext_ln908_fu_3964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln908_fu_3959_p2),64));
    zext_ln909_4_fu_3941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_18_reg_6318),64));
    zext_ln909_fu_3949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln909_fu_3944_p2),64));
    zext_ln911_fu_3981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln908_reg_6341),64));
    zext_ln912_fu_4032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_19_reg_6351),64));
    zext_ln973_fu_4085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(patch_buffer_order_q0),64));
end behav;
