// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "07/26/2016 17:45:28"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AudioPlayer (
	led1,
	next,
	RESET,
	CLK_225792,
	CLK_24576,
	clock,
	reg_add,
	data,
	led2,
	led3,
	led4);
output 	led1;
input 	next;
input 	RESET;
input 	CLK_225792;
input 	CLK_24576;
input 	clock;
input 	reg_add;
input 	[7:0] data;
output 	led2;
output 	led3;
output 	led4;

// Design Ports Information
// led1	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led3	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led4	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_add	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_24576	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_225792	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AudioPlayer_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \clock~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \RESET~input_o ;
wire \CLK_24576~input_o ;
wire \inst7|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \data[6]~input_o ;
wire \reg_add~input_o ;
wire \inst4|data_out[6]~7_combout ;
wire \inst4|data_out[7]~1_combout ;
wire \inst4|data_out[7]~1clkctrl_outclk ;
wire \inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst14|clk_out~0_combout ;
wire \inst14|clk_out~feeder_combout ;
wire \inst14|clk_out~q ;
wire \inst12|clk_out~0_combout ;
wire \inst12|clk_out~q ;
wire \data[0]~input_o ;
wire \inst4|data_out[0]~8_combout ;
wire \inst5|Selector0~10_combout ;
wire \inst5|Selector0~11_combout ;
wire \data[7]~input_o ;
wire \inst4|data_out[7]~6_combout ;
wire \data[1]~input_o ;
wire \inst4|data_out[1]~5_combout ;
wire \data[2]~input_o ;
wire \inst4|data_out[2]~4_combout ;
wire \data[5]~input_o ;
wire \inst4|data_out[5]~3_combout ;
wire \inst5|Selector0~15_combout ;
wire \inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \inst10|clk_out~0_combout ;
wire \inst10|clk_out~q ;
wire \inst11|clk_out~0_combout ;
wire \inst11|clk_out~q ;
wire \CLK_225792~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst6|count[0]~0_combout ;
wire \inst6|clk_out~0_combout ;
wire \inst6|clk_out~q ;
wire \inst5|Selector0~12_combout ;
wire \inst5|Selector0~13_combout ;
wire \inst5|Selector0~14_combout ;
wire \inst5|Selector0~16_combout ;
wire \inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \inst5|Selector0~2_combout ;
wire \inst5|Selector0~3_combout ;
wire \inst5|Selector0~1_combout ;
wire \inst5|Selector0~0_combout ;
wire \inst5|Selector0~4_combout ;
wire \inst13|clk_out~0_combout ;
wire \inst13|clk_out~q ;
wire \inst5|Selector0~7_combout ;
wire \inst5|Selector0~8_combout ;
wire \inst3|count[0]~0_combout ;
wire \inst3|clk_out~0_combout ;
wire \inst3|clk_out~q ;
wire \inst5|Selector0~5_combout ;
wire \inst5|Selector0~6_combout ;
wire \inst5|Selector0~9_combout ;
wire \next~input_o ;
wire \data[4]~input_o ;
wire \inst4|data_out[4]~2_combout ;
wire \data[3]~input_o ;
wire \inst4|data_out[3]~0_combout ;
wire \inst5|clk_out~0_combout ;
wire \inst5|clk_out~1_combout ;
wire \inst5|clk_out~2_combout ;
wire \inst5|clk_out~combout ;
wire \inst5|clk_out~clkctrl_outclk ;
wire \inst2|Add1~0_combout ;
wire \inst2|Add1~15 ;
wire \inst2|Add1~16_combout ;
wire \inst2|Add1~17 ;
wire \inst2|Add1~18_combout ;
wire \inst2|Add1~19 ;
wire \inst2|Add1~20_combout ;
wire \inst2|Add1~21 ;
wire \inst2|Add1~22_combout ;
wire \inst2|Add1~23 ;
wire \inst2|Add1~24_combout ;
wire \inst2|count~3_combout ;
wire \inst2|Add1~25 ;
wire \inst2|Add1~26_combout ;
wire \inst2|count~4_combout ;
wire \inst2|Add1~27 ;
wire \inst2|Add1~28_combout ;
wire \inst2|count~5_combout ;
wire \inst2|Add1~29 ;
wire \inst2|Add1~30_combout ;
wire \inst2|Add1~31 ;
wire \inst2|Add1~32_combout ;
wire \inst2|count~6_combout ;
wire \inst2|Add1~33 ;
wire \inst2|Add1~34_combout ;
wire \inst2|count~7_combout ;
wire \inst2|Add1~35 ;
wire \inst2|Add1~36_combout ;
wire \inst2|count~8_combout ;
wire \inst2|Add1~37 ;
wire \inst2|Add1~38_combout ;
wire \inst2|Add1~39 ;
wire \inst2|Add1~40_combout ;
wire \inst2|count~9_combout ;
wire \inst2|Add1~41 ;
wire \inst2|Add1~42_combout ;
wire \inst2|Add1~43 ;
wire \inst2|Add1~44_combout ;
wire \inst2|Add1~45 ;
wire \inst2|Add1~46_combout ;
wire \inst2|Equal0~6_combout ;
wire \inst2|Equal0~5_combout ;
wire \inst2|Add1~47 ;
wire \inst2|Add1~48_combout ;
wire \inst2|Add1~49 ;
wire \inst2|Add1~50_combout ;
wire \inst2|Add1~51 ;
wire \inst2|Add1~52_combout ;
wire \inst2|Add1~53 ;
wire \inst2|Add1~54_combout ;
wire \inst2|Add1~55 ;
wire \inst2|Add1~56_combout ;
wire \inst2|Add1~57 ;
wire \inst2|Add1~58_combout ;
wire \inst2|Add1~59 ;
wire \inst2|Add1~60_combout ;
wire \inst2|Add1~61 ;
wire \inst2|Add1~62_combout ;
wire \inst2|Equal0~8_combout ;
wire \inst2|Equal0~7_combout ;
wire \inst2|Equal0~9_combout ;
wire \inst2|count~2_combout ;
wire \inst2|Add1~1 ;
wire \inst2|Add1~2_combout ;
wire \inst2|Add1~3 ;
wire \inst2|Add1~4_combout ;
wire \inst2|Add1~5 ;
wire \inst2|Add1~6_combout ;
wire \inst2|Add1~7 ;
wire \inst2|Add1~8_combout ;
wire \inst2|Add1~9 ;
wire \inst2|Add1~10_combout ;
wire \inst2|Add1~11 ;
wire \inst2|Add1~12_combout ;
wire \inst2|Add1~13 ;
wire \inst2|Add1~14_combout ;
wire \inst2|Equal0~1_combout ;
wire \inst2|Equal0~3_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|Equal0~2_combout ;
wire \inst2|Equal0~4_combout ;
wire \inst2|leda[0]~4_combout ;
wire \inst2|leda[1]~3_combout ;
wire \inst2|Equal0~10_combout ;
wire \inst2|leda[2]~2_combout ;
wire \inst2|leda[2]~0_combout ;
wire \inst2|leda[3]~1_combout ;
wire [3:0] \inst2|leda ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \inst7|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \inst4|data_out ;
wire [31:0] \inst2|count ;
wire [1:0] \inst3|count ;
wire [1:0] \inst6|count ;

wire [4:0] \inst7|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst7|altpll_component|auto_generated|wire_pll1_clk [0] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst7|altpll_component|auto_generated|wire_pll1_clk [1] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst7|altpll_component|auto_generated|wire_pll1_clk [2] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst7|altpll_component|auto_generated|wire_pll1_clk [3] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst7|altpll_component|auto_generated|wire_pll1_clk [4] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \led1~output (
	.i(\inst2|leda [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led1),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \led2~output (
	.i(\inst2|leda [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led2),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \led3~output (
	.i(\inst2|leda [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led3),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \led4~output (
	.i(\inst2|leda [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led4),
	.obar());
// synopsys translate_off
defparam \led4~output .bus_hold = "false";
defparam \led4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK_24576~input (
	.i(CLK_24576),
	.ibar(gnd),
	.o(\CLK_24576~input_o ));
// synopsys translate_off
defparam \CLK_24576~input .bus_hold = "false";
defparam \CLK_24576~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst7|altpll_component|auto_generated|pll1 (
	.areset(\RESET~input_o ),
	.pfdena(vcc),
	.fbin(\inst7|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_24576~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst7|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst7|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst7|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst7|altpll_component|auto_generated|pll1 .c0_high = 48;
defparam \inst7|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .c0_low = 48;
defparam \inst7|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst7|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_high = 32;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_low = 32;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst7|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .c2_high = 36;
defparam \inst7|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .c2_low = 36;
defparam \inst7|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst7|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .c3_high = 24;
defparam \inst7|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .c3_low = 24;
defparam \inst7|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \inst7|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst7|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_divide_by = 4;
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_divide_by = 3;
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_divide_by = 8;
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_multiply_by = 3;
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_counter = "c3";
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_divide_by = 2;
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_multiply_by = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst7|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 40690;
defparam \inst7|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \inst7|altpll_component|auto_generated|pll1 .m = 24;
defparam \inst7|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst7|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst7|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst7|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst7|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst7|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst7|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 211;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N1
cycloneive_io_ibuf \reg_add~input (
	.i(reg_add),
	.ibar(gnd),
	.o(\reg_add~input_o ));
// synopsys translate_off
defparam \reg_add~input .bus_hold = "false";
defparam \reg_add~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \inst4|data_out[6]~7 (
// Equation(s):
// \inst4|data_out[6]~7_combout  = (\data[6]~input_o ) # (!\reg_add~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data[6]~input_o ),
	.datad(\reg_add~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[6]~7 .lut_mask = 16'hF0FF;
defparam \inst4|data_out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \inst4|data_out[7]~1 (
// Equation(s):
// \inst4|data_out[7]~1_combout  = (\reg_add~input_o ) # (\RESET~input_o )

	.dataa(gnd),
	.datab(\reg_add~input_o ),
	.datac(gnd),
	.datad(\RESET~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[7]~1 .lut_mask = 16'hFFCC;
defparam \inst4|data_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \inst4|data_out[7]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4|data_out[7]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|data_out[7]~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|data_out[7]~1clkctrl .clock_type = "global clock";
defparam \inst4|data_out[7]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \inst4|data_out[6] (
// Equation(s):
// \inst4|data_out [6] = (GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & (\inst4|data_out[6]~7_combout )) # (!GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & ((\inst4|data_out [6])))

	.dataa(\inst4|data_out[6]~7_combout ),
	.datab(\inst4|data_out [6]),
	.datac(gnd),
	.datad(\inst4|data_out[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|data_out [6]),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[6] .lut_mask = 16'hAACC;
defparam \inst4|data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \inst14|clk_out~0 (
// Equation(s):
// \inst14|clk_out~0_combout  = !\inst14|clk_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|clk_out~q ),
	.cin(gnd),
	.combout(\inst14|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|clk_out~0 .lut_mask = 16'h00FF;
defparam \inst14|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \inst14|clk_out~feeder (
// Equation(s):
// \inst14|clk_out~feeder_combout  = \inst14|clk_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|clk_out~0_combout ),
	.cin(gnd),
	.combout(\inst14|clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|clk_out~feeder .lut_mask = 16'hFF00;
defparam \inst14|clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \inst14|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst14|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|clk_out .is_wysiwyg = "true";
defparam \inst14|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \inst12|clk_out~0 (
// Equation(s):
// \inst12|clk_out~0_combout  = !\inst12|clk_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|clk_out~0 .lut_mask = 16'h0F0F;
defparam \inst12|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \inst12|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|clk_out .is_wysiwyg = "true";
defparam \inst12|clk_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \inst4|data_out[0]~8 (
// Equation(s):
// \inst4|data_out[0]~8_combout  = (\data[0]~input_o ) # (!\reg_add~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data[0]~input_o ),
	.datad(\reg_add~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[0]~8 .lut_mask = 16'hF0FF;
defparam \inst4|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \inst4|data_out[0] (
// Equation(s):
// \inst4|data_out [0] = (GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & ((\inst4|data_out[0]~8_combout ))) # (!GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & (\inst4|data_out [0]))

	.dataa(\inst4|data_out [0]),
	.datab(\inst4|data_out[0]~8_combout ),
	.datac(gnd),
	.datad(\inst4|data_out[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|data_out [0]),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[0] .lut_mask = 16'hCCAA;
defparam \inst4|data_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \inst5|Selector0~10 (
// Equation(s):
// \inst5|Selector0~10_combout  = (\inst4|data_out [6] & (((\inst4|data_out [0])))) # (!\inst4|data_out [6] & ((\inst4|data_out [0] & (\inst14|clk_out~q )) # (!\inst4|data_out [0] & ((\inst12|clk_out~q )))))

	.dataa(\inst4|data_out [6]),
	.datab(\inst14|clk_out~q ),
	.datac(\inst12|clk_out~q ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~10 .lut_mask = 16'hEE50;
defparam \inst5|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \inst5|Selector0~11 (
// Equation(s):
// \inst5|Selector0~11_combout  = (\inst4|data_out [6] & ((\inst5|Selector0~10_combout  & (GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ))) # (!\inst5|Selector0~10_combout  & 
// ((GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk )))))) # (!\inst4|data_out [6] & (((\inst5|Selector0~10_combout ))))

	.dataa(\inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.datab(\inst4|data_out [6]),
	.datac(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datad(\inst5|Selector0~10_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~11 .lut_mask = 16'hBBC0;
defparam \inst5|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N15
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \inst4|data_out[7]~6 (
// Equation(s):
// \inst4|data_out[7]~6_combout  = (\data[7]~input_o ) # (!\reg_add~input_o )

	.dataa(gnd),
	.datab(\reg_add~input_o ),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[7]~6 .lut_mask = 16'hFF33;
defparam \inst4|data_out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \inst4|data_out[7] (
// Equation(s):
// \inst4|data_out [7] = (GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & (\inst4|data_out[7]~6_combout )) # (!GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & ((\inst4|data_out [7])))

	.dataa(\inst4|data_out[7]~6_combout ),
	.datab(gnd),
	.datac(\inst4|data_out [7]),
	.datad(\inst4|data_out[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|data_out [7]),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[7] .lut_mask = 16'hAAF0;
defparam \inst4|data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \inst4|data_out[1]~5 (
// Equation(s):
// \inst4|data_out[1]~5_combout  = (\data[1]~input_o ) # (!\reg_add~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_add~input_o ),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[1]~5 .lut_mask = 16'hFF0F;
defparam \inst4|data_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \inst4|data_out[1] (
// Equation(s):
// \inst4|data_out [1] = (GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & (\inst4|data_out[1]~5_combout )) # (!GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & ((\inst4|data_out [1])))

	.dataa(\inst4|data_out[1]~5_combout ),
	.datab(gnd),
	.datac(\inst4|data_out[7]~1clkctrl_outclk ),
	.datad(\inst4|data_out [1]),
	.cin(gnd),
	.combout(\inst4|data_out [1]),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[1] .lut_mask = 16'hAFA0;
defparam \inst4|data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \inst4|data_out[2]~4 (
// Equation(s):
// \inst4|data_out[2]~4_combout  = (\data[2]~input_o ) # (!\reg_add~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data[2]~input_o ),
	.datad(\reg_add~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[2]~4 .lut_mask = 16'hF0FF;
defparam \inst4|data_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \inst4|data_out[2] (
// Equation(s):
// \inst4|data_out [2] = (GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & (\inst4|data_out[2]~4_combout )) # (!GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & ((\inst4|data_out [2])))

	.dataa(\inst4|data_out[2]~4_combout ),
	.datab(gnd),
	.datac(\inst4|data_out [2]),
	.datad(\inst4|data_out[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|data_out [2]),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[2] .lut_mask = 16'hAAF0;
defparam \inst4|data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \inst4|data_out[5]~3 (
// Equation(s):
// \inst4|data_out[5]~3_combout  = (\data[5]~input_o ) # (!\reg_add~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data[5]~input_o ),
	.datad(\reg_add~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[5]~3 .lut_mask = 16'hF0FF;
defparam \inst4|data_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \inst4|data_out[5] (
// Equation(s):
// \inst4|data_out [5] = (GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & (\inst4|data_out[5]~3_combout )) # (!GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & ((\inst4|data_out [5])))

	.dataa(gnd),
	.datab(\inst4|data_out[5]~3_combout ),
	.datac(\inst4|data_out[7]~1clkctrl_outclk ),
	.datad(\inst4|data_out [5]),
	.cin(gnd),
	.combout(\inst4|data_out [5]),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[5] .lut_mask = 16'hCFC0;
defparam \inst4|data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \inst5|Selector0~15 (
// Equation(s):
// \inst5|Selector0~15_combout  = (!\inst4|data_out [7] & (\inst4|data_out [1] & (!\inst4|data_out [2] & !\inst4|data_out [5])))

	.dataa(\inst4|data_out [7]),
	.datab(\inst4|data_out [1]),
	.datac(\inst4|data_out [2]),
	.datad(\inst4|data_out [5]),
	.cin(gnd),
	.combout(\inst5|Selector0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~15 .lut_mask = 16'h0004;
defparam \inst5|Selector0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \inst10|clk_out~0 (
// Equation(s):
// \inst10|clk_out~0_combout  = !\inst10|clk_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|clk_out~0 .lut_mask = 16'h0F0F;
defparam \inst10|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \inst10|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst10|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|clk_out .is_wysiwyg = "true";
defparam \inst10|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \inst11|clk_out~0 (
// Equation(s):
// \inst11|clk_out~0_combout  = \inst10|clk_out~q  $ (\inst11|clk_out~q )

	.dataa(gnd),
	.datab(\inst10|clk_out~q ),
	.datac(\inst11|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|clk_out~0 .lut_mask = 16'h3C3C;
defparam \inst11|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \inst11|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst11|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|clk_out .is_wysiwyg = "true";
defparam \inst11|clk_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \CLK_225792~input (
	.i(CLK_225792),
	.ibar(gnd),
	.o(\CLK_225792~input_o ));
// synopsys translate_off
defparam \CLK_225792~input .bus_hold = "false";
defparam \CLK_225792~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(\RESET~input_o ),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_225792~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 27;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 27;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 36;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 36;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 54;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 54;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 8;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 3;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 4;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 44288;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \inst|altpll_component|auto_generated|pll1 .m = 27;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 205;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \inst6|count[0]~0 (
// Equation(s):
// \inst6|count[0]~0_combout  = !\inst6|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count[0]~0 .lut_mask = 16'h0F0F;
defparam \inst6|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \inst6|count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst6|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[0] .is_wysiwyg = "true";
defparam \inst6|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \inst6|clk_out~0 (
// Equation(s):
// \inst6|clk_out~0_combout  = \inst6|count [0] $ (\inst6|clk_out~q )

	.dataa(gnd),
	.datab(\inst6|count [0]),
	.datac(\inst6|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|clk_out~0 .lut_mask = 16'h3C3C;
defparam \inst6|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \inst6|clk_out (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst6|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|clk_out .is_wysiwyg = "true";
defparam \inst6|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \inst5|Selector0~12 (
// Equation(s):
// \inst5|Selector0~12_combout  = (\inst4|data_out [1] & (((\inst4|data_out [0])))) # (!\inst4|data_out [1] & ((\inst4|data_out [0] & (\inst11|clk_out~q )) # (!\inst4|data_out [0] & ((\inst6|clk_out~q )))))

	.dataa(\inst4|data_out [1]),
	.datab(\inst11|clk_out~q ),
	.datac(\inst6|clk_out~q ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~12 .lut_mask = 16'hEE50;
defparam \inst5|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \inst5|Selector0~13 (
// Equation(s):
// \inst5|Selector0~13_combout  = (\inst4|data_out [1] & ((\inst5|Selector0~12_combout  & ((GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk )))) # (!\inst5|Selector0~12_combout  & (\inst10|clk_out~q )))) # (!\inst4|data_out [1] 
// & (((\inst5|Selector0~12_combout ))))

	.dataa(\inst10|clk_out~q ),
	.datab(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datac(\inst4|data_out [1]),
	.datad(\inst5|Selector0~12_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~13 .lut_mask = 16'hCFA0;
defparam \inst5|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \inst5|Selector0~14 (
// Equation(s):
// \inst5|Selector0~14_combout  = (!\inst4|data_out [7] & (!\inst4|data_out [6] & (!\inst4|data_out [2] & \inst4|data_out [5])))

	.dataa(\inst4|data_out [7]),
	.datab(\inst4|data_out [6]),
	.datac(\inst4|data_out [2]),
	.datad(\inst4|data_out [5]),
	.cin(gnd),
	.combout(\inst5|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~14 .lut_mask = 16'h0100;
defparam \inst5|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \inst5|Selector0~16 (
// Equation(s):
// \inst5|Selector0~16_combout  = (\inst5|Selector0~11_combout  & ((\inst5|Selector0~15_combout ) # ((\inst5|Selector0~13_combout  & \inst5|Selector0~14_combout )))) # (!\inst5|Selector0~11_combout  & (((\inst5|Selector0~13_combout  & 
// \inst5|Selector0~14_combout ))))

	.dataa(\inst5|Selector0~11_combout ),
	.datab(\inst5|Selector0~15_combout ),
	.datac(\inst5|Selector0~13_combout ),
	.datad(\inst5|Selector0~14_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~16 .lut_mask = 16'hF888;
defparam \inst5|Selector0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \inst5|Selector0~2 (
// Equation(s):
// \inst5|Selector0~2_combout  = (\inst4|data_out [0] & (\inst4|data_out [6])) # (!\inst4|data_out [0] & ((\inst4|data_out [6] & (GLOBAL(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ))) # (!\inst4|data_out [6] & 
// ((GLOBAL(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ))))))

	.dataa(\inst4|data_out [0]),
	.datab(\inst4|data_out [6]),
	.datac(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datad(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~2 .lut_mask = 16'hD9C8;
defparam \inst5|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \inst5|Selector0~3 (
// Equation(s):
// \inst5|Selector0~3_combout  = (\inst4|data_out [0] & ((\inst5|Selector0~2_combout  & ((GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk )))) # (!\inst5|Selector0~2_combout  & 
// (GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ))))) # (!\inst4|data_out [0] & (((\inst5|Selector0~2_combout ))))

	.dataa(\inst4|data_out [0]),
	.datab(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datac(\inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.datad(\inst5|Selector0~2_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~3 .lut_mask = 16'hF588;
defparam \inst5|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \inst5|Selector0~1 (
// Equation(s):
// \inst5|Selector0~1_combout  = (!\inst4|data_out [6] & ((\inst4|data_out [0] & ((GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk )))) # (!\inst4|data_out [0] & 
// (GLOBAL(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk )))))

	.dataa(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.datab(\inst4|data_out [6]),
	.datac(\inst4|data_out [0]),
	.datad(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~1 .lut_mask = 16'h3202;
defparam \inst5|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \inst5|Selector0~0 (
// Equation(s):
// \inst5|Selector0~0_combout  = (!\inst4|data_out [7] & (\inst4|data_out [2] & !\inst4|data_out [1]))

	.dataa(\inst4|data_out [7]),
	.datab(gnd),
	.datac(\inst4|data_out [2]),
	.datad(\inst4|data_out [1]),
	.cin(gnd),
	.combout(\inst5|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~0 .lut_mask = 16'h0050;
defparam \inst5|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \inst5|Selector0~4 (
// Equation(s):
// \inst5|Selector0~4_combout  = (\inst5|Selector0~0_combout  & ((\inst4|data_out [5] & ((\inst5|Selector0~1_combout ))) # (!\inst4|data_out [5] & (\inst5|Selector0~3_combout ))))

	.dataa(\inst5|Selector0~3_combout ),
	.datab(\inst5|Selector0~1_combout ),
	.datac(\inst4|data_out [5]),
	.datad(\inst5|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~4 .lut_mask = 16'hCA00;
defparam \inst5|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \inst13|clk_out~0 (
// Equation(s):
// \inst13|clk_out~0_combout  = \inst12|clk_out~q  $ (\inst13|clk_out~q )

	.dataa(\inst12|clk_out~q ),
	.datab(gnd),
	.datac(\inst13|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|clk_out~0 .lut_mask = 16'h5A5A;
defparam \inst13|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \inst13|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|clk_out .is_wysiwyg = "true";
defparam \inst13|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \inst5|Selector0~7 (
// Equation(s):
// \inst5|Selector0~7_combout  = (!\inst4|data_out [5] & ((\inst4|data_out [6] & (\inst12|clk_out~q )) # (!\inst4|data_out [6] & ((\inst13|clk_out~q )))))

	.dataa(\inst12|clk_out~q ),
	.datab(\inst4|data_out [5]),
	.datac(\inst13|clk_out~q ),
	.datad(\inst4|data_out [6]),
	.cin(gnd),
	.combout(\inst5|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~7 .lut_mask = 16'h2230;
defparam \inst5|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \inst5|Selector0~8 (
// Equation(s):
// \inst5|Selector0~8_combout  = (\inst5|Selector0~7_combout  & !\inst4|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Selector0~7_combout ),
	.datad(\inst4|data_out [7]),
	.cin(gnd),
	.combout(\inst5|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~8 .lut_mask = 16'h00F0;
defparam \inst5|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \inst3|count[0]~0 (
// Equation(s):
// \inst3|count[0]~0_combout  = !\inst3|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[0]~0 .lut_mask = 16'h0F0F;
defparam \inst3|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \inst3|count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[0] .is_wysiwyg = "true";
defparam \inst3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \inst3|clk_out~0 (
// Equation(s):
// \inst3|clk_out~0_combout  = \inst3|clk_out~q  $ (\inst3|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|clk_out~q ),
	.datad(\inst3|count [0]),
	.cin(gnd),
	.combout(\inst3|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|clk_out~0 .lut_mask = 16'h0FF0;
defparam \inst3|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \inst3|clk_out (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|clk_out .is_wysiwyg = "true";
defparam \inst3|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \inst5|Selector0~5 (
// Equation(s):
// \inst5|Selector0~5_combout  = (\inst4|data_out [7] & (\inst3|count [0] & ((!\inst4|data_out [6])))) # (!\inst4|data_out [7] & ((\inst4|data_out [6] & (\inst3|count [0])) # (!\inst4|data_out [6] & ((\inst3|clk_out~q )))))

	.dataa(\inst3|count [0]),
	.datab(\inst3|clk_out~q ),
	.datac(\inst4|data_out [7]),
	.datad(\inst4|data_out [6]),
	.cin(gnd),
	.combout(\inst5|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~5 .lut_mask = 16'h0AAC;
defparam \inst5|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \inst5|Selector0~6 (
// Equation(s):
// \inst5|Selector0~6_combout  = (!\inst4|data_out [1] & (!\inst4|data_out [2] & !\inst4|data_out [5]))

	.dataa(gnd),
	.datab(\inst4|data_out [1]),
	.datac(\inst4|data_out [2]),
	.datad(\inst4|data_out [5]),
	.cin(gnd),
	.combout(\inst5|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~6 .lut_mask = 16'h0003;
defparam \inst5|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \inst5|Selector0~9 (
// Equation(s):
// \inst5|Selector0~9_combout  = (\inst5|Selector0~6_combout  & ((\inst4|data_out [0] & (\inst5|Selector0~8_combout )) # (!\inst4|data_out [0] & ((\inst5|Selector0~5_combout )))))

	.dataa(\inst4|data_out [0]),
	.datab(\inst5|Selector0~8_combout ),
	.datac(\inst5|Selector0~5_combout ),
	.datad(\inst5|Selector0~6_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~9 .lut_mask = 16'hD800;
defparam \inst5|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \next~input (
	.i(next),
	.ibar(gnd),
	.o(\next~input_o ));
// synopsys translate_off
defparam \next~input .bus_hold = "false";
defparam \next~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \inst4|data_out[4]~2 (
// Equation(s):
// \inst4|data_out[4]~2_combout  = (\data[4]~input_o ) # (!\reg_add~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data[4]~input_o ),
	.datad(\reg_add~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[4]~2 .lut_mask = 16'hF0FF;
defparam \inst4|data_out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \inst4|data_out[4] (
// Equation(s):
// \inst4|data_out [4] = (GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & (\inst4|data_out[4]~2_combout )) # (!GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & ((\inst4|data_out [4])))

	.dataa(gnd),
	.datab(\inst4|data_out[4]~2_combout ),
	.datac(\inst4|data_out [4]),
	.datad(\inst4|data_out[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|data_out [4]),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[4] .lut_mask = 16'hCCF0;
defparam \inst4|data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N8
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \inst4|data_out[3]~0 (
// Equation(s):
// \inst4|data_out[3]~0_combout  = (\data[3]~input_o ) # (!\reg_add~input_o )

	.dataa(gnd),
	.datab(\reg_add~input_o ),
	.datac(gnd),
	.datad(\data[3]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[3]~0 .lut_mask = 16'hFF33;
defparam \inst4|data_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \inst4|data_out[3] (
// Equation(s):
// \inst4|data_out [3] = (GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & ((\inst4|data_out[3]~0_combout ))) # (!GLOBAL(\inst4|data_out[7]~1clkctrl_outclk ) & (\inst4|data_out [3]))

	.dataa(\inst4|data_out [3]),
	.datab(\inst4|data_out[3]~0_combout ),
	.datac(gnd),
	.datad(\inst4|data_out[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|data_out [3]),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[3] .lut_mask = 16'hCCAA;
defparam \inst4|data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \inst5|clk_out~0 (
// Equation(s):
// \inst5|clk_out~0_combout  = (\next~input_o  & (!\inst4|data_out [4] & !\inst4|data_out [3]))

	.dataa(gnd),
	.datab(\next~input_o ),
	.datac(\inst4|data_out [4]),
	.datad(\inst4|data_out [3]),
	.cin(gnd),
	.combout(\inst5|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clk_out~0 .lut_mask = 16'h000C;
defparam \inst5|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \inst5|clk_out~1 (
// Equation(s):
// \inst5|clk_out~1_combout  = (\inst5|clk_out~0_combout  & ((\inst5|Selector0~16_combout ) # ((\inst5|Selector0~4_combout ) # (\inst5|Selector0~9_combout ))))

	.dataa(\inst5|Selector0~16_combout ),
	.datab(\inst5|Selector0~4_combout ),
	.datac(\inst5|Selector0~9_combout ),
	.datad(\inst5|clk_out~0_combout ),
	.cin(gnd),
	.combout(\inst5|clk_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clk_out~1 .lut_mask = 16'hFE00;
defparam \inst5|clk_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \inst5|clk_out~2 (
// Equation(s):
// \inst5|clk_out~2_combout  = (\next~input_o ) # (\RESET~input_o )

	.dataa(gnd),
	.datab(\next~input_o ),
	.datac(\RESET~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|clk_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clk_out~2 .lut_mask = 16'hFCFC;
defparam \inst5|clk_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \inst5|clk_out (
// Equation(s):
// \inst5|clk_out~combout  = (\inst5|clk_out~2_combout  & (\inst5|clk_out~1_combout )) # (!\inst5|clk_out~2_combout  & ((\inst5|clk_out~combout )))

	.dataa(\inst5|clk_out~1_combout ),
	.datab(gnd),
	.datac(\inst5|clk_out~combout ),
	.datad(\inst5|clk_out~2_combout ),
	.cin(gnd),
	.combout(\inst5|clk_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clk_out .lut_mask = 16'hAAF0;
defparam \inst5|clk_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \inst5|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|clk_out~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|clk_out~clkctrl .clock_type = "global clock";
defparam \inst5|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N0
cycloneive_lcell_comb \inst2|Add1~0 (
// Equation(s):
// \inst2|Add1~0_combout  = \inst2|count [0] $ (VCC)
// \inst2|Add1~1  = CARRY(\inst2|count [0])

	.dataa(gnd),
	.datab(\inst2|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add1~0_combout ),
	.cout(\inst2|Add1~1 ));
// synopsys translate_off
defparam \inst2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N14
cycloneive_lcell_comb \inst2|Add1~14 (
// Equation(s):
// \inst2|Add1~14_combout  = (\inst2|count [7] & (!\inst2|Add1~13 )) # (!\inst2|count [7] & ((\inst2|Add1~13 ) # (GND)))
// \inst2|Add1~15  = CARRY((!\inst2|Add1~13 ) # (!\inst2|count [7]))

	.dataa(gnd),
	.datab(\inst2|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~13 ),
	.combout(\inst2|Add1~14_combout ),
	.cout(\inst2|Add1~15 ));
// synopsys translate_off
defparam \inst2|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N16
cycloneive_lcell_comb \inst2|Add1~16 (
// Equation(s):
// \inst2|Add1~16_combout  = (\inst2|count [8] & (\inst2|Add1~15  $ (GND))) # (!\inst2|count [8] & (!\inst2|Add1~15  & VCC))
// \inst2|Add1~17  = CARRY((\inst2|count [8] & !\inst2|Add1~15 ))

	.dataa(gnd),
	.datab(\inst2|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~15 ),
	.combout(\inst2|Add1~16_combout ),
	.cout(\inst2|Add1~17 ));
// synopsys translate_off
defparam \inst2|Add1~16 .lut_mask = 16'hC30C;
defparam \inst2|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N17
dffeas \inst2|count[8] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[8] .is_wysiwyg = "true";
defparam \inst2|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N18
cycloneive_lcell_comb \inst2|Add1~18 (
// Equation(s):
// \inst2|Add1~18_combout  = (\inst2|count [9] & (!\inst2|Add1~17 )) # (!\inst2|count [9] & ((\inst2|Add1~17 ) # (GND)))
// \inst2|Add1~19  = CARRY((!\inst2|Add1~17 ) # (!\inst2|count [9]))

	.dataa(gnd),
	.datab(\inst2|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~17 ),
	.combout(\inst2|Add1~18_combout ),
	.cout(\inst2|Add1~19 ));
// synopsys translate_off
defparam \inst2|Add1~18 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N19
dffeas \inst2|count[9] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[9] .is_wysiwyg = "true";
defparam \inst2|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N20
cycloneive_lcell_comb \inst2|Add1~20 (
// Equation(s):
// \inst2|Add1~20_combout  = (\inst2|count [10] & (\inst2|Add1~19  $ (GND))) # (!\inst2|count [10] & (!\inst2|Add1~19  & VCC))
// \inst2|Add1~21  = CARRY((\inst2|count [10] & !\inst2|Add1~19 ))

	.dataa(gnd),
	.datab(\inst2|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~19 ),
	.combout(\inst2|Add1~20_combout ),
	.cout(\inst2|Add1~21 ));
// synopsys translate_off
defparam \inst2|Add1~20 .lut_mask = 16'hC30C;
defparam \inst2|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N21
dffeas \inst2|count[10] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[10] .is_wysiwyg = "true";
defparam \inst2|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N22
cycloneive_lcell_comb \inst2|Add1~22 (
// Equation(s):
// \inst2|Add1~22_combout  = (\inst2|count [11] & (!\inst2|Add1~21 )) # (!\inst2|count [11] & ((\inst2|Add1~21 ) # (GND)))
// \inst2|Add1~23  = CARRY((!\inst2|Add1~21 ) # (!\inst2|count [11]))

	.dataa(\inst2|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~21 ),
	.combout(\inst2|Add1~22_combout ),
	.cout(\inst2|Add1~23 ));
// synopsys translate_off
defparam \inst2|Add1~22 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N23
dffeas \inst2|count[11] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[11] .is_wysiwyg = "true";
defparam \inst2|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N24
cycloneive_lcell_comb \inst2|Add1~24 (
// Equation(s):
// \inst2|Add1~24_combout  = (\inst2|count [12] & (\inst2|Add1~23  $ (GND))) # (!\inst2|count [12] & (!\inst2|Add1~23  & VCC))
// \inst2|Add1~25  = CARRY((\inst2|count [12] & !\inst2|Add1~23 ))

	.dataa(\inst2|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~23 ),
	.combout(\inst2|Add1~24_combout ),
	.cout(\inst2|Add1~25 ));
// synopsys translate_off
defparam \inst2|Add1~24 .lut_mask = 16'hA50A;
defparam \inst2|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N14
cycloneive_lcell_comb \inst2|count~3 (
// Equation(s):
// \inst2|count~3_combout  = (\inst2|Add1~24_combout  & ((!\inst2|Equal0~4_combout ) # (!\inst2|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\inst2|Equal0~9_combout ),
	.datac(\inst2|Equal0~4_combout ),
	.datad(\inst2|Add1~24_combout ),
	.cin(gnd),
	.combout(\inst2|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~3 .lut_mask = 16'h3F00;
defparam \inst2|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N15
dffeas \inst2|count[12] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[12] .is_wysiwyg = "true";
defparam \inst2|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N26
cycloneive_lcell_comb \inst2|Add1~26 (
// Equation(s):
// \inst2|Add1~26_combout  = (\inst2|count [13] & (!\inst2|Add1~25 )) # (!\inst2|count [13] & ((\inst2|Add1~25 ) # (GND)))
// \inst2|Add1~27  = CARRY((!\inst2|Add1~25 ) # (!\inst2|count [13]))

	.dataa(\inst2|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~25 ),
	.combout(\inst2|Add1~26_combout ),
	.cout(\inst2|Add1~27 ));
// synopsys translate_off
defparam \inst2|Add1~26 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneive_lcell_comb \inst2|count~4 (
// Equation(s):
// \inst2|count~4_combout  = (\inst2|Add1~26_combout  & ((!\inst2|Equal0~4_combout ) # (!\inst2|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\inst2|Equal0~9_combout ),
	.datac(\inst2|Equal0~4_combout ),
	.datad(\inst2|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst2|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~4 .lut_mask = 16'h3F00;
defparam \inst2|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N1
dffeas \inst2|count[13] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[13] .is_wysiwyg = "true";
defparam \inst2|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N28
cycloneive_lcell_comb \inst2|Add1~28 (
// Equation(s):
// \inst2|Add1~28_combout  = (\inst2|count [14] & (\inst2|Add1~27  $ (GND))) # (!\inst2|count [14] & (!\inst2|Add1~27  & VCC))
// \inst2|Add1~29  = CARRY((\inst2|count [14] & !\inst2|Add1~27 ))

	.dataa(gnd),
	.datab(\inst2|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~27 ),
	.combout(\inst2|Add1~28_combout ),
	.cout(\inst2|Add1~29 ));
// synopsys translate_off
defparam \inst2|Add1~28 .lut_mask = 16'hC30C;
defparam \inst2|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N6
cycloneive_lcell_comb \inst2|count~5 (
// Equation(s):
// \inst2|count~5_combout  = (\inst2|Add1~28_combout  & ((!\inst2|Equal0~4_combout ) # (!\inst2|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\inst2|Equal0~9_combout ),
	.datac(\inst2|Equal0~4_combout ),
	.datad(\inst2|Add1~28_combout ),
	.cin(gnd),
	.combout(\inst2|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~5 .lut_mask = 16'h3F00;
defparam \inst2|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N7
dffeas \inst2|count[14] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[14] .is_wysiwyg = "true";
defparam \inst2|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N30
cycloneive_lcell_comb \inst2|Add1~30 (
// Equation(s):
// \inst2|Add1~30_combout  = (\inst2|count [15] & (!\inst2|Add1~29 )) # (!\inst2|count [15] & ((\inst2|Add1~29 ) # (GND)))
// \inst2|Add1~31  = CARRY((!\inst2|Add1~29 ) # (!\inst2|count [15]))

	.dataa(\inst2|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~29 ),
	.combout(\inst2|Add1~30_combout ),
	.cout(\inst2|Add1~31 ));
// synopsys translate_off
defparam \inst2|Add1~30 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N31
dffeas \inst2|count[15] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[15] .is_wysiwyg = "true";
defparam \inst2|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N0
cycloneive_lcell_comb \inst2|Add1~32 (
// Equation(s):
// \inst2|Add1~32_combout  = (\inst2|count [16] & (\inst2|Add1~31  $ (GND))) # (!\inst2|count [16] & (!\inst2|Add1~31  & VCC))
// \inst2|Add1~33  = CARRY((\inst2|count [16] & !\inst2|Add1~31 ))

	.dataa(\inst2|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~31 ),
	.combout(\inst2|Add1~32_combout ),
	.cout(\inst2|Add1~33 ));
// synopsys translate_off
defparam \inst2|Add1~32 .lut_mask = 16'hA50A;
defparam \inst2|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N16
cycloneive_lcell_comb \inst2|count~6 (
// Equation(s):
// \inst2|count~6_combout  = (\inst2|Add1~32_combout  & ((!\inst2|Equal0~9_combout ) # (!\inst2|Equal0~4_combout )))

	.dataa(\inst2|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst2|Add1~32_combout ),
	.datad(\inst2|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst2|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~6 .lut_mask = 16'h50F0;
defparam \inst2|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y20_N17
dffeas \inst2|count[16] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[16] .is_wysiwyg = "true";
defparam \inst2|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N2
cycloneive_lcell_comb \inst2|Add1~34 (
// Equation(s):
// \inst2|Add1~34_combout  = (\inst2|count [17] & (!\inst2|Add1~33 )) # (!\inst2|count [17] & ((\inst2|Add1~33 ) # (GND)))
// \inst2|Add1~35  = CARRY((!\inst2|Add1~33 ) # (!\inst2|count [17]))

	.dataa(gnd),
	.datab(\inst2|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~33 ),
	.combout(\inst2|Add1~34_combout ),
	.cout(\inst2|Add1~35 ));
// synopsys translate_off
defparam \inst2|Add1~34 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N6
cycloneive_lcell_comb \inst2|count~7 (
// Equation(s):
// \inst2|count~7_combout  = (\inst2|Add1~34_combout  & ((!\inst2|Equal0~4_combout ) # (!\inst2|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\inst2|Equal0~9_combout ),
	.datac(\inst2|Equal0~4_combout ),
	.datad(\inst2|Add1~34_combout ),
	.cin(gnd),
	.combout(\inst2|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~7 .lut_mask = 16'h3F00;
defparam \inst2|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y20_N7
dffeas \inst2|count[17] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[17] .is_wysiwyg = "true";
defparam \inst2|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N4
cycloneive_lcell_comb \inst2|Add1~36 (
// Equation(s):
// \inst2|Add1~36_combout  = (\inst2|count [18] & (\inst2|Add1~35  $ (GND))) # (!\inst2|count [18] & (!\inst2|Add1~35  & VCC))
// \inst2|Add1~37  = CARRY((\inst2|count [18] & !\inst2|Add1~35 ))

	.dataa(\inst2|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~35 ),
	.combout(\inst2|Add1~36_combout ),
	.cout(\inst2|Add1~37 ));
// synopsys translate_off
defparam \inst2|Add1~36 .lut_mask = 16'hA50A;
defparam \inst2|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N8
cycloneive_lcell_comb \inst2|count~8 (
// Equation(s):
// \inst2|count~8_combout  = (\inst2|Add1~36_combout  & ((!\inst2|Equal0~4_combout ) # (!\inst2|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\inst2|Equal0~9_combout ),
	.datac(\inst2|Equal0~4_combout ),
	.datad(\inst2|Add1~36_combout ),
	.cin(gnd),
	.combout(\inst2|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~8 .lut_mask = 16'h3F00;
defparam \inst2|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y20_N9
dffeas \inst2|count[18] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[18] .is_wysiwyg = "true";
defparam \inst2|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N6
cycloneive_lcell_comb \inst2|Add1~38 (
// Equation(s):
// \inst2|Add1~38_combout  = (\inst2|count [19] & (!\inst2|Add1~37 )) # (!\inst2|count [19] & ((\inst2|Add1~37 ) # (GND)))
// \inst2|Add1~39  = CARRY((!\inst2|Add1~37 ) # (!\inst2|count [19]))

	.dataa(\inst2|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~37 ),
	.combout(\inst2|Add1~38_combout ),
	.cout(\inst2|Add1~39 ));
// synopsys translate_off
defparam \inst2|Add1~38 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N7
dffeas \inst2|count[19] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[19] .is_wysiwyg = "true";
defparam \inst2|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N8
cycloneive_lcell_comb \inst2|Add1~40 (
// Equation(s):
// \inst2|Add1~40_combout  = (\inst2|count [20] & (\inst2|Add1~39  $ (GND))) # (!\inst2|count [20] & (!\inst2|Add1~39  & VCC))
// \inst2|Add1~41  = CARRY((\inst2|count [20] & !\inst2|Add1~39 ))

	.dataa(\inst2|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~39 ),
	.combout(\inst2|Add1~40_combout ),
	.cout(\inst2|Add1~41 ));
// synopsys translate_off
defparam \inst2|Add1~40 .lut_mask = 16'hA50A;
defparam \inst2|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N12
cycloneive_lcell_comb \inst2|count~9 (
// Equation(s):
// \inst2|count~9_combout  = (\inst2|Add1~40_combout  & ((!\inst2|Equal0~9_combout ) # (!\inst2|Equal0~4_combout )))

	.dataa(\inst2|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst2|Add1~40_combout ),
	.datad(\inst2|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst2|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~9 .lut_mask = 16'h50F0;
defparam \inst2|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y20_N13
dffeas \inst2|count[20] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[20] .is_wysiwyg = "true";
defparam \inst2|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N10
cycloneive_lcell_comb \inst2|Add1~42 (
// Equation(s):
// \inst2|Add1~42_combout  = (\inst2|count [21] & (!\inst2|Add1~41 )) # (!\inst2|count [21] & ((\inst2|Add1~41 ) # (GND)))
// \inst2|Add1~43  = CARRY((!\inst2|Add1~41 ) # (!\inst2|count [21]))

	.dataa(\inst2|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~41 ),
	.combout(\inst2|Add1~42_combout ),
	.cout(\inst2|Add1~43 ));
// synopsys translate_off
defparam \inst2|Add1~42 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N11
dffeas \inst2|count[21] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[21] .is_wysiwyg = "true";
defparam \inst2|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N12
cycloneive_lcell_comb \inst2|Add1~44 (
// Equation(s):
// \inst2|Add1~44_combout  = (\inst2|count [22] & (\inst2|Add1~43  $ (GND))) # (!\inst2|count [22] & (!\inst2|Add1~43  & VCC))
// \inst2|Add1~45  = CARRY((\inst2|count [22] & !\inst2|Add1~43 ))

	.dataa(\inst2|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~43 ),
	.combout(\inst2|Add1~44_combout ),
	.cout(\inst2|Add1~45 ));
// synopsys translate_off
defparam \inst2|Add1~44 .lut_mask = 16'hA50A;
defparam \inst2|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N13
dffeas \inst2|count[22] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[22] .is_wysiwyg = "true";
defparam \inst2|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N14
cycloneive_lcell_comb \inst2|Add1~46 (
// Equation(s):
// \inst2|Add1~46_combout  = (\inst2|count [23] & (!\inst2|Add1~45 )) # (!\inst2|count [23] & ((\inst2|Add1~45 ) # (GND)))
// \inst2|Add1~47  = CARRY((!\inst2|Add1~45 ) # (!\inst2|count [23]))

	.dataa(gnd),
	.datab(\inst2|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~45 ),
	.combout(\inst2|Add1~46_combout ),
	.cout(\inst2|Add1~47 ));
// synopsys translate_off
defparam \inst2|Add1~46 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N15
dffeas \inst2|count[23] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[23] .is_wysiwyg = "true";
defparam \inst2|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N10
cycloneive_lcell_comb \inst2|Equal0~6 (
// Equation(s):
// \inst2|Equal0~6_combout  = (\inst2|count [20] & (!\inst2|count [22] & (!\inst2|count [21] & !\inst2|count [23])))

	.dataa(\inst2|count [20]),
	.datab(\inst2|count [22]),
	.datac(\inst2|count [21]),
	.datad(\inst2|count [23]),
	.cin(gnd),
	.combout(\inst2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~6 .lut_mask = 16'h0002;
defparam \inst2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N18
cycloneive_lcell_comb \inst2|Equal0~5 (
// Equation(s):
// \inst2|Equal0~5_combout  = (\inst2|count [17] & (\inst2|count [16] & (\inst2|count [18] & !\inst2|count [19])))

	.dataa(\inst2|count [17]),
	.datab(\inst2|count [16]),
	.datac(\inst2|count [18]),
	.datad(\inst2|count [19]),
	.cin(gnd),
	.combout(\inst2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~5 .lut_mask = 16'h0080;
defparam \inst2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N16
cycloneive_lcell_comb \inst2|Add1~48 (
// Equation(s):
// \inst2|Add1~48_combout  = (\inst2|count [24] & (\inst2|Add1~47  $ (GND))) # (!\inst2|count [24] & (!\inst2|Add1~47  & VCC))
// \inst2|Add1~49  = CARRY((\inst2|count [24] & !\inst2|Add1~47 ))

	.dataa(gnd),
	.datab(\inst2|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~47 ),
	.combout(\inst2|Add1~48_combout ),
	.cout(\inst2|Add1~49 ));
// synopsys translate_off
defparam \inst2|Add1~48 .lut_mask = 16'hC30C;
defparam \inst2|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N17
dffeas \inst2|count[24] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[24] .is_wysiwyg = "true";
defparam \inst2|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N18
cycloneive_lcell_comb \inst2|Add1~50 (
// Equation(s):
// \inst2|Add1~50_combout  = (\inst2|count [25] & (!\inst2|Add1~49 )) # (!\inst2|count [25] & ((\inst2|Add1~49 ) # (GND)))
// \inst2|Add1~51  = CARRY((!\inst2|Add1~49 ) # (!\inst2|count [25]))

	.dataa(gnd),
	.datab(\inst2|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~49 ),
	.combout(\inst2|Add1~50_combout ),
	.cout(\inst2|Add1~51 ));
// synopsys translate_off
defparam \inst2|Add1~50 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N19
dffeas \inst2|count[25] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[25] .is_wysiwyg = "true";
defparam \inst2|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N20
cycloneive_lcell_comb \inst2|Add1~52 (
// Equation(s):
// \inst2|Add1~52_combout  = (\inst2|count [26] & (\inst2|Add1~51  $ (GND))) # (!\inst2|count [26] & (!\inst2|Add1~51  & VCC))
// \inst2|Add1~53  = CARRY((\inst2|count [26] & !\inst2|Add1~51 ))

	.dataa(gnd),
	.datab(\inst2|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~51 ),
	.combout(\inst2|Add1~52_combout ),
	.cout(\inst2|Add1~53 ));
// synopsys translate_off
defparam \inst2|Add1~52 .lut_mask = 16'hC30C;
defparam \inst2|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N21
dffeas \inst2|count[26] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[26] .is_wysiwyg = "true";
defparam \inst2|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N22
cycloneive_lcell_comb \inst2|Add1~54 (
// Equation(s):
// \inst2|Add1~54_combout  = (\inst2|count [27] & (!\inst2|Add1~53 )) # (!\inst2|count [27] & ((\inst2|Add1~53 ) # (GND)))
// \inst2|Add1~55  = CARRY((!\inst2|Add1~53 ) # (!\inst2|count [27]))

	.dataa(\inst2|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~53 ),
	.combout(\inst2|Add1~54_combout ),
	.cout(\inst2|Add1~55 ));
// synopsys translate_off
defparam \inst2|Add1~54 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N23
dffeas \inst2|count[27] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[27] .is_wysiwyg = "true";
defparam \inst2|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N24
cycloneive_lcell_comb \inst2|Add1~56 (
// Equation(s):
// \inst2|Add1~56_combout  = (\inst2|count [28] & (\inst2|Add1~55  $ (GND))) # (!\inst2|count [28] & (!\inst2|Add1~55  & VCC))
// \inst2|Add1~57  = CARRY((\inst2|count [28] & !\inst2|Add1~55 ))

	.dataa(gnd),
	.datab(\inst2|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~55 ),
	.combout(\inst2|Add1~56_combout ),
	.cout(\inst2|Add1~57 ));
// synopsys translate_off
defparam \inst2|Add1~56 .lut_mask = 16'hC30C;
defparam \inst2|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N25
dffeas \inst2|count[28] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[28] .is_wysiwyg = "true";
defparam \inst2|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N26
cycloneive_lcell_comb \inst2|Add1~58 (
// Equation(s):
// \inst2|Add1~58_combout  = (\inst2|count [29] & (!\inst2|Add1~57 )) # (!\inst2|count [29] & ((\inst2|Add1~57 ) # (GND)))
// \inst2|Add1~59  = CARRY((!\inst2|Add1~57 ) # (!\inst2|count [29]))

	.dataa(\inst2|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~57 ),
	.combout(\inst2|Add1~58_combout ),
	.cout(\inst2|Add1~59 ));
// synopsys translate_off
defparam \inst2|Add1~58 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N27
dffeas \inst2|count[29] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[29] .is_wysiwyg = "true";
defparam \inst2|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N28
cycloneive_lcell_comb \inst2|Add1~60 (
// Equation(s):
// \inst2|Add1~60_combout  = (\inst2|count [30] & (\inst2|Add1~59  $ (GND))) # (!\inst2|count [30] & (!\inst2|Add1~59  & VCC))
// \inst2|Add1~61  = CARRY((\inst2|count [30] & !\inst2|Add1~59 ))

	.dataa(gnd),
	.datab(\inst2|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~59 ),
	.combout(\inst2|Add1~60_combout ),
	.cout(\inst2|Add1~61 ));
// synopsys translate_off
defparam \inst2|Add1~60 .lut_mask = 16'hC30C;
defparam \inst2|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N29
dffeas \inst2|count[30] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[30] .is_wysiwyg = "true";
defparam \inst2|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N30
cycloneive_lcell_comb \inst2|Add1~62 (
// Equation(s):
// \inst2|Add1~62_combout  = \inst2|count [31] $ (\inst2|Add1~61 )

	.dataa(\inst2|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|Add1~61 ),
	.combout(\inst2|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add1~62 .lut_mask = 16'h5A5A;
defparam \inst2|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y20_N31
dffeas \inst2|count[31] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[31] .is_wysiwyg = "true";
defparam \inst2|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N30
cycloneive_lcell_comb \inst2|Equal0~8 (
// Equation(s):
// \inst2|Equal0~8_combout  = (!\inst2|count [31] & (!\inst2|count [30] & (!\inst2|count [29] & !\inst2|count [28])))

	.dataa(\inst2|count [31]),
	.datab(\inst2|count [30]),
	.datac(\inst2|count [29]),
	.datad(\inst2|count [28]),
	.cin(gnd),
	.combout(\inst2|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~8 .lut_mask = 16'h0001;
defparam \inst2|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N28
cycloneive_lcell_comb \inst2|Equal0~7 (
// Equation(s):
// \inst2|Equal0~7_combout  = (!\inst2|count [26] & (!\inst2|count [25] & (!\inst2|count [27] & !\inst2|count [24])))

	.dataa(\inst2|count [26]),
	.datab(\inst2|count [25]),
	.datac(\inst2|count [27]),
	.datad(\inst2|count [24]),
	.cin(gnd),
	.combout(\inst2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~7 .lut_mask = 16'h0001;
defparam \inst2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N0
cycloneive_lcell_comb \inst2|Equal0~9 (
// Equation(s):
// \inst2|Equal0~9_combout  = (\inst2|Equal0~6_combout  & (\inst2|Equal0~5_combout  & (\inst2|Equal0~8_combout  & \inst2|Equal0~7_combout )))

	.dataa(\inst2|Equal0~6_combout ),
	.datab(\inst2|Equal0~5_combout ),
	.datac(\inst2|Equal0~8_combout ),
	.datad(\inst2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~9 .lut_mask = 16'h8000;
defparam \inst2|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N4
cycloneive_lcell_comb \inst2|count~2 (
// Equation(s):
// \inst2|count~2_combout  = (\inst2|Add1~0_combout  & ((!\inst2|Equal0~9_combout ) # (!\inst2|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\inst2|Add1~0_combout ),
	.datac(\inst2|Equal0~4_combout ),
	.datad(\inst2|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst2|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~2 .lut_mask = 16'h0CCC;
defparam \inst2|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y21_N1
dffeas \inst2|count[0] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|count~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[0] .is_wysiwyg = "true";
defparam \inst2|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N2
cycloneive_lcell_comb \inst2|Add1~2 (
// Equation(s):
// \inst2|Add1~2_combout  = (\inst2|count [1] & (!\inst2|Add1~1 )) # (!\inst2|count [1] & ((\inst2|Add1~1 ) # (GND)))
// \inst2|Add1~3  = CARRY((!\inst2|Add1~1 ) # (!\inst2|count [1]))

	.dataa(gnd),
	.datab(\inst2|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~1 ),
	.combout(\inst2|Add1~2_combout ),
	.cout(\inst2|Add1~3 ));
// synopsys translate_off
defparam \inst2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N3
dffeas \inst2|count[1] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[1] .is_wysiwyg = "true";
defparam \inst2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N4
cycloneive_lcell_comb \inst2|Add1~4 (
// Equation(s):
// \inst2|Add1~4_combout  = (\inst2|count [2] & (\inst2|Add1~3  $ (GND))) # (!\inst2|count [2] & (!\inst2|Add1~3  & VCC))
// \inst2|Add1~5  = CARRY((\inst2|count [2] & !\inst2|Add1~3 ))

	.dataa(gnd),
	.datab(\inst2|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~3 ),
	.combout(\inst2|Add1~4_combout ),
	.cout(\inst2|Add1~5 ));
// synopsys translate_off
defparam \inst2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N5
dffeas \inst2|count[2] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[2] .is_wysiwyg = "true";
defparam \inst2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N6
cycloneive_lcell_comb \inst2|Add1~6 (
// Equation(s):
// \inst2|Add1~6_combout  = (\inst2|count [3] & (!\inst2|Add1~5 )) # (!\inst2|count [3] & ((\inst2|Add1~5 ) # (GND)))
// \inst2|Add1~7  = CARRY((!\inst2|Add1~5 ) # (!\inst2|count [3]))

	.dataa(\inst2|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~5 ),
	.combout(\inst2|Add1~6_combout ),
	.cout(\inst2|Add1~7 ));
// synopsys translate_off
defparam \inst2|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N7
dffeas \inst2|count[3] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[3] .is_wysiwyg = "true";
defparam \inst2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N8
cycloneive_lcell_comb \inst2|Add1~8 (
// Equation(s):
// \inst2|Add1~8_combout  = (\inst2|count [4] & (\inst2|Add1~7  $ (GND))) # (!\inst2|count [4] & (!\inst2|Add1~7  & VCC))
// \inst2|Add1~9  = CARRY((\inst2|count [4] & !\inst2|Add1~7 ))

	.dataa(gnd),
	.datab(\inst2|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~7 ),
	.combout(\inst2|Add1~8_combout ),
	.cout(\inst2|Add1~9 ));
// synopsys translate_off
defparam \inst2|Add1~8 .lut_mask = 16'hC30C;
defparam \inst2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N9
dffeas \inst2|count[4] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[4] .is_wysiwyg = "true";
defparam \inst2|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N10
cycloneive_lcell_comb \inst2|Add1~10 (
// Equation(s):
// \inst2|Add1~10_combout  = (\inst2|count [5] & (!\inst2|Add1~9 )) # (!\inst2|count [5] & ((\inst2|Add1~9 ) # (GND)))
// \inst2|Add1~11  = CARRY((!\inst2|Add1~9 ) # (!\inst2|count [5]))

	.dataa(\inst2|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~9 ),
	.combout(\inst2|Add1~10_combout ),
	.cout(\inst2|Add1~11 ));
// synopsys translate_off
defparam \inst2|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N11
dffeas \inst2|count[5] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[5] .is_wysiwyg = "true";
defparam \inst2|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N12
cycloneive_lcell_comb \inst2|Add1~12 (
// Equation(s):
// \inst2|Add1~12_combout  = (\inst2|count [6] & (\inst2|Add1~11  $ (GND))) # (!\inst2|count [6] & (!\inst2|Add1~11  & VCC))
// \inst2|Add1~13  = CARRY((\inst2|count [6] & !\inst2|Add1~11 ))

	.dataa(\inst2|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~11 ),
	.combout(\inst2|Add1~12_combout ),
	.cout(\inst2|Add1~13 ));
// synopsys translate_off
defparam \inst2|Add1~12 .lut_mask = 16'hA50A;
defparam \inst2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y21_N13
dffeas \inst2|count[6] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[6] .is_wysiwyg = "true";
defparam \inst2|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y21_N15
dffeas \inst2|count[7] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[7] .is_wysiwyg = "true";
defparam \inst2|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N26
cycloneive_lcell_comb \inst2|Equal0~1 (
// Equation(s):
// \inst2|Equal0~1_combout  = (!\inst2|count [7] & (!\inst2|count [4] & (!\inst2|count [6] & !\inst2|count [5])))

	.dataa(\inst2|count [7]),
	.datab(\inst2|count [4]),
	.datac(\inst2|count [6]),
	.datad(\inst2|count [5]),
	.cin(gnd),
	.combout(\inst2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~1 .lut_mask = 16'h0001;
defparam \inst2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N20
cycloneive_lcell_comb \inst2|Equal0~3 (
// Equation(s):
// \inst2|Equal0~3_combout  = (\inst2|count [14] & (\inst2|count [12] & (!\inst2|count [15] & \inst2|count [13])))

	.dataa(\inst2|count [14]),
	.datab(\inst2|count [12]),
	.datac(\inst2|count [15]),
	.datad(\inst2|count [13]),
	.cin(gnd),
	.combout(\inst2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~3 .lut_mask = 16'h0800;
defparam \inst2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N8
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (!\inst2|count [3] & (!\inst2|count [2] & (!\inst2|count [0] & !\inst2|count [1])))

	.dataa(\inst2|count [3]),
	.datab(\inst2|count [2]),
	.datac(\inst2|count [0]),
	.datad(\inst2|count [1]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h0001;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N12
cycloneive_lcell_comb \inst2|Equal0~2 (
// Equation(s):
// \inst2|Equal0~2_combout  = (!\inst2|count [11] & (!\inst2|count [8] & (!\inst2|count [10] & !\inst2|count [9])))

	.dataa(\inst2|count [11]),
	.datab(\inst2|count [8]),
	.datac(\inst2|count [10]),
	.datad(\inst2|count [9]),
	.cin(gnd),
	.combout(\inst2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~2 .lut_mask = 16'h0001;
defparam \inst2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N30
cycloneive_lcell_comb \inst2|Equal0~4 (
// Equation(s):
// \inst2|Equal0~4_combout  = (\inst2|Equal0~1_combout  & (\inst2|Equal0~3_combout  & (\inst2|Equal0~0_combout  & \inst2|Equal0~2_combout )))

	.dataa(\inst2|Equal0~1_combout ),
	.datab(\inst2|Equal0~3_combout ),
	.datac(\inst2|Equal0~0_combout ),
	.datad(\inst2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~4 .lut_mask = 16'h8000;
defparam \inst2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N22
cycloneive_lcell_comb \inst2|leda[0]~4 (
// Equation(s):
// \inst2|leda[0]~4_combout  = \inst2|leda [0] $ (((\inst2|Equal0~4_combout  & \inst2|Equal0~9_combout )))

	.dataa(\inst2|Equal0~4_combout ),
	.datab(\inst2|Equal0~9_combout ),
	.datac(\inst2|leda [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|leda[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[0]~4 .lut_mask = 16'h7878;
defparam \inst2|leda[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N23
dffeas \inst2|leda[0] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|leda[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|leda [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|leda[0] .is_wysiwyg = "true";
defparam \inst2|leda[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N16
cycloneive_lcell_comb \inst2|leda[1]~3 (
// Equation(s):
// \inst2|leda[1]~3_combout  = \inst2|leda [1] $ (((\inst2|Equal0~4_combout  & (\inst2|Equal0~9_combout  & \inst2|leda [0]))))

	.dataa(\inst2|Equal0~4_combout ),
	.datab(\inst2|Equal0~9_combout ),
	.datac(\inst2|leda [1]),
	.datad(\inst2|leda [0]),
	.cin(gnd),
	.combout(\inst2|leda[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[1]~3 .lut_mask = 16'h78F0;
defparam \inst2|leda[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N17
dffeas \inst2|leda[1] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|leda[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|leda [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|leda[1] .is_wysiwyg = "true";
defparam \inst2|leda[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N18
cycloneive_lcell_comb \inst2|Equal0~10 (
// Equation(s):
// \inst2|Equal0~10_combout  = (\inst2|Equal0~4_combout  & \inst2|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|Equal0~4_combout ),
	.datad(\inst2|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~10 .lut_mask = 16'hF000;
defparam \inst2|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N10
cycloneive_lcell_comb \inst2|leda[2]~2 (
// Equation(s):
// \inst2|leda[2]~2_combout  = \inst2|leda [2] $ (((\inst2|leda [0] & (\inst2|leda [1] & \inst2|Equal0~10_combout ))))

	.dataa(\inst2|leda [0]),
	.datab(\inst2|leda [1]),
	.datac(\inst2|leda [2]),
	.datad(\inst2|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst2|leda[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[2]~2 .lut_mask = 16'h78F0;
defparam \inst2|leda[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N11
dffeas \inst2|leda[2] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|leda[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|leda [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|leda[2] .is_wysiwyg = "true";
defparam \inst2|leda[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N28
cycloneive_lcell_comb \inst2|leda[2]~0 (
// Equation(s):
// \inst2|leda[2]~0_combout  = (\inst2|leda [0] & (\inst2|leda [1] & (\inst2|Equal0~4_combout  & \inst2|Equal0~9_combout )))

	.dataa(\inst2|leda [0]),
	.datab(\inst2|leda [1]),
	.datac(\inst2|Equal0~4_combout ),
	.datad(\inst2|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst2|leda[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[2]~0 .lut_mask = 16'h8000;
defparam \inst2|leda[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N24
cycloneive_lcell_comb \inst2|leda[3]~1 (
// Equation(s):
// \inst2|leda[3]~1_combout  = \inst2|leda [3] $ (((\inst2|leda [2] & \inst2|leda[2]~0_combout )))

	.dataa(\inst2|leda [2]),
	.datab(gnd),
	.datac(\inst2|leda [3]),
	.datad(\inst2|leda[2]~0_combout ),
	.cin(gnd),
	.combout(\inst2|leda[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[3]~1 .lut_mask = 16'h5AF0;
defparam \inst2|leda[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N25
dffeas \inst2|leda[3] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|leda[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|leda [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|leda[3] .is_wysiwyg = "true";
defparam \inst2|leda[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
