// Seed: 3067042404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  assign module_1.id_5 = 0;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_5 = -1;
  assign id_4 = (1);
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4,
      id_1
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd98,
    parameter id_6 = 32'd3
) (
    input  wand id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    input  wand _id_4,
    output tri0 id_5,
    input  tri0 _id_6
);
  wire [id_4 : id_6] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  always @(negedge -1);
  assign id_5 = id_0;
endmodule
