\doxysection{GPIO\+\_\+\+Alternate\+\_\+\+Function Struct Reference}
\hypertarget{struct_g_p_i_o___alternate___function}{}\label{struct_g_p_i_o___alternate___function}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}


GPIO Alternate Functions.  




{\ttfamily \#include $<$GPIO\+\_\+\+Defs.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a239658e9a66a410af695d853e0d3d75c}{None}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a74407962c2434e951e2c7a1dca13c39b}{Analog}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a7553f1e749489e0b624a42aff8f65be2}{SYS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a57b08d7e8575b2500a97e8ed0365d3b3}{MCO1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a4e4ea9dc426d194df305d3a4c89dc01f}{MCO2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a12c75a2272460bf7f1461315527f91ee}{RTC\+\_\+\+REFIN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_aef3419a253733b548d774b0b7bb8a8d6}{TIM\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a709b8eb30a2901d125eda520b19c68c3}{TIM\+\_\+2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_ab6aa29b451eb468729fc5e126b5b6955}{TIM\+\_\+3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a5337a4debe068ae2a8658d42cf9e1796}{TIM\+\_\+4}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a2cc98f1b2bc36bedcc675690eb075292}{TIM\+\_\+5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a97d82c4b2c470b3c11598b6768c2e790}{TIM\+\_\+8}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_ab641b44a26c177e4597628b5003ac07f}{TIM\+\_\+9}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a1673664543fefd91b595be52d833cec7}{TIM\+\_\+10}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a8e634f89442f6e4351b25efc0c4cd3d4}{TIM\+\_\+11}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_acdca1dacbd43a87b0ec79fd66883a822}{I2\+C\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a9addb3632faaad414417fcc6dec5d8a8}{I2\+C\+\_\+2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a61fd750eaa970ece09007191cc3756b2}{I2\+C\+\_\+3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a3aa3a7a01c0995b6995084cdd729fda0}{SPI\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_ac4acfce5faad911cdfaa06cb98129096}{SPI\+\_\+2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_aaa2e7dd856d35843b7144128b4dfa33f}{I2\+S\+\_\+2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a551263d73e055b7168c9209af2c06a9c}{I2\+S\+\_\+2\+EXT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a224748ce3061a2c0ed3cca784c3bf908}{SPI\+\_\+3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a174985e776eea8dc4c409d0dbcde3a00}{I2\+S\+\_\+\+EXT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a43fe40ec596d62ccd6b08d7f8bc03131}{I2\+S\+\_\+3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a34348aaabf63900e433d9406de1abb6c}{USART\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_acdfd4915e4029cce07734e028fb9e21b}{USART\+\_\+2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a08952f7fe02dd0f097849ad82b661dc8}{USART\+\_\+3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a8d9cb0033e11dd385ea2bfac2f8103c2}{I2\+S\+\_\+3\+EXT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_ac11529db5fe0aeb5e8ce6865d630fd66}{USART\+\_\+4}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a384d639847df860e57c4a37940c03ecc}{UART\+\_\+5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_ae57bd9eb2b71ce5e875747668cd4cff6}{USART\+\_\+6}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a3d8be6b9e7c900f0b65c4a62acd46773}{CAN\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a8dd7f21776b04ff2aa9bfde5631fb98b}{CAN\+\_\+2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_aae19a3dd9794ce3c16ead95042aaee36}{TIM\+\_\+12}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a731c4e7b51d29655520d6114775ec66f}{TIM\+\_\+13}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a08e95756e80285242f87e169bc04eb66}{TIM\+\_\+14}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a4e7f59514e96ebf1ee79bbb972342ba2}{OTG\+\_\+\+FS\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a3a61f38cdeedd397cba025fe45ccc3b6}{OYG\+\_\+\+HS\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a3420ddc723356fbb496a0eecb5345827}{ETH\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a43113b87f554e3d5b575c710ffae465f}{FSMC\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a0dba3353ce9784e073ca317e25c8eabd}{SDIO\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a8a44792a3ebf35f10f31419bfb76fedc}{OTG\+\_\+\+FS\+\_\+2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_a6074f17b2af9667aeaf7cdc6c7d2e9ba}{DCMI\+\_\+1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___alternate___function_ab09c51f450be74e251f2a0c46372de23}{EVENTOUT}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO Alternate Functions. 

This structure defines the alternate functions that can be assigned to a GPIO pin. 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00078}{78}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{struct_g_p_i_o___alternate___function_a74407962c2434e951e2c7a1dca13c39b}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!Analog@{Analog}}
\index{Analog@{Analog}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{Analog}{Analog}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a74407962c2434e951e2c7a1dca13c39b} 
uint8\+\_\+t Analog}

GPIO pin configured as analog 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00080}{80}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a3d8be6b9e7c900f0b65c4a62acd46773}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!CAN\_1@{CAN\_1}}
\index{CAN\_1@{CAN\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{CAN\_1}{CAN\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a3d8be6b9e7c900f0b65c4a62acd46773} 
uint8\+\_\+t CAN\+\_\+1}

GPIO pin configured for CAN1 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00111}{111}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a8dd7f21776b04ff2aa9bfde5631fb98b}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!CAN\_2@{CAN\_2}}
\index{CAN\_2@{CAN\_2}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{CAN\_2}{CAN\_2}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a8dd7f21776b04ff2aa9bfde5631fb98b} 
uint8\+\_\+t CAN\+\_\+2}

GPIO pin configured for CAN2 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00112}{112}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a6074f17b2af9667aeaf7cdc6c7d2e9ba}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!DCMI\_1@{DCMI\_1}}
\index{DCMI\_1@{DCMI\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{DCMI\_1}{DCMI\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a6074f17b2af9667aeaf7cdc6c7d2e9ba} 
uint8\+\_\+t DCMI\+\_\+1}

GPIO pin configured for DCMI 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00122}{122}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a3420ddc723356fbb496a0eecb5345827}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!ETH\_1@{ETH\_1}}
\index{ETH\_1@{ETH\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{ETH\_1}{ETH\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a3420ddc723356fbb496a0eecb5345827} 
uint8\+\_\+t ETH\+\_\+1}

GPIO pin configured for Ethernet 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00118}{118}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_ab09c51f450be74e251f2a0c46372de23}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!EVENTOUT@{EVENTOUT}}
\index{EVENTOUT@{EVENTOUT}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{EVENTOUT}{EVENTOUT}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_ab09c51f450be74e251f2a0c46372de23} 
uint8\+\_\+t EVENTOUT}

GPIO pin configured for EVENTOUT 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00123}{123}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a43113b87f554e3d5b575c710ffae465f}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!FSMC\_1@{FSMC\_1}}
\index{FSMC\_1@{FSMC\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{FSMC\_1}{FSMC\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a43113b87f554e3d5b575c710ffae465f} 
uint8\+\_\+t FSMC\+\_\+1}

GPIO pin configured for FSMC 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00119}{119}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_acdca1dacbd43a87b0ec79fd66883a822}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!I2C\_1@{I2C\_1}}
\index{I2C\_1@{I2C\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{I2C\_1}{I2C\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_acdca1dacbd43a87b0ec79fd66883a822} 
uint8\+\_\+t I2\+C\+\_\+1}

GPIO pin configured for I2\+C1 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00094}{94}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a9addb3632faaad414417fcc6dec5d8a8}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!I2C\_2@{I2C\_2}}
\index{I2C\_2@{I2C\_2}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{I2C\_2}{I2C\_2}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a9addb3632faaad414417fcc6dec5d8a8} 
uint8\+\_\+t I2\+C\+\_\+2}

GPIO pin configured for I2\+C2 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00095}{95}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a61fd750eaa970ece09007191cc3756b2}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!I2C\_3@{I2C\_3}}
\index{I2C\_3@{I2C\_3}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{I2C\_3}{I2C\_3}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a61fd750eaa970ece09007191cc3756b2} 
uint8\+\_\+t I2\+C\+\_\+3}

GPIO pin configured for I2\+C3 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00096}{96}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_aaa2e7dd856d35843b7144128b4dfa33f}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!I2S\_2@{I2S\_2}}
\index{I2S\_2@{I2S\_2}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{I2S\_2}{I2S\_2}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_aaa2e7dd856d35843b7144128b4dfa33f} 
uint8\+\_\+t I2\+S\+\_\+2}

GPIO pin configured for I2\+S2 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00099}{99}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a551263d73e055b7168c9209af2c06a9c}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!I2S\_2EXT@{I2S\_2EXT}}
\index{I2S\_2EXT@{I2S\_2EXT}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{I2S\_2EXT}{I2S\_2EXT}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a551263d73e055b7168c9209af2c06a9c} 
uint8\+\_\+t I2\+S\+\_\+2\+EXT}

GPIO pin configured for I2\+S2\+EXT 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00100}{100}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a43fe40ec596d62ccd6b08d7f8bc03131}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!I2S\_3@{I2S\_3}}
\index{I2S\_3@{I2S\_3}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{I2S\_3}{I2S\_3}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a43fe40ec596d62ccd6b08d7f8bc03131} 
uint8\+\_\+t I2\+S\+\_\+3}

GPIO pin configured for I2\+S3 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00103}{103}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a8d9cb0033e11dd385ea2bfac2f8103c2}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!I2S\_3EXT@{I2S\_3EXT}}
\index{I2S\_3EXT@{I2S\_3EXT}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{I2S\_3EXT}{I2S\_3EXT}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a8d9cb0033e11dd385ea2bfac2f8103c2} 
uint8\+\_\+t I2\+S\+\_\+3\+EXT}

GPIO pin configured for I2\+S3\+EXT 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00107}{107}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a174985e776eea8dc4c409d0dbcde3a00}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!I2S\_EXT@{I2S\_EXT}}
\index{I2S\_EXT@{I2S\_EXT}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{I2S\_EXT}{I2S\_EXT}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a174985e776eea8dc4c409d0dbcde3a00} 
uint8\+\_\+t I2\+S\+\_\+\+EXT}

GPIO pin configured for I2\+S\+\_\+\+EXT 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00102}{102}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a57b08d7e8575b2500a97e8ed0365d3b3}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!MCO1@{MCO1}}
\index{MCO1@{MCO1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{MCO1}{MCO1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a57b08d7e8575b2500a97e8ed0365d3b3} 
uint8\+\_\+t MCO1}

GPIO pin configured as MCO1 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00082}{82}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a4e4ea9dc426d194df305d3a4c89dc01f}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!MCO2@{MCO2}}
\index{MCO2@{MCO2}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{MCO2}{MCO2}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a4e4ea9dc426d194df305d3a4c89dc01f} 
uint8\+\_\+t MCO2}

GPIO pin configured as MCO2 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00083}{83}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a239658e9a66a410af695d853e0d3d75c}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!None@{None}}
\index{None@{None}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{None}{None}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a239658e9a66a410af695d853e0d3d75c} 
uint8\+\_\+t None}

No alternate function configured 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00079}{79}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a4e7f59514e96ebf1ee79bbb972342ba2}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!OTG\_FS\_1@{OTG\_FS\_1}}
\index{OTG\_FS\_1@{OTG\_FS\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_1}{OTG\_FS\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a4e7f59514e96ebf1ee79bbb972342ba2} 
uint8\+\_\+t OTG\+\_\+\+FS\+\_\+1}

GPIO pin configured for OTG\+\_\+\+FS1 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00116}{116}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a8a44792a3ebf35f10f31419bfb76fedc}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!OTG\_FS\_2@{OTG\_FS\_2}}
\index{OTG\_FS\_2@{OTG\_FS\_2}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_2}{OTG\_FS\_2}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a8a44792a3ebf35f10f31419bfb76fedc} 
uint8\+\_\+t OTG\+\_\+\+FS\+\_\+2}

GPIO pin configured for OTG\+\_\+\+FS2 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00121}{121}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a3a61f38cdeedd397cba025fe45ccc3b6}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!OYG\_HS\_1@{OYG\_HS\_1}}
\index{OYG\_HS\_1@{OYG\_HS\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{OYG\_HS\_1}{OYG\_HS\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a3a61f38cdeedd397cba025fe45ccc3b6} 
uint8\+\_\+t OYG\+\_\+\+HS\+\_\+1}

GPIO pin configured for OYG\+\_\+\+HS1 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00117}{117}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a12c75a2272460bf7f1461315527f91ee}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!RTC\_REFIN@{RTC\_REFIN}}
\index{RTC\_REFIN@{RTC\_REFIN}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{RTC\_REFIN}{RTC\_REFIN}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a12c75a2272460bf7f1461315527f91ee} 
uint8\+\_\+t RTC\+\_\+\+REFIN}

GPIO pin configured for RTC\+\_\+\+REFIN 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00084}{84}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a0dba3353ce9784e073ca317e25c8eabd}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!SDIO\_1@{SDIO\_1}}
\index{SDIO\_1@{SDIO\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{SDIO\_1}{SDIO\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a0dba3353ce9784e073ca317e25c8eabd} 
uint8\+\_\+t SDIO\+\_\+1}

GPIO pin configured for SDIO 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00120}{120}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a3aa3a7a01c0995b6995084cdd729fda0}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!SPI\_1@{SPI\_1}}
\index{SPI\_1@{SPI\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{SPI\_1}{SPI\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a3aa3a7a01c0995b6995084cdd729fda0} 
uint8\+\_\+t SPI\+\_\+1}

GPIO pin configured for SPI1 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00097}{97}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_ac4acfce5faad911cdfaa06cb98129096}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!SPI\_2@{SPI\_2}}
\index{SPI\_2@{SPI\_2}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{SPI\_2}{SPI\_2}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_ac4acfce5faad911cdfaa06cb98129096} 
uint8\+\_\+t SPI\+\_\+2}

GPIO pin configured for SPI2 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00098}{98}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a224748ce3061a2c0ed3cca784c3bf908}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!SPI\_3@{SPI\_3}}
\index{SPI\_3@{SPI\_3}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{SPI\_3}{SPI\_3}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a224748ce3061a2c0ed3cca784c3bf908} 
uint8\+\_\+t SPI\+\_\+3}

GPIO pin configured for SPI3 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00101}{101}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a7553f1e749489e0b624a42aff8f65be2}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!SYS@{SYS}}
\index{SYS@{SYS}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{SYS}{SYS}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a7553f1e749489e0b624a42aff8f65be2} 
uint8\+\_\+t SYS}

GPIO pin configured for system functions 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00081}{81}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_aef3419a253733b548d774b0b7bb8a8d6}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_1@{TIM\_1}}
\index{TIM\_1@{TIM\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_1}{TIM\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_aef3419a253733b548d774b0b7bb8a8d6} 
uint8\+\_\+t TIM\+\_\+1}

GPIO pin configured for TIM1 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00085}{85}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a1673664543fefd91b595be52d833cec7}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_10@{TIM\_10}}
\index{TIM\_10@{TIM\_10}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_10}{TIM\_10}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a1673664543fefd91b595be52d833cec7} 
uint8\+\_\+t TIM\+\_\+10}

GPIO pin configured for TIM10 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00092}{92}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a8e634f89442f6e4351b25efc0c4cd3d4}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_11@{TIM\_11}}
\index{TIM\_11@{TIM\_11}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_11}{TIM\_11}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a8e634f89442f6e4351b25efc0c4cd3d4} 
uint8\+\_\+t TIM\+\_\+11}

GPIO pin configured for TIM11 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00093}{93}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_aae19a3dd9794ce3c16ead95042aaee36}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_12@{TIM\_12}}
\index{TIM\_12@{TIM\_12}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_12}{TIM\_12}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_aae19a3dd9794ce3c16ead95042aaee36} 
uint8\+\_\+t TIM\+\_\+12}

GPIO pin configured for TIM12 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00113}{113}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a731c4e7b51d29655520d6114775ec66f}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_13@{TIM\_13}}
\index{TIM\_13@{TIM\_13}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_13}{TIM\_13}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a731c4e7b51d29655520d6114775ec66f} 
uint8\+\_\+t TIM\+\_\+13}

GPIO pin configured for TIM13 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00114}{114}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a08e95756e80285242f87e169bc04eb66}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_14@{TIM\_14}}
\index{TIM\_14@{TIM\_14}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_14}{TIM\_14}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a08e95756e80285242f87e169bc04eb66} 
uint8\+\_\+t TIM\+\_\+14}

GPIO pin configured for TIM14 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00115}{115}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a709b8eb30a2901d125eda520b19c68c3}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_2@{TIM\_2}}
\index{TIM\_2@{TIM\_2}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_2}{TIM\_2}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a709b8eb30a2901d125eda520b19c68c3} 
uint8\+\_\+t TIM\+\_\+2}

GPIO pin configured for TIM2 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00086}{86}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_ab6aa29b451eb468729fc5e126b5b6955}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_3@{TIM\_3}}
\index{TIM\_3@{TIM\_3}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_3}{TIM\_3}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_ab6aa29b451eb468729fc5e126b5b6955} 
uint8\+\_\+t TIM\+\_\+3}

GPIO pin configured for TIM3 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00087}{87}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a5337a4debe068ae2a8658d42cf9e1796}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_4@{TIM\_4}}
\index{TIM\_4@{TIM\_4}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_4}{TIM\_4}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a5337a4debe068ae2a8658d42cf9e1796} 
uint8\+\_\+t TIM\+\_\+4}

GPIO pin configured for TIM4 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00088}{88}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a2cc98f1b2bc36bedcc675690eb075292}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_5@{TIM\_5}}
\index{TIM\_5@{TIM\_5}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_5}{TIM\_5}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a2cc98f1b2bc36bedcc675690eb075292} 
uint8\+\_\+t TIM\+\_\+5}

GPIO pin configured for TIM5 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00089}{89}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a97d82c4b2c470b3c11598b6768c2e790}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_8@{TIM\_8}}
\index{TIM\_8@{TIM\_8}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_8}{TIM\_8}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a97d82c4b2c470b3c11598b6768c2e790} 
uint8\+\_\+t TIM\+\_\+8}

GPIO pin configured for TIM8 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00090}{90}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_ab641b44a26c177e4597628b5003ac07f}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!TIM\_9@{TIM\_9}}
\index{TIM\_9@{TIM\_9}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{TIM\_9}{TIM\_9}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_ab641b44a26c177e4597628b5003ac07f} 
uint8\+\_\+t TIM\+\_\+9}

GPIO pin configured for TIM9 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00091}{91}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a384d639847df860e57c4a37940c03ecc}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!UART\_5@{UART\_5}}
\index{UART\_5@{UART\_5}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{UART\_5}{UART\_5}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a384d639847df860e57c4a37940c03ecc} 
uint8\+\_\+t UART\+\_\+5}

GPIO pin configured for UART5 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00109}{109}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a34348aaabf63900e433d9406de1abb6c}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!USART\_1@{USART\_1}}
\index{USART\_1@{USART\_1}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{USART\_1}{USART\_1}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a34348aaabf63900e433d9406de1abb6c} 
uint8\+\_\+t USART\+\_\+1}

GPIO pin configured for USART1 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00104}{104}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_acdfd4915e4029cce07734e028fb9e21b}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!USART\_2@{USART\_2}}
\index{USART\_2@{USART\_2}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{USART\_2}{USART\_2}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_acdfd4915e4029cce07734e028fb9e21b} 
uint8\+\_\+t USART\+\_\+2}

GPIO pin configured for USART2 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00105}{105}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_a08952f7fe02dd0f097849ad82b661dc8}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!USART\_3@{USART\_3}}
\index{USART\_3@{USART\_3}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{USART\_3}{USART\_3}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_a08952f7fe02dd0f097849ad82b661dc8} 
uint8\+\_\+t USART\+\_\+3}

GPIO pin configured for USART3 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00106}{106}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_ac11529db5fe0aeb5e8ce6865d630fd66}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!USART\_4@{USART\_4}}
\index{USART\_4@{USART\_4}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{USART\_4}{USART\_4}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_ac11529db5fe0aeb5e8ce6865d630fd66} 
uint8\+\_\+t USART\+\_\+4}

GPIO pin configured for USART4 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00108}{108}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_g_p_i_o___alternate___function_ae57bd9eb2b71ce5e875747668cd4cff6}\index{GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}!USART\_6@{USART\_6}}
\index{USART\_6@{USART\_6}!GPIO\_Alternate\_Function@{GPIO\_Alternate\_Function}}
\doxysubsubsection{\texorpdfstring{USART\_6}{USART\_6}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___alternate___function_ae57bd9eb2b71ce5e875747668cd4cff6} 
uint8\+\_\+t USART\+\_\+6}

GPIO pin configured for USART6 

Definition at line \mbox{\hyperlink{_g_p_i_o___defs_8h_source_l00110}{110}} of file \mbox{\hyperlink{_g_p_i_o___defs_8h_source}{GPIO\+\_\+\+Defs.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_g_p_i_o___defs_8h}{GPIO\+\_\+\+Defs.\+h}}\end{DoxyCompactItemize}
