SCUBA, Version Diamond_1.4_Production (87)
Thu Jan 10 00:57:12 2013
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\1.4\ispfpga\bin\nt\scuba.exe -w -n pll -lang verilog -synth synplify -arch ep5c00 -type pll -fin 125 -phase_cntl STATIC -mdiv 2 -ndiv 4 -vdiv 4 -fb_mode INTERNAL -noclkos -noclkok -norst -noclkok2 -bw -e 
    Circuit name     : pll
    Module type      : pll
    Module Version   : 5.2
    Ports            : 
    Inputs       : CLK
    Outputs      : CLKOP, LOCK
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : pll.v
    Verilog template : pll_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : not used
    Report output    : pll.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

