AMD SPI controller Device Tree Bindings
-------------------------------------------

Required properties:
- compatible		: Should be "amd,amdi0061-spi"
- reg			: Physical base address and size of SPI registers map.
- interrupts		: Property with a value describing the interrupt
			  number.
- clock-names		: List of input clock names - "spi_clk"
			  (See clock bindings for details).
- clocks		: Clock phandles (see clock bindings for details).


Optional properties:
- amd,read-mode-quirk	: To keep the SPI clock cycle aligned with the data bit
			  number, set the SPI registers(0x40-0x43,0x14,0x15) with
			  the same address value that that device is not used,
			  e.g. 0x39 for the IMU device (icm42600) from InvenSense.

Example:

	spi@102dc8000 {
                compatible = "amd,amdi0061-spi";
                reg = <0x1 0x02dc8000 0 0x1000>;
                spi-controller;
                interrupt-parent = <&gic>;
                interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&spiclk_100mhz>;
                clock-names = "spi_clk";

                spidev: spidev@0 {
                        status="ok";
                        compatible = "amd,cvip-spi-dev";
                        reg = <0>;
                        spi-max-frequency = <1000000>;
                };
        };
