// Seed: 505803409
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  always @(posedge 1'b0) begin
    id_1 = id_2;
  end
  logic id_4;
  type_10 id_5 (
      .id_0(1),
      .id_1(""),
      .id_2(id_1 & id_4),
      .id_3(1)
  );
  logic id_6 = id_4;
  logic id_7;
endmodule
