//  ----------------------------------------------------------------------
//  File Name   : GenCFold/gp_dmac_reg_arcs.h
//  Description : C header file generated by Python script.
//  Script Ver  £ºLS.AUTO_REG.2024.03.01
//  Create Time : 2024-06-20 11:17:02
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __GP_DMAC_REGFILE_H__
#define __GP_DMAC_REGFILE_H__

#include <stdint.h>

#define GP_DMAC_DMA_CH0_CTRL_OFFSET                 0x000
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_HS_SEL_CH0_Pos    28
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_HS_SEL_CH0_Msk    0xf0000000
#define GP_DMAC_DMA_CH0_CTRL_CFG_SGEN_CH0_Pos       27
#define GP_DMAC_DMA_CH0_CTRL_CFG_SGEN_CH0_Msk       0x8000000
#define GP_DMAC_DMA_CH0_CTRL_CFG_DSEN_CH0_Pos       26
#define GP_DMAC_DMA_CH0_CTRL_CFG_DSEN_CH0_Msk       0x4000000
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_PRIO_CH0_Pos    24
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_PRIO_CH0_Msk    0x3000000
#define GP_DMAC_DMA_CH0_CTRL_CFG_M2P_PRE_FETCH_EN_CH0_Pos    23
#define GP_DMAC_DMA_CH0_CTRL_CFG_M2P_PRE_FETCH_EN_CH0_Msk    0x800000
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_CG_FORCE_ON_CH0_Pos    22
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_CG_FORCE_ON_CH0_Msk    0x400000
#define GP_DMAC_DMA_CH0_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH0_Pos    21
#define GP_DMAC_DMA_CH0_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH0_Msk    0x200000
#define GP_DMAC_DMA_CH0_CTRL_CFG_BLOCK_FINISH_MASK_CH0_Pos    20
#define GP_DMAC_DMA_CH0_CTRL_CFG_BLOCK_FINISH_MASK_CH0_Msk    0x100000
#define GP_DMAC_DMA_CH0_CTRL_CFG_READ_DONE_ACK_EN_CH0_Pos    19
#define GP_DMAC_DMA_CH0_CTRL_CFG_READ_DONE_ACK_EN_CH0_Msk    0x80000
#define GP_DMAC_DMA_CH0_CTRL_CFG_FLOW_CTRL_CH0_Pos    18
#define GP_DMAC_DMA_CH0_CTRL_CFG_FLOW_CTRL_CH0_Msk    0x40000
#define GP_DMAC_DMA_CH0_CTRL_CFG_DST_BURST_LEN_CH0_Pos    16
#define GP_DMAC_DMA_CH0_CTRL_CFG_DST_BURST_LEN_CH0_Msk    0x30000
#define GP_DMAC_DMA_CH0_CTRL_CFG_SRC_BURST_LEN_CH0_Pos    14
#define GP_DMAC_DMA_CH0_CTRL_CFG_SRC_BURST_LEN_CH0_Msk    0xc000
#define GP_DMAC_DMA_CH0_CTRL_CFG_DMA_AUTO_TFR_CH0_Pos    13
#define GP_DMAC_DMA_CH0_CTRL_CFG_DMA_AUTO_TFR_CH0_Msk    0x2000
#define GP_DMAC_DMA_CH0_CTRL_CFG_DST_PIPO_CH0_Pos    12
#define GP_DMAC_DMA_CH0_CTRL_CFG_DST_PIPO_CH0_Msk    0x1000
#define GP_DMAC_DMA_CH0_CTRL_CFG_SRC_PIPO_CH0_Pos    11
#define GP_DMAC_DMA_CH0_CTRL_CFG_SRC_PIPO_CH0_Msk    0x800
#define GP_DMAC_DMA_CH0_CTRL_CFG_DST_INC_CH0_Pos    10
#define GP_DMAC_DMA_CH0_CTRL_CFG_DST_INC_CH0_Msk    0x400
#define GP_DMAC_DMA_CH0_CTRL_CFG_SRC_INC_CH0_Pos    9
#define GP_DMAC_DMA_CH0_CTRL_CFG_SRC_INC_CH0_Msk    0x200
#define GP_DMAC_DMA_CH0_CTRL_CFG_AHB_LOCK_CH0_Pos    8
#define GP_DMAC_DMA_CH0_CTRL_CFG_AHB_LOCK_CH0_Msk    0x100
#define GP_DMAC_DMA_CH0_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH0_Pos    6
#define GP_DMAC_DMA_CH0_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH0_Msk    0xc0
#define GP_DMAC_DMA_CH0_CTRL_CFG_TFR_MODE_CH0_Pos    4
#define GP_DMAC_DMA_CH0_CTRL_CFG_TFR_MODE_CH0_Msk    0x30
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_STOP_MODE_CH0_Pos    3
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_STOP_MODE_CH0_Msk    0x8
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_STOP_CH0_Pos    2
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_STOP_CH0_Msk    0x4
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_START_CH0_Pos    1
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_START_CH0_Msk    0x2
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_EN_CH0_Pos      0
#define GP_DMAC_DMA_CH0_CTRL_CFG_CH_EN_CH0_Msk      0x1

#define GP_DMAC_DMA_CH1_CTRL_OFFSET                 0x004
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_HS_SEL_CH1_Pos    28
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_HS_SEL_CH1_Msk    0xf0000000
#define GP_DMAC_DMA_CH1_CTRL_CFG_SGEN_CH1_Pos       27
#define GP_DMAC_DMA_CH1_CTRL_CFG_SGEN_CH1_Msk       0x8000000
#define GP_DMAC_DMA_CH1_CTRL_CFG_DSEN_CH1_Pos       26
#define GP_DMAC_DMA_CH1_CTRL_CFG_DSEN_CH1_Msk       0x4000000
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_PRIO_CH1_Pos    24
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_PRIO_CH1_Msk    0x3000000
#define GP_DMAC_DMA_CH1_CTRL_CFG_M2P_PRE_FETCH_EN_CH1_Pos    23
#define GP_DMAC_DMA_CH1_CTRL_CFG_M2P_PRE_FETCH_EN_CH1_Msk    0x800000
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_CG_FORCE_ON_CH1_Pos    22
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_CG_FORCE_ON_CH1_Msk    0x400000
#define GP_DMAC_DMA_CH1_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH1_Pos    21
#define GP_DMAC_DMA_CH1_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH1_Msk    0x200000
#define GP_DMAC_DMA_CH1_CTRL_CFG_BLOCK_FINISH_MASK_CH1_Pos    20
#define GP_DMAC_DMA_CH1_CTRL_CFG_BLOCK_FINISH_MASK_CH1_Msk    0x100000
#define GP_DMAC_DMA_CH1_CTRL_CFG_READ_DONE_ACK_EN_CH1_Pos    19
#define GP_DMAC_DMA_CH1_CTRL_CFG_READ_DONE_ACK_EN_CH1_Msk    0x80000
#define GP_DMAC_DMA_CH1_CTRL_CFG_FLOW_CTRL_CH1_Pos    18
#define GP_DMAC_DMA_CH1_CTRL_CFG_FLOW_CTRL_CH1_Msk    0x40000
#define GP_DMAC_DMA_CH1_CTRL_CFG_DST_BURST_LEN_CH1_Pos    16
#define GP_DMAC_DMA_CH1_CTRL_CFG_DST_BURST_LEN_CH1_Msk    0x30000
#define GP_DMAC_DMA_CH1_CTRL_CFG_SRC_BURST_LEN_CH1_Pos    14
#define GP_DMAC_DMA_CH1_CTRL_CFG_SRC_BURST_LEN_CH1_Msk    0xc000
#define GP_DMAC_DMA_CH1_CTRL_CFG_DMA_AUTO_TFR_CH1_Pos    13
#define GP_DMAC_DMA_CH1_CTRL_CFG_DMA_AUTO_TFR_CH1_Msk    0x2000
#define GP_DMAC_DMA_CH1_CTRL_CFG_DST_PIPO_CH1_Pos    12
#define GP_DMAC_DMA_CH1_CTRL_CFG_DST_PIPO_CH1_Msk    0x1000
#define GP_DMAC_DMA_CH1_CTRL_CFG_SRC_PIPO_CH1_Pos    11
#define GP_DMAC_DMA_CH1_CTRL_CFG_SRC_PIPO_CH1_Msk    0x800
#define GP_DMAC_DMA_CH1_CTRL_CFG_DST_INC_CH1_Pos    10
#define GP_DMAC_DMA_CH1_CTRL_CFG_DST_INC_CH1_Msk    0x400
#define GP_DMAC_DMA_CH1_CTRL_CFG_SRC_INC_CH1_Pos    9
#define GP_DMAC_DMA_CH1_CTRL_CFG_SRC_INC_CH1_Msk    0x200
#define GP_DMAC_DMA_CH1_CTRL_CFG_AHB_LOCK_CH1_Pos    8
#define GP_DMAC_DMA_CH1_CTRL_CFG_AHB_LOCK_CH1_Msk    0x100
#define GP_DMAC_DMA_CH1_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH1_Pos    6
#define GP_DMAC_DMA_CH1_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH1_Msk    0xc0
#define GP_DMAC_DMA_CH1_CTRL_CFG_TFR_MODE_CH1_Pos    4
#define GP_DMAC_DMA_CH1_CTRL_CFG_TFR_MODE_CH1_Msk    0x30
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_STOP_MODE_CH1_Pos    3
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_STOP_MODE_CH1_Msk    0x8
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_STOP_CH1_Pos    2
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_STOP_CH1_Msk    0x4
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_START_CH1_Pos    1
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_START_CH1_Msk    0x2
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_EN_CH1_Pos      0
#define GP_DMAC_DMA_CH1_CTRL_CFG_CH_EN_CH1_Msk      0x1

#define GP_DMAC_DMA_CH2_CTRL_OFFSET                 0x008
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_HS_SEL_CH2_Pos    28
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_HS_SEL_CH2_Msk    0xf0000000
#define GP_DMAC_DMA_CH2_CTRL_CFG_SGEN_CH2_Pos       27
#define GP_DMAC_DMA_CH2_CTRL_CFG_SGEN_CH2_Msk       0x8000000
#define GP_DMAC_DMA_CH2_CTRL_CFG_DSEN_CH2_Pos       26
#define GP_DMAC_DMA_CH2_CTRL_CFG_DSEN_CH2_Msk       0x4000000
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_PRIO_CH2_Pos    24
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_PRIO_CH2_Msk    0x3000000
#define GP_DMAC_DMA_CH2_CTRL_CFG_M2P_PRE_FETCH_EN_CH2_Pos    23
#define GP_DMAC_DMA_CH2_CTRL_CFG_M2P_PRE_FETCH_EN_CH2_Msk    0x800000
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_CG_FORCE_ON_CH2_Pos    22
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_CG_FORCE_ON_CH2_Msk    0x400000
#define GP_DMAC_DMA_CH2_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH2_Pos    21
#define GP_DMAC_DMA_CH2_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH2_Msk    0x200000
#define GP_DMAC_DMA_CH2_CTRL_CFG_BLOCK_FINISH_MASK_CH2_Pos    20
#define GP_DMAC_DMA_CH2_CTRL_CFG_BLOCK_FINISH_MASK_CH2_Msk    0x100000
#define GP_DMAC_DMA_CH2_CTRL_CFG_READ_DONE_ACK_EN_CH2_Pos    19
#define GP_DMAC_DMA_CH2_CTRL_CFG_READ_DONE_ACK_EN_CH2_Msk    0x80000
#define GP_DMAC_DMA_CH2_CTRL_CFG_FLOW_CTRL_CH2_Pos    18
#define GP_DMAC_DMA_CH2_CTRL_CFG_FLOW_CTRL_CH2_Msk    0x40000
#define GP_DMAC_DMA_CH2_CTRL_CFG_DST_BURST_LEN_CH2_Pos    16
#define GP_DMAC_DMA_CH2_CTRL_CFG_DST_BURST_LEN_CH2_Msk    0x30000
#define GP_DMAC_DMA_CH2_CTRL_CFG_SRC_BURST_LEN_CH2_Pos    14
#define GP_DMAC_DMA_CH2_CTRL_CFG_SRC_BURST_LEN_CH2_Msk    0xc000
#define GP_DMAC_DMA_CH2_CTRL_CFG_DMA_AUTO_TFR_CH2_Pos    13
#define GP_DMAC_DMA_CH2_CTRL_CFG_DMA_AUTO_TFR_CH2_Msk    0x2000
#define GP_DMAC_DMA_CH2_CTRL_CFG_DST_PIPO_CH2_Pos    12
#define GP_DMAC_DMA_CH2_CTRL_CFG_DST_PIPO_CH2_Msk    0x1000
#define GP_DMAC_DMA_CH2_CTRL_CFG_SRC_PIPO_CH2_Pos    11
#define GP_DMAC_DMA_CH2_CTRL_CFG_SRC_PIPO_CH2_Msk    0x800
#define GP_DMAC_DMA_CH2_CTRL_CFG_DST_INC_CH2_Pos    10
#define GP_DMAC_DMA_CH2_CTRL_CFG_DST_INC_CH2_Msk    0x400
#define GP_DMAC_DMA_CH2_CTRL_CFG_SRC_INC_CH2_Pos    9
#define GP_DMAC_DMA_CH2_CTRL_CFG_SRC_INC_CH2_Msk    0x200
#define GP_DMAC_DMA_CH2_CTRL_CFG_AHB_LOCK_CH2_Pos    8
#define GP_DMAC_DMA_CH2_CTRL_CFG_AHB_LOCK_CH2_Msk    0x100
#define GP_DMAC_DMA_CH2_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH2_Pos    6
#define GP_DMAC_DMA_CH2_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH2_Msk    0xc0
#define GP_DMAC_DMA_CH2_CTRL_CFG_TFR_MODE_CH2_Pos    4
#define GP_DMAC_DMA_CH2_CTRL_CFG_TFR_MODE_CH2_Msk    0x30
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_STOP_MODE_CH2_Pos    3
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_STOP_MODE_CH2_Msk    0x8
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_STOP_CH2_Pos    2
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_STOP_CH2_Msk    0x4
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_START_CH2_Pos    1
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_START_CH2_Msk    0x2
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_EN_CH2_Pos      0
#define GP_DMAC_DMA_CH2_CTRL_CFG_CH_EN_CH2_Msk      0x1

#define GP_DMAC_DMA_CH3_CTRL_OFFSET                 0x00C
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_HS_SEL_CH3_Pos    28
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_HS_SEL_CH3_Msk    0xf0000000
#define GP_DMAC_DMA_CH3_CTRL_CFG_SGEN_CH3_Pos       27
#define GP_DMAC_DMA_CH3_CTRL_CFG_SGEN_CH3_Msk       0x8000000
#define GP_DMAC_DMA_CH3_CTRL_CFG_DSEN_CH3_Pos       26
#define GP_DMAC_DMA_CH3_CTRL_CFG_DSEN_CH3_Msk       0x4000000
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_PRIO_CH3_Pos    24
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_PRIO_CH3_Msk    0x3000000
#define GP_DMAC_DMA_CH3_CTRL_CFG_M2P_PRE_FETCH_EN_CH3_Pos    23
#define GP_DMAC_DMA_CH3_CTRL_CFG_M2P_PRE_FETCH_EN_CH3_Msk    0x800000
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_CG_FORCE_ON_CH3_Pos    22
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_CG_FORCE_ON_CH3_Msk    0x400000
#define GP_DMAC_DMA_CH3_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH3_Pos    21
#define GP_DMAC_DMA_CH3_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH3_Msk    0x200000
#define GP_DMAC_DMA_CH3_CTRL_CFG_BLOCK_FINISH_MASK_CH3_Pos    20
#define GP_DMAC_DMA_CH3_CTRL_CFG_BLOCK_FINISH_MASK_CH3_Msk    0x100000
#define GP_DMAC_DMA_CH3_CTRL_CFG_READ_DONE_ACK_EN_CH3_Pos    19
#define GP_DMAC_DMA_CH3_CTRL_CFG_READ_DONE_ACK_EN_CH3_Msk    0x80000
#define GP_DMAC_DMA_CH3_CTRL_CFG_FLOW_CTRL_CH3_Pos    18
#define GP_DMAC_DMA_CH3_CTRL_CFG_FLOW_CTRL_CH3_Msk    0x40000
#define GP_DMAC_DMA_CH3_CTRL_CFG_DST_BURST_LEN_CH3_Pos    16
#define GP_DMAC_DMA_CH3_CTRL_CFG_DST_BURST_LEN_CH3_Msk    0x30000
#define GP_DMAC_DMA_CH3_CTRL_CFG_SRC_BURST_LEN_CH3_Pos    14
#define GP_DMAC_DMA_CH3_CTRL_CFG_SRC_BURST_LEN_CH3_Msk    0xc000
#define GP_DMAC_DMA_CH3_CTRL_CFG_DMA_AUTO_TFR_CH3_Pos    13
#define GP_DMAC_DMA_CH3_CTRL_CFG_DMA_AUTO_TFR_CH3_Msk    0x2000
#define GP_DMAC_DMA_CH3_CTRL_CFG_DST_PIPO_CH3_Pos    12
#define GP_DMAC_DMA_CH3_CTRL_CFG_DST_PIPO_CH3_Msk    0x1000
#define GP_DMAC_DMA_CH3_CTRL_CFG_SRC_PIPO_CH3_Pos    11
#define GP_DMAC_DMA_CH3_CTRL_CFG_SRC_PIPO_CH3_Msk    0x800
#define GP_DMAC_DMA_CH3_CTRL_CFG_DST_INC_CH3_Pos    10
#define GP_DMAC_DMA_CH3_CTRL_CFG_DST_INC_CH3_Msk    0x400
#define GP_DMAC_DMA_CH3_CTRL_CFG_SRC_INC_CH3_Pos    9
#define GP_DMAC_DMA_CH3_CTRL_CFG_SRC_INC_CH3_Msk    0x200
#define GP_DMAC_DMA_CH3_CTRL_CFG_AHB_LOCK_CH3_Pos    8
#define GP_DMAC_DMA_CH3_CTRL_CFG_AHB_LOCK_CH3_Msk    0x100
#define GP_DMAC_DMA_CH3_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH3_Pos    6
#define GP_DMAC_DMA_CH3_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH3_Msk    0xc0
#define GP_DMAC_DMA_CH3_CTRL_CFG_TFR_MODE_CH3_Pos    4
#define GP_DMAC_DMA_CH3_CTRL_CFG_TFR_MODE_CH3_Msk    0x30
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_STOP_MODE_CH3_Pos    3
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_STOP_MODE_CH3_Msk    0x8
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_STOP_CH3_Pos    2
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_STOP_CH3_Msk    0x4
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_START_CH3_Pos    1
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_START_CH3_Msk    0x2
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_EN_CH3_Pos      0
#define GP_DMAC_DMA_CH3_CTRL_CFG_CH_EN_CH3_Msk      0x1

#define GP_DMAC_DMA_CH4_CTRL_OFFSET                 0x010
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_HS_SEL_CH4_Pos    28
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_HS_SEL_CH4_Msk    0xf0000000
#define GP_DMAC_DMA_CH4_CTRL_CFG_SGEN_CH4_Pos       27
#define GP_DMAC_DMA_CH4_CTRL_CFG_SGEN_CH4_Msk       0x8000000
#define GP_DMAC_DMA_CH4_CTRL_CFG_DSEN_CH4_Pos       26
#define GP_DMAC_DMA_CH4_CTRL_CFG_DSEN_CH4_Msk       0x4000000
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_PRIO_CH4_Pos    24
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_PRIO_CH4_Msk    0x3000000
#define GP_DMAC_DMA_CH4_CTRL_CFG_M2P_PRE_FETCH_EN_CH4_Pos    23
#define GP_DMAC_DMA_CH4_CTRL_CFG_M2P_PRE_FETCH_EN_CH4_Msk    0x800000
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_CG_FORCE_ON_CH4_Pos    22
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_CG_FORCE_ON_CH4_Msk    0x400000
#define GP_DMAC_DMA_CH4_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH4_Pos    21
#define GP_DMAC_DMA_CH4_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH4_Msk    0x200000
#define GP_DMAC_DMA_CH4_CTRL_CFG_BLOCK_FINISH_MASK_CH4_Pos    20
#define GP_DMAC_DMA_CH4_CTRL_CFG_BLOCK_FINISH_MASK_CH4_Msk    0x100000
#define GP_DMAC_DMA_CH4_CTRL_CFG_READ_DONE_ACK_EN_CH4_Pos    19
#define GP_DMAC_DMA_CH4_CTRL_CFG_READ_DONE_ACK_EN_CH4_Msk    0x80000
#define GP_DMAC_DMA_CH4_CTRL_CFG_FLOW_CTRL_CH4_Pos    18
#define GP_DMAC_DMA_CH4_CTRL_CFG_FLOW_CTRL_CH4_Msk    0x40000
#define GP_DMAC_DMA_CH4_CTRL_CFG_DST_BURST_LEN_CH4_Pos    16
#define GP_DMAC_DMA_CH4_CTRL_CFG_DST_BURST_LEN_CH4_Msk    0x30000
#define GP_DMAC_DMA_CH4_CTRL_CFG_SRC_BURST_LEN_CH4_Pos    14
#define GP_DMAC_DMA_CH4_CTRL_CFG_SRC_BURST_LEN_CH4_Msk    0xc000
#define GP_DMAC_DMA_CH4_CTRL_CFG_DMA_AUTO_TFR_CH4_Pos    13
#define GP_DMAC_DMA_CH4_CTRL_CFG_DMA_AUTO_TFR_CH4_Msk    0x2000
#define GP_DMAC_DMA_CH4_CTRL_CFG_DST_PIPO_CH4_Pos    12
#define GP_DMAC_DMA_CH4_CTRL_CFG_DST_PIPO_CH4_Msk    0x1000
#define GP_DMAC_DMA_CH4_CTRL_CFG_SRC_PIPO_CH4_Pos    11
#define GP_DMAC_DMA_CH4_CTRL_CFG_SRC_PIPO_CH4_Msk    0x800
#define GP_DMAC_DMA_CH4_CTRL_CFG_DST_INC_CH4_Pos    10
#define GP_DMAC_DMA_CH4_CTRL_CFG_DST_INC_CH4_Msk    0x400
#define GP_DMAC_DMA_CH4_CTRL_CFG_SRC_INC_CH4_Pos    9
#define GP_DMAC_DMA_CH4_CTRL_CFG_SRC_INC_CH4_Msk    0x200
#define GP_DMAC_DMA_CH4_CTRL_CFG_AHB_LOCK_CH4_Pos    8
#define GP_DMAC_DMA_CH4_CTRL_CFG_AHB_LOCK_CH4_Msk    0x100
#define GP_DMAC_DMA_CH4_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH4_Pos    6
#define GP_DMAC_DMA_CH4_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH4_Msk    0xc0
#define GP_DMAC_DMA_CH4_CTRL_CFG_TFR_MODE_CH4_Pos    4
#define GP_DMAC_DMA_CH4_CTRL_CFG_TFR_MODE_CH4_Msk    0x30
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_STOP_MODE_CH4_Pos    3
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_STOP_MODE_CH4_Msk    0x8
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_STOP_CH4_Pos    2
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_STOP_CH4_Msk    0x4
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_START_CH4_Pos    1
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_START_CH4_Msk    0x2
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_EN_CH4_Pos      0
#define GP_DMAC_DMA_CH4_CTRL_CFG_CH_EN_CH4_Msk      0x1

#define GP_DMAC_DMA_CH5_CTRL_OFFSET                 0x014
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_HS_SEL_CH5_Pos    28
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_HS_SEL_CH5_Msk    0xf0000000
#define GP_DMAC_DMA_CH5_CTRL_CFG_SGEN_CH5_Pos       27
#define GP_DMAC_DMA_CH5_CTRL_CFG_SGEN_CH5_Msk       0x8000000
#define GP_DMAC_DMA_CH5_CTRL_CFG_DSEN_CH5_Pos       26
#define GP_DMAC_DMA_CH5_CTRL_CFG_DSEN_CH5_Msk       0x4000000
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_PRIO_CH5_Pos    24
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_PRIO_CH5_Msk    0x3000000
#define GP_DMAC_DMA_CH5_CTRL_CFG_M2P_PRE_FETCH_EN_CH5_Pos    23
#define GP_DMAC_DMA_CH5_CTRL_CFG_M2P_PRE_FETCH_EN_CH5_Msk    0x800000
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_CG_FORCE_ON_CH5_Pos    22
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_CG_FORCE_ON_CH5_Msk    0x400000
#define GP_DMAC_DMA_CH5_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH5_Pos    21
#define GP_DMAC_DMA_CH5_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH5_Msk    0x200000
#define GP_DMAC_DMA_CH5_CTRL_CFG_BLOCK_FINISH_MASK_CH5_Pos    20
#define GP_DMAC_DMA_CH5_CTRL_CFG_BLOCK_FINISH_MASK_CH5_Msk    0x100000
#define GP_DMAC_DMA_CH5_CTRL_CFG_READ_DONE_ACK_EN_CH5_Pos    19
#define GP_DMAC_DMA_CH5_CTRL_CFG_READ_DONE_ACK_EN_CH5_Msk    0x80000
#define GP_DMAC_DMA_CH5_CTRL_CFG_FLOW_CTRL_CH5_Pos    18
#define GP_DMAC_DMA_CH5_CTRL_CFG_FLOW_CTRL_CH5_Msk    0x40000
#define GP_DMAC_DMA_CH5_CTRL_CFG_DST_BURST_LEN_CH5_Pos    16
#define GP_DMAC_DMA_CH5_CTRL_CFG_DST_BURST_LEN_CH5_Msk    0x30000
#define GP_DMAC_DMA_CH5_CTRL_CFG_SRC_BURST_LEN_CH5_Pos    14
#define GP_DMAC_DMA_CH5_CTRL_CFG_SRC_BURST_LEN_CH5_Msk    0xc000
#define GP_DMAC_DMA_CH5_CTRL_CFG_DMA_AUTO_TFR_CH5_Pos    13
#define GP_DMAC_DMA_CH5_CTRL_CFG_DMA_AUTO_TFR_CH5_Msk    0x2000
#define GP_DMAC_DMA_CH5_CTRL_CFG_DST_PIPO_CH5_Pos    12
#define GP_DMAC_DMA_CH5_CTRL_CFG_DST_PIPO_CH5_Msk    0x1000
#define GP_DMAC_DMA_CH5_CTRL_CFG_SRC_PIPO_CH5_Pos    11
#define GP_DMAC_DMA_CH5_CTRL_CFG_SRC_PIPO_CH5_Msk    0x800
#define GP_DMAC_DMA_CH5_CTRL_CFG_DST_INC_CH5_Pos    10
#define GP_DMAC_DMA_CH5_CTRL_CFG_DST_INC_CH5_Msk    0x400
#define GP_DMAC_DMA_CH5_CTRL_CFG_SRC_INC_CH5_Pos    9
#define GP_DMAC_DMA_CH5_CTRL_CFG_SRC_INC_CH5_Msk    0x200
#define GP_DMAC_DMA_CH5_CTRL_CFG_AHB_LOCK_CH5_Pos    8
#define GP_DMAC_DMA_CH5_CTRL_CFG_AHB_LOCK_CH5_Msk    0x100
#define GP_DMAC_DMA_CH5_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH5_Pos    6
#define GP_DMAC_DMA_CH5_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH5_Msk    0xc0
#define GP_DMAC_DMA_CH5_CTRL_CFG_TFR_MODE_CH5_Pos    4
#define GP_DMAC_DMA_CH5_CTRL_CFG_TFR_MODE_CH5_Msk    0x30
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_STOP_MODE_CH5_Pos    3
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_STOP_MODE_CH5_Msk    0x8
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_STOP_CH5_Pos    2
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_STOP_CH5_Msk    0x4
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_START_CH5_Pos    1
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_START_CH5_Msk    0x2
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_EN_CH5_Pos      0
#define GP_DMAC_DMA_CH5_CTRL_CFG_CH_EN_CH5_Msk      0x1

#define GP_DMAC_DMA_CH6_CTRL_OFFSET                 0x018
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_HS_SEL_CH6_Pos    28
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_HS_SEL_CH6_Msk    0xf0000000
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_PRIO_CH6_Pos    24
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_PRIO_CH6_Msk    0x3000000
#define GP_DMAC_DMA_CH6_CTRL_CFG_M2P_PRE_FETCH_EN_CH6_Pos    23
#define GP_DMAC_DMA_CH6_CTRL_CFG_M2P_PRE_FETCH_EN_CH6_Msk    0x800000
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_CG_FORCE_ON_CH6_Pos    22
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_CG_FORCE_ON_CH6_Msk    0x400000
#define GP_DMAC_DMA_CH6_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH6_Pos    21
#define GP_DMAC_DMA_CH6_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH6_Msk    0x200000
#define GP_DMAC_DMA_CH6_CTRL_CFG_BLOCK_FINISH_MASK_CH6_Pos    20
#define GP_DMAC_DMA_CH6_CTRL_CFG_BLOCK_FINISH_MASK_CH6_Msk    0x100000
#define GP_DMAC_DMA_CH6_CTRL_CFG_READ_DONE_ACK_EN_CH6_Pos    19
#define GP_DMAC_DMA_CH6_CTRL_CFG_READ_DONE_ACK_EN_CH6_Msk    0x80000
#define GP_DMAC_DMA_CH6_CTRL_CFG_FLOW_CTRL_CH6_Pos    18
#define GP_DMAC_DMA_CH6_CTRL_CFG_FLOW_CTRL_CH6_Msk    0x40000
#define GP_DMAC_DMA_CH6_CTRL_CFG_DST_BURST_LEN_CH6_Pos    16
#define GP_DMAC_DMA_CH6_CTRL_CFG_DST_BURST_LEN_CH6_Msk    0x30000
#define GP_DMAC_DMA_CH6_CTRL_CFG_SRC_BURST_LEN_CH6_Pos    14
#define GP_DMAC_DMA_CH6_CTRL_CFG_SRC_BURST_LEN_CH6_Msk    0xc000
#define GP_DMAC_DMA_CH6_CTRL_CFG_DMA_AUTO_TFR_CH6_Pos    13
#define GP_DMAC_DMA_CH6_CTRL_CFG_DMA_AUTO_TFR_CH6_Msk    0x2000
#define GP_DMAC_DMA_CH6_CTRL_CFG_DST_PIPO_CH6_Pos    12
#define GP_DMAC_DMA_CH6_CTRL_CFG_DST_PIPO_CH6_Msk    0x1000
#define GP_DMAC_DMA_CH6_CTRL_CFG_SRC_PIPO_CH6_Pos    11
#define GP_DMAC_DMA_CH6_CTRL_CFG_SRC_PIPO_CH6_Msk    0x800
#define GP_DMAC_DMA_CH6_CTRL_CFG_DST_INC_CH6_Pos    10
#define GP_DMAC_DMA_CH6_CTRL_CFG_DST_INC_CH6_Msk    0x400
#define GP_DMAC_DMA_CH6_CTRL_CFG_SRC_INC_CH6_Pos    9
#define GP_DMAC_DMA_CH6_CTRL_CFG_SRC_INC_CH6_Msk    0x200
#define GP_DMAC_DMA_CH6_CTRL_CFG_AHB_LOCK_CH6_Pos    8
#define GP_DMAC_DMA_CH6_CTRL_CFG_AHB_LOCK_CH6_Msk    0x100
#define GP_DMAC_DMA_CH6_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH6_Pos    6
#define GP_DMAC_DMA_CH6_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH6_Msk    0xc0
#define GP_DMAC_DMA_CH6_CTRL_CFG_TFR_MODE_CH6_Pos    4
#define GP_DMAC_DMA_CH6_CTRL_CFG_TFR_MODE_CH6_Msk    0x30
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_STOP_MODE_CH6_Pos    3
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_STOP_MODE_CH6_Msk    0x8
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_STOP_CH6_Pos    2
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_STOP_CH6_Msk    0x4
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_START_CH6_Pos    1
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_START_CH6_Msk    0x2
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_EN_CH6_Pos      0
#define GP_DMAC_DMA_CH6_CTRL_CFG_CH_EN_CH6_Msk      0x1

#define GP_DMAC_DMA_CH7_CTRL_OFFSET                 0x01C
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_HS_SEL_CH7_Pos    28
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_HS_SEL_CH7_Msk    0xf0000000
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_PRIO_CH7_Pos    24
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_PRIO_CH7_Msk    0x3000000
#define GP_DMAC_DMA_CH7_CTRL_CFG_M2P_PRE_FETCH_EN_CH7_Pos    23
#define GP_DMAC_DMA_CH7_CTRL_CFG_M2P_PRE_FETCH_EN_CH7_Msk    0x800000
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_CG_FORCE_ON_CH7_Pos    22
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_CG_FORCE_ON_CH7_Msk    0x400000
#define GP_DMAC_DMA_CH7_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH7_Pos    21
#define GP_DMAC_DMA_CH7_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH7_Msk    0x200000
#define GP_DMAC_DMA_CH7_CTRL_CFG_BLOCK_FINISH_MASK_CH7_Pos    20
#define GP_DMAC_DMA_CH7_CTRL_CFG_BLOCK_FINISH_MASK_CH7_Msk    0x100000
#define GP_DMAC_DMA_CH7_CTRL_CFG_READ_DONE_ACK_EN_CH7_Pos    19
#define GP_DMAC_DMA_CH7_CTRL_CFG_READ_DONE_ACK_EN_CH7_Msk    0x80000
#define GP_DMAC_DMA_CH7_CTRL_CFG_FLOW_CTRL_CH7_Pos    18
#define GP_DMAC_DMA_CH7_CTRL_CFG_FLOW_CTRL_CH7_Msk    0x40000
#define GP_DMAC_DMA_CH7_CTRL_CFG_DST_BURST_LEN_CH7_Pos    16
#define GP_DMAC_DMA_CH7_CTRL_CFG_DST_BURST_LEN_CH7_Msk    0x30000
#define GP_DMAC_DMA_CH7_CTRL_CFG_SRC_BURST_LEN_CH7_Pos    14
#define GP_DMAC_DMA_CH7_CTRL_CFG_SRC_BURST_LEN_CH7_Msk    0xc000
#define GP_DMAC_DMA_CH7_CTRL_CFG_DMA_AUTO_TFR_CH7_Pos    13
#define GP_DMAC_DMA_CH7_CTRL_CFG_DMA_AUTO_TFR_CH7_Msk    0x2000
#define GP_DMAC_DMA_CH7_CTRL_CFG_DST_PIPO_CH7_Pos    12
#define GP_DMAC_DMA_CH7_CTRL_CFG_DST_PIPO_CH7_Msk    0x1000
#define GP_DMAC_DMA_CH7_CTRL_CFG_SRC_PIPO_CH7_Pos    11
#define GP_DMAC_DMA_CH7_CTRL_CFG_SRC_PIPO_CH7_Msk    0x800
#define GP_DMAC_DMA_CH7_CTRL_CFG_DST_INC_CH7_Pos    10
#define GP_DMAC_DMA_CH7_CTRL_CFG_DST_INC_CH7_Msk    0x400
#define GP_DMAC_DMA_CH7_CTRL_CFG_SRC_INC_CH7_Pos    9
#define GP_DMAC_DMA_CH7_CTRL_CFG_SRC_INC_CH7_Msk    0x200
#define GP_DMAC_DMA_CH7_CTRL_CFG_AHB_LOCK_CH7_Pos    8
#define GP_DMAC_DMA_CH7_CTRL_CFG_AHB_LOCK_CH7_Msk    0x100
#define GP_DMAC_DMA_CH7_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH7_Pos    6
#define GP_DMAC_DMA_CH7_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH7_Msk    0xc0
#define GP_DMAC_DMA_CH7_CTRL_CFG_TFR_MODE_CH7_Pos    4
#define GP_DMAC_DMA_CH7_CTRL_CFG_TFR_MODE_CH7_Msk    0x30
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_STOP_MODE_CH7_Pos    3
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_STOP_MODE_CH7_Msk    0x8
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_STOP_CH7_Pos    2
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_STOP_CH7_Msk    0x4
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_START_CH7_Pos    1
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_START_CH7_Msk    0x2
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_EN_CH7_Pos      0
#define GP_DMAC_DMA_CH7_CTRL_CFG_CH_EN_CH7_Msk      0x1

#define GP_DMAC_DMA_CH8_CTRL_OFFSET                 0x020
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_HS_SEL_CH8_Pos    28
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_HS_SEL_CH8_Msk    0xf0000000
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_PRIO_CH8_Pos    24
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_PRIO_CH8_Msk    0x3000000
#define GP_DMAC_DMA_CH8_CTRL_CFG_M2P_PRE_FETCH_EN_CH8_Pos    23
#define GP_DMAC_DMA_CH8_CTRL_CFG_M2P_PRE_FETCH_EN_CH8_Msk    0x800000
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_CG_FORCE_ON_CH8_Pos    22
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_CG_FORCE_ON_CH8_Msk    0x400000
#define GP_DMAC_DMA_CH8_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH8_Pos    21
#define GP_DMAC_DMA_CH8_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH8_Msk    0x200000
#define GP_DMAC_DMA_CH8_CTRL_CFG_BLOCK_FINISH_MASK_CH8_Pos    20
#define GP_DMAC_DMA_CH8_CTRL_CFG_BLOCK_FINISH_MASK_CH8_Msk    0x100000
#define GP_DMAC_DMA_CH8_CTRL_CFG_READ_DONE_ACK_EN_CH8_Pos    19
#define GP_DMAC_DMA_CH8_CTRL_CFG_READ_DONE_ACK_EN_CH8_Msk    0x80000
#define GP_DMAC_DMA_CH8_CTRL_CFG_FLOW_CTRL_CH8_Pos    18
#define GP_DMAC_DMA_CH8_CTRL_CFG_FLOW_CTRL_CH8_Msk    0x40000
#define GP_DMAC_DMA_CH8_CTRL_CFG_DST_BURST_LEN_CH8_Pos    16
#define GP_DMAC_DMA_CH8_CTRL_CFG_DST_BURST_LEN_CH8_Msk    0x30000
#define GP_DMAC_DMA_CH8_CTRL_CFG_SRC_BURST_LEN_CH8_Pos    14
#define GP_DMAC_DMA_CH8_CTRL_CFG_SRC_BURST_LEN_CH8_Msk    0xc000
#define GP_DMAC_DMA_CH8_CTRL_CFG_DMA_AUTO_TFR_CH8_Pos    13
#define GP_DMAC_DMA_CH8_CTRL_CFG_DMA_AUTO_TFR_CH8_Msk    0x2000
#define GP_DMAC_DMA_CH8_CTRL_CFG_DST_PIPO_CH8_Pos    12
#define GP_DMAC_DMA_CH8_CTRL_CFG_DST_PIPO_CH8_Msk    0x1000
#define GP_DMAC_DMA_CH8_CTRL_CFG_SRC_PIPO_CH8_Pos    11
#define GP_DMAC_DMA_CH8_CTRL_CFG_SRC_PIPO_CH8_Msk    0x800
#define GP_DMAC_DMA_CH8_CTRL_CFG_DST_INC_CH8_Pos    10
#define GP_DMAC_DMA_CH8_CTRL_CFG_DST_INC_CH8_Msk    0x400
#define GP_DMAC_DMA_CH8_CTRL_CFG_SRC_INC_CH8_Pos    9
#define GP_DMAC_DMA_CH8_CTRL_CFG_SRC_INC_CH8_Msk    0x200
#define GP_DMAC_DMA_CH8_CTRL_CFG_AHB_LOCK_CH8_Pos    8
#define GP_DMAC_DMA_CH8_CTRL_CFG_AHB_LOCK_CH8_Msk    0x100
#define GP_DMAC_DMA_CH8_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH8_Pos    6
#define GP_DMAC_DMA_CH8_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH8_Msk    0xc0
#define GP_DMAC_DMA_CH8_CTRL_CFG_TFR_MODE_CH8_Pos    4
#define GP_DMAC_DMA_CH8_CTRL_CFG_TFR_MODE_CH8_Msk    0x30
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_STOP_MODE_CH8_Pos    3
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_STOP_MODE_CH8_Msk    0x8
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_STOP_CH8_Pos    2
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_STOP_CH8_Msk    0x4
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_START_CH8_Pos    1
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_START_CH8_Msk    0x2
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_EN_CH8_Pos      0
#define GP_DMAC_DMA_CH8_CTRL_CFG_CH_EN_CH8_Msk      0x1

#define GP_DMAC_DMA_CH9_CTRL_OFFSET                 0x024
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_HS_SEL_CH9_Pos    28
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_HS_SEL_CH9_Msk    0xf0000000
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_PRIO_CH9_Pos    24
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_PRIO_CH9_Msk    0x3000000
#define GP_DMAC_DMA_CH9_CTRL_CFG_M2P_PRE_FETCH_EN_CH9_Pos    23
#define GP_DMAC_DMA_CH9_CTRL_CFG_M2P_PRE_FETCH_EN_CH9_Msk    0x800000
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_CG_FORCE_ON_CH9_Pos    22
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_CG_FORCE_ON_CH9_Msk    0x400000
#define GP_DMAC_DMA_CH9_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH9_Pos    21
#define GP_DMAC_DMA_CH9_CTRL_CFG_HALF_BLOCK_FINISH_MASK_CH9_Msk    0x200000
#define GP_DMAC_DMA_CH9_CTRL_CFG_BLOCK_FINISH_MASK_CH9_Pos    20
#define GP_DMAC_DMA_CH9_CTRL_CFG_BLOCK_FINISH_MASK_CH9_Msk    0x100000
#define GP_DMAC_DMA_CH9_CTRL_CFG_READ_DONE_ACK_EN_CH9_Pos    19
#define GP_DMAC_DMA_CH9_CTRL_CFG_READ_DONE_ACK_EN_CH9_Msk    0x80000
#define GP_DMAC_DMA_CH9_CTRL_CFG_FLOW_CTRL_CH9_Pos    18
#define GP_DMAC_DMA_CH9_CTRL_CFG_FLOW_CTRL_CH9_Msk    0x40000
#define GP_DMAC_DMA_CH9_CTRL_CFG_DST_BURST_LEN_CH9_Pos    16
#define GP_DMAC_DMA_CH9_CTRL_CFG_DST_BURST_LEN_CH9_Msk    0x30000
#define GP_DMAC_DMA_CH9_CTRL_CFG_SRC_BURST_LEN_CH9_Pos    14
#define GP_DMAC_DMA_CH9_CTRL_CFG_SRC_BURST_LEN_CH9_Msk    0xc000
#define GP_DMAC_DMA_CH9_CTRL_CFG_DMA_AUTO_TFR_CH9_Pos    13
#define GP_DMAC_DMA_CH9_CTRL_CFG_DMA_AUTO_TFR_CH9_Msk    0x2000
#define GP_DMAC_DMA_CH9_CTRL_CFG_DST_PIPO_CH9_Pos    12
#define GP_DMAC_DMA_CH9_CTRL_CFG_DST_PIPO_CH9_Msk    0x1000
#define GP_DMAC_DMA_CH9_CTRL_CFG_SRC_PIPO_CH9_Pos    11
#define GP_DMAC_DMA_CH9_CTRL_CFG_SRC_PIPO_CH9_Msk    0x800
#define GP_DMAC_DMA_CH9_CTRL_CFG_DST_INC_CH9_Pos    10
#define GP_DMAC_DMA_CH9_CTRL_CFG_DST_INC_CH9_Msk    0x400
#define GP_DMAC_DMA_CH9_CTRL_CFG_SRC_INC_CH9_Pos    9
#define GP_DMAC_DMA_CH9_CTRL_CFG_SRC_INC_CH9_Msk    0x200
#define GP_DMAC_DMA_CH9_CTRL_CFG_AHB_LOCK_CH9_Pos    8
#define GP_DMAC_DMA_CH9_CTRL_CFG_AHB_LOCK_CH9_Msk    0x100
#define GP_DMAC_DMA_CH9_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH9_Pos    6
#define GP_DMAC_DMA_CH9_CTRL_CFG_TRANS_SRC_BASE_UNIT_CH9_Msk    0xc0
#define GP_DMAC_DMA_CH9_CTRL_CFG_TFR_MODE_CH9_Pos    4
#define GP_DMAC_DMA_CH9_CTRL_CFG_TFR_MODE_CH9_Msk    0x30
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_STOP_MODE_CH9_Pos    3
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_STOP_MODE_CH9_Msk    0x8
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_STOP_CH9_Pos    2
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_STOP_CH9_Msk    0x4
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_START_CH9_Pos    1
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_START_CH9_Msk    0x2
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_EN_CH9_Pos      0
#define GP_DMAC_DMA_CH9_CTRL_CFG_CH_EN_CH9_Msk      0x1

#define GP_DMAC_DMA_INT_EN_OFFSET                   0x028
#define GP_DMAC_DMA_INT_EN_CFG_HALF_BLOCK_FINISH_INT_EN_Pos    4
#define GP_DMAC_DMA_INT_EN_CFG_HALF_BLOCK_FINISH_INT_EN_Msk    0x10
#define GP_DMAC_DMA_INT_EN_CFG_BLOCK_FINISH_INT_EN_Pos    0
#define GP_DMAC_DMA_INT_EN_CFG_BLOCK_FINISH_INT_EN_Msk    0x1

#define GP_DMAC_DMA_BLOCK_LEN_CH0_OFFSET            0x02C
#define GP_DMAC_DMA_BLOCK_LEN_CH0_CFG_BLOCK_LEN_CH0_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH0_CFG_BLOCK_LEN_CH0_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH1_OFFSET            0x030
#define GP_DMAC_DMA_BLOCK_LEN_CH1_CFG_BLOCK_LEN_CH1_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH1_CFG_BLOCK_LEN_CH1_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH2_OFFSET            0x034
#define GP_DMAC_DMA_BLOCK_LEN_CH2_CFG_BLOCK_LEN_CH2_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH2_CFG_BLOCK_LEN_CH2_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH3_OFFSET            0x038
#define GP_DMAC_DMA_BLOCK_LEN_CH3_CFG_BLOCK_LEN_CH3_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH3_CFG_BLOCK_LEN_CH3_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH4_OFFSET            0x03C
#define GP_DMAC_DMA_BLOCK_LEN_CH4_CFG_BLOCK_LEN_CH4_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH4_CFG_BLOCK_LEN_CH4_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH5_OFFSET            0x040
#define GP_DMAC_DMA_BLOCK_LEN_CH5_CFG_BLOCK_LEN_CH5_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH5_CFG_BLOCK_LEN_CH5_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH6_OFFSET            0x044
#define GP_DMAC_DMA_BLOCK_LEN_CH6_CFG_BLOCK_LEN_CH6_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH6_CFG_BLOCK_LEN_CH6_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH7_OFFSET            0x048
#define GP_DMAC_DMA_BLOCK_LEN_CH7_CFG_BLOCK_LEN_CH7_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH7_CFG_BLOCK_LEN_CH7_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH8_OFFSET            0x04C
#define GP_DMAC_DMA_BLOCK_LEN_CH8_CFG_BLOCK_LEN_CH8_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH8_CFG_BLOCK_LEN_CH8_Msk    0xfffff

#define GP_DMAC_DMA_BLOCK_LEN_CH9_OFFSET            0x050
#define GP_DMAC_DMA_BLOCK_LEN_CH9_CFG_BLOCK_LEN_CH9_Pos    0
#define GP_DMAC_DMA_BLOCK_LEN_CH9_CFG_BLOCK_LEN_CH9_Msk    0xfffff

#define GP_DMAC_DMA_SRC_ADDR0_CH0_OFFSET            0x054
#define GP_DMAC_DMA_SRC_ADDR0_CH0_CFG_SRC_ADDR0_CH0_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH0_CFG_SRC_ADDR0_CH0_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH0_OFFSET            0x058
#define GP_DMAC_DMA_SRC_ADDR1_CH0_CFG_SRC_ADDR1_CH0_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH0_CFG_SRC_ADDR1_CH0_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH0_OFFSET            0x05C
#define GP_DMAC_DMA_DST_ADDR0_CH0_CFG_DST_ADDR0_CH0_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH0_CFG_DST_ADDR0_CH0_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH0_OFFSET            0x060
#define GP_DMAC_DMA_DST_ADDR1_CH0_CFG_DST_ADDR1_CH0_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH0_CFG_DST_ADDR1_CH0_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH1_OFFSET            0x064
#define GP_DMAC_DMA_SRC_ADDR0_CH1_CFG_SRC_ADDR0_CH1_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH1_CFG_SRC_ADDR0_CH1_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH1_OFFSET            0x068
#define GP_DMAC_DMA_SRC_ADDR1_CH1_CFG_SRC_ADDR1_CH1_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH1_CFG_SRC_ADDR1_CH1_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH1_OFFSET            0x06C
#define GP_DMAC_DMA_DST_ADDR0_CH1_CFG_DST_ADDR0_CH1_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH1_CFG_DST_ADDR0_CH1_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH1_OFFSET            0x070
#define GP_DMAC_DMA_DST_ADDR1_CH1_CFG_DST_ADDR1_CH1_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH1_CFG_DST_ADDR1_CH1_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH2_OFFSET            0x074
#define GP_DMAC_DMA_SRC_ADDR0_CH2_CFG_SRC_ADDR0_CH2_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH2_CFG_SRC_ADDR0_CH2_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH2_OFFSET            0x078
#define GP_DMAC_DMA_SRC_ADDR1_CH2_CFG_SRC_ADDR1_CH2_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH2_CFG_SRC_ADDR1_CH2_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH2_OFFSET            0x07C
#define GP_DMAC_DMA_DST_ADDR0_CH2_CFG_DST_ADDR0_CH2_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH2_CFG_DST_ADDR0_CH2_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH2_OFFSET            0x080
#define GP_DMAC_DMA_DST_ADDR1_CH2_CFG_DST_ADDR1_CH2_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH2_CFG_DST_ADDR1_CH2_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH3_OFFSET            0x084
#define GP_DMAC_DMA_SRC_ADDR0_CH3_CFG_SRC_ADDR0_CH3_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH3_CFG_SRC_ADDR0_CH3_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH3_OFFSET            0x088
#define GP_DMAC_DMA_SRC_ADDR1_CH3_CFG_SRC_ADDR1_CH3_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH3_CFG_SRC_ADDR1_CH3_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH3_OFFSET            0x08C
#define GP_DMAC_DMA_DST_ADDR0_CH3_CFG_DST_ADDR0_CH3_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH3_CFG_DST_ADDR0_CH3_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH3_OFFSET            0x090
#define GP_DMAC_DMA_DST_ADDR1_CH3_CFG_DST_ADDR1_CH3_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH3_CFG_DST_ADDR1_CH3_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH4_OFFSET            0x094
#define GP_DMAC_DMA_SRC_ADDR0_CH4_CFG_SRC_ADDR0_CH4_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH4_CFG_SRC_ADDR0_CH4_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH4_OFFSET            0x098
#define GP_DMAC_DMA_SRC_ADDR1_CH4_CFG_SRC_ADDR1_CH4_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH4_CFG_SRC_ADDR1_CH4_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH4_OFFSET            0x09C
#define GP_DMAC_DMA_DST_ADDR0_CH4_CFG_DST_ADDR0_CH4_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH4_CFG_DST_ADDR0_CH4_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH4_OFFSET            0x100
#define GP_DMAC_DMA_DST_ADDR1_CH4_CFG_DST_ADDR1_CH4_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH4_CFG_DST_ADDR1_CH4_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH5_OFFSET            0x104
#define GP_DMAC_DMA_SRC_ADDR0_CH5_CFG_SRC_ADDR0_CH5_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH5_CFG_SRC_ADDR0_CH5_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH5_OFFSET            0x108
#define GP_DMAC_DMA_SRC_ADDR1_CH5_CFG_SRC_ADDR1_CH5_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH5_CFG_SRC_ADDR1_CH5_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH5_OFFSET            0x10C
#define GP_DMAC_DMA_DST_ADDR0_CH5_CFG_DST_ADDR0_CH5_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH5_CFG_DST_ADDR0_CH5_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH5_OFFSET            0x110
#define GP_DMAC_DMA_DST_ADDR1_CH5_CFG_DST_ADDR1_CH5_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH5_CFG_DST_ADDR1_CH5_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH6_OFFSET            0x114
#define GP_DMAC_DMA_SRC_ADDR0_CH6_CFG_SRC_ADDR0_CH6_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH6_CFG_SRC_ADDR0_CH6_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH6_OFFSET            0x118
#define GP_DMAC_DMA_SRC_ADDR1_CH6_CFG_SRC_ADDR1_CH6_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH6_CFG_SRC_ADDR1_CH6_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH6_OFFSET            0x11C
#define GP_DMAC_DMA_DST_ADDR0_CH6_CFG_DST_ADDR0_CH6_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH6_CFG_DST_ADDR0_CH6_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH6_OFFSET            0x120
#define GP_DMAC_DMA_DST_ADDR1_CH6_CFG_DST_ADDR1_CH6_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH6_CFG_DST_ADDR1_CH6_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH7_OFFSET            0x124
#define GP_DMAC_DMA_SRC_ADDR0_CH7_CFG_SRC_ADDR0_CH7_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH7_CFG_SRC_ADDR0_CH7_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH7_OFFSET            0x128
#define GP_DMAC_DMA_SRC_ADDR1_CH7_CFG_SRC_ADDR1_CH7_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH7_CFG_SRC_ADDR1_CH7_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH7_OFFSET            0x12C
#define GP_DMAC_DMA_DST_ADDR0_CH7_CFG_DST_ADDR0_CH7_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH7_CFG_DST_ADDR0_CH7_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH7_OFFSET            0x130
#define GP_DMAC_DMA_DST_ADDR1_CH7_CFG_DST_ADDR1_CH7_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH7_CFG_DST_ADDR1_CH7_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH8_OFFSET            0x134
#define GP_DMAC_DMA_SRC_ADDR0_CH8_CFG_SRC_ADDR0_CH8_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH8_CFG_SRC_ADDR0_CH8_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH8_OFFSET            0x138
#define GP_DMAC_DMA_SRC_ADDR1_CH8_CFG_SRC_ADDR1_CH8_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH8_CFG_SRC_ADDR1_CH8_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH8_OFFSET            0x13C
#define GP_DMAC_DMA_DST_ADDR0_CH8_CFG_DST_ADDR0_CH8_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH8_CFG_DST_ADDR0_CH8_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH8_OFFSET            0x140
#define GP_DMAC_DMA_DST_ADDR1_CH8_CFG_DST_ADDR1_CH8_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH8_CFG_DST_ADDR1_CH8_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR0_CH9_OFFSET            0x144
#define GP_DMAC_DMA_SRC_ADDR0_CH9_CFG_SRC_ADDR0_CH9_Pos    0
#define GP_DMAC_DMA_SRC_ADDR0_CH9_CFG_SRC_ADDR0_CH9_Msk    0xffffffff

#define GP_DMAC_DMA_SRC_ADDR1_CH9_OFFSET            0x148
#define GP_DMAC_DMA_SRC_ADDR1_CH9_CFG_SRC_ADDR1_CH9_Pos    0
#define GP_DMAC_DMA_SRC_ADDR1_CH9_CFG_SRC_ADDR1_CH9_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR0_CH9_OFFSET            0x14C
#define GP_DMAC_DMA_DST_ADDR0_CH9_CFG_DST_ADDR0_CH9_Pos    0
#define GP_DMAC_DMA_DST_ADDR0_CH9_CFG_DST_ADDR0_CH9_Msk    0xffffffff

#define GP_DMAC_DMA_DST_ADDR1_CH9_OFFSET            0x150
#define GP_DMAC_DMA_DST_ADDR1_CH9_CFG_DST_ADDR1_CH9_Pos    0
#define GP_DMAC_DMA_DST_ADDR1_CH9_CFG_DST_ADDR1_CH9_Msk    0xffffffff

#define GP_DMAC_DMA_INT_CLR_OFFSET                  0x154
#define GP_DMAC_DMA_INT_CLR_CFG_DMA_AHB_ERR_CLR_Pos    21
#define GP_DMAC_DMA_INT_CLR_CFG_DMA_AHB_ERR_CLR_Msk    0x200000
#define GP_DMAC_DMA_INT_CLR_CFG_HALF_BLOCK_FINISH_CLR_Pos    6
#define GP_DMAC_DMA_INT_CLR_CFG_HALF_BLOCK_FINISH_CLR_Msk    0xfc0
#define GP_DMAC_DMA_INT_CLR_CFG_BLOCK_FINISH_CLR_Pos    0
#define GP_DMAC_DMA_INT_CLR_CFG_BLOCK_FINISH_CLR_Msk    0x3f

#define GP_DMAC_DMA_INT_STATUS_OFFSET               0x158
#define GP_DMAC_DMA_INT_STATUS_PIPO_INT_INDEX_Pos    22
#define GP_DMAC_DMA_INT_STATUS_PIPO_INT_INDEX_Msk    0xffc00000
#define GP_DMAC_DMA_INT_STATUS_DMA_AHB_ERR_Pos      21
#define GP_DMAC_DMA_INT_STATUS_DMA_AHB_ERR_Msk      0x200000
#define GP_DMAC_DMA_INT_STATUS_HS_CFG_ERR_Pos       20
#define GP_DMAC_DMA_INT_STATUS_HS_CFG_ERR_Msk       0x100000
#define GP_DMAC_DMA_INT_STATUS_HALF_BLOCK_FINISH_STATUS_Pos    6
#define GP_DMAC_DMA_INT_STATUS_HALF_BLOCK_FINISH_STATUS_Msk    0xfc0
#define GP_DMAC_DMA_INT_STATUS_BLOCK_FINISH_STATUS_Pos    0
#define GP_DMAC_DMA_INT_STATUS_BLOCK_FINISH_STATUS_Msk    0x3f

#define GP_DMAC_DMA_ERROR_INT_MASK_OFFSET           0x15C
#define GP_DMAC_DMA_ERROR_INT_MASK_CFG_DMA_AHB_ERR_MASK_Pos    1
#define GP_DMAC_DMA_ERROR_INT_MASK_CFG_DMA_AHB_ERR_MASK_Msk    0x2
#define GP_DMAC_DMA_ERROR_INT_MASK_CFG_HS_ERR_MASK_Pos    0
#define GP_DMAC_DMA_ERROR_INT_MASK_CFG_HS_ERR_MASK_Msk    0x1

#define GP_DMAC_DMA_ERROR_INT_EN_OFFSET             0x160
#define GP_DMAC_DMA_ERROR_INT_EN_CFG_DMA_AHB_ERR_INT_EN_Pos    1
#define GP_DMAC_DMA_ERROR_INT_EN_CFG_DMA_AHB_ERR_INT_EN_Msk    0x2
#define GP_DMAC_DMA_ERROR_INT_EN_CFG_HS_ERR_INT_EN_Pos    0
#define GP_DMAC_DMA_ERROR_INT_EN_CFG_HS_ERR_INT_EN_Msk    0x1

#define GP_DMAC_DMA_IMAGE_PROC_BYPASS0_OFFSET       0x164
#define GP_DMAC_DMA_IMAGE_PROC_BYPASS0_CFG_YUV_TO_RGB_BYPASS_Pos    4
#define GP_DMAC_DMA_IMAGE_PROC_BYPASS0_CFG_YUV_TO_RGB_BYPASS_Msk    0xf0
#define GP_DMAC_DMA_IMAGE_PROC_BYPASS0_CFG_YUV_TO_YUV422_BYPASS_Pos    0
#define GP_DMAC_DMA_IMAGE_PROC_BYPASS0_CFG_YUV_TO_YUV422_BYPASS_Msk    0xf

#define GP_DMAC_DMA_IMAGE_PROC_BYPASS1_OFFSET       0x168
#define GP_DMAC_DMA_IMAGE_PROC_BYPASS1_CFG_YUV_UNPACK_BYPASS_Pos    0
#define GP_DMAC_DMA_IMAGE_PROC_BYPASS1_CFG_YUV_UNPACK_BYPASS_Msk    0xf

#define GP_DMAC_DMA_RGB_MODE_OFFSET                 0x16C
#define GP_DMAC_DMA_RGB_MODE_CFG_RGB_MODE_Pos       0
#define GP_DMAC_DMA_RGB_MODE_CFG_RGB_MODE_Msk       0xf

#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH6_OFFSET    0x18C
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH6_CFG_IMAGE_HEIGHT_IN_CH6_Pos    16
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH6_CFG_IMAGE_HEIGHT_IN_CH6_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH6_CFG_IMAGE_WIDTH_IN_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH6_CFG_IMAGE_WIDTH_IN_CH6_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH6_OFFSET    0x190
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH6_CFG_IMAGE_HEIGHT_OUT_CH6_Pos    16
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH6_CFG_IMAGE_HEIGHT_OUT_CH6_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH6_CFG_IMAGE_WIDTH_OUT_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH6_CFG_IMAGE_WIDTH_OUT_CH6_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH7_OFFSET    0x194
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH7_CFG_IMAGE_HEIGHT_IN_CH7_Pos    16
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH7_CFG_IMAGE_HEIGHT_IN_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH7_CFG_IMAGE_WIDTH_IN_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH7_CFG_IMAGE_WIDTH_IN_CH7_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH7_OFFSET    0x198
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH7_CFG_IMAGE_HEIGHT_OUT_CH7_Pos    16
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH7_CFG_IMAGE_HEIGHT_OUT_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH7_CFG_IMAGE_WIDTH_OUT_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH7_CFG_IMAGE_WIDTH_OUT_CH7_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH8_OFFSET    0x19C
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH8_CFG_IMAGE_HEIGHT_IN_CH8_Pos    16
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH8_CFG_IMAGE_HEIGHT_IN_CH8_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH8_CFG_IMAGE_WIDTH_IN_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH8_CFG_IMAGE_WIDTH_IN_CH8_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH8_OFFSET    0x1A0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH8_CFG_IMAGE_HEIGHT_OUT_CH8_Pos    16
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH8_CFG_IMAGE_HEIGHT_OUT_CH8_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH8_CFG_IMAGE_WIDTH_OUT_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH8_CFG_IMAGE_WIDTH_OUT_CH8_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH9_OFFSET    0x1A4
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH9_CFG_IMAGE_HEIGHT_IN_CH9_Pos    16
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH9_CFG_IMAGE_HEIGHT_IN_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH9_CFG_IMAGE_WIDTH_IN_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_IN_CH9_CFG_IMAGE_WIDTH_IN_CH9_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH9_OFFSET    0x1A8
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH9_CFG_IMAGE_HEIGHT_OUT_CH9_Pos    16
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH9_CFG_IMAGE_HEIGHT_OUT_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH9_CFG_IMAGE_WIDTH_OUT_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_SIZE_CONFIG_OUT_CH9_CFG_IMAGE_WIDTH_OUT_CH9_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_FORMAT_OFFSET             0x1AC
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV422_FORMAT_CH9_Pos    22
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV422_FORMAT_CH9_Msk    0xc00000
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV422_FORMAT_CH8_Pos    20
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV422_FORMAT_CH8_Msk    0x300000
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV422_FORMAT_CH7_Pos    18
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV422_FORMAT_CH7_Msk    0xc0000
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV422_FORMAT_CH6_Pos    16
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV422_FORMAT_CH6_Msk    0x30000
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV420_FORMAT_CH9_Pos    14
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV420_FORMAT_CH9_Msk    0xc000
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV420_FORMAT_CH8_Pos    12
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV420_FORMAT_CH8_Msk    0x3000
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV420_FORMAT_CH7_Pos    10
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV420_FORMAT_CH7_Msk    0xc00
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV420_FORMAT_CH6_Pos    8
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV420_FORMAT_CH6_Msk    0x300
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV_INPUT_FORMAT_CH9_Pos    6
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV_INPUT_FORMAT_CH9_Msk    0xc0
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV_INPUT_FORMAT_CH8_Pos    4
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV_INPUT_FORMAT_CH8_Msk    0x30
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV_INPUT_FORMAT_CH7_Pos    2
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV_INPUT_FORMAT_CH7_Msk    0xc
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV_INPUT_FORMAT_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_FORMAT_CFG_YUV_INPUT_FORMAT_CH6_Msk    0x3

#define GP_DMAC_DMA_IMAGE_ENC_DEC_CTRL_OFFSET       0x1B0
#define GP_DMAC_DMA_IMAGE_ENC_DEC_CTRL_CFG_ENC_DEC_SEL_Pos    0
#define GP_DMAC_DMA_IMAGE_ENC_DEC_CTRL_CFG_ENC_DEC_SEL_Msk    0xf

#define GP_DMAC_DMA_CH_CLR_OFFSET                   0x1B4
#define GP_DMAC_DMA_CH_CLR_CFG_CH_CLR_Pos           0
#define GP_DMAC_DMA_CH_CLR_CFG_CH_CLR_Msk           0x3ff

#define GP_DMAC_DMA_ENC_OUT2D_BYPASS_OFFSET         0x1B8
#define GP_DMAC_DMA_ENC_OUT2D_BYPASS_CFG_ENC_OUT2D_BYPASS_Pos    0
#define GP_DMAC_DMA_ENC_OUT2D_BYPASS_CFG_ENC_OUT2D_BYPASS_Msk    0xf

#define GP_DMAC_DMA_DEC_OUT2D_BYPASS_OFFSET         0x1BC
#define GP_DMAC_DMA_DEC_OUT2D_BYPASS_CFG_DEC_OUT2D_BYPASS_Pos    0
#define GP_DMAC_DMA_DEC_OUT2D_BYPASS_CFG_DEC_OUT2D_BYPASS_Msk    0xf

#define GP_DMAC_DMA_ENC_IN2D_BYPASS_OFFSET          0x1C0
#define GP_DMAC_DMA_ENC_IN2D_BYPASS_CFG_ENC_IN2D_BYPASS_Pos    0
#define GP_DMAC_DMA_ENC_IN2D_BYPASS_CFG_ENC_IN2D_BYPASS_Msk    0xf

#define GP_DMAC_DMA_DEC_IN2D_BYPASS_OFFSET          0x1C4
#define GP_DMAC_DMA_DEC_IN2D_BYPASS_CFG_DEC_IN2D_BYPASS_Pos    0
#define GP_DMAC_DMA_DEC_IN2D_BYPASS_CFG_DEC_IN2D_BYPASS_Msk    0xf

#define GP_DMAC_DMA_ZOOM_CTRL_CH6_OFFSET            0x1D8
#define GP_DMAC_DMA_ZOOM_CTRL_CH6_CFG_ZOOM_OUT_STCOL_CH6_Pos    16
#define GP_DMAC_DMA_ZOOM_CTRL_CH6_CFG_ZOOM_OUT_STCOL_CH6_Msk    0x1fff0000
#define GP_DMAC_DMA_ZOOM_CTRL_CH6_CFG_ZOOM_OUT_STLINE_CH6_Pos    0
#define GP_DMAC_DMA_ZOOM_CTRL_CH6_CFG_ZOOM_OUT_STLINE_CH6_Msk    0x1fff

#define GP_DMAC_DMA_ZOOM_CTRL_CH7_OFFSET            0x1DC
#define GP_DMAC_DMA_ZOOM_CTRL_CH7_CFG_ZOOM_OUT_STCOL_CH7_Pos    16
#define GP_DMAC_DMA_ZOOM_CTRL_CH7_CFG_ZOOM_OUT_STCOL_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_ZOOM_CTRL_CH7_CFG_ZOOM_OUT_STLINE_CH7_Pos    0
#define GP_DMAC_DMA_ZOOM_CTRL_CH7_CFG_ZOOM_OUT_STLINE_CH7_Msk    0x1fff

#define GP_DMAC_DMA_ZOOM_CTRL_CH8_OFFSET            0x1E0
#define GP_DMAC_DMA_ZOOM_CTRL_CH8_CFG_ZOOM_OUT_STCOL_CH8_Pos    16
#define GP_DMAC_DMA_ZOOM_CTRL_CH8_CFG_ZOOM_OUT_STCOL_CH8_Msk    0x1fff0000
#define GP_DMAC_DMA_ZOOM_CTRL_CH8_CFG_ZOOM_OUT_STLINE_CH8_Pos    0
#define GP_DMAC_DMA_ZOOM_CTRL_CH8_CFG_ZOOM_OUT_STLINE_CH8_Msk    0x1fff

#define GP_DMAC_DMA_ZOOM_CTRL_CH9_OFFSET            0x1E4
#define GP_DMAC_DMA_ZOOM_CTRL_CH9_CFG_ZOOM_OUT_STCOL_CH9_Pos    16
#define GP_DMAC_DMA_ZOOM_CTRL_CH9_CFG_ZOOM_OUT_STCOL_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_ZOOM_CTRL_CH9_CFG_ZOOM_OUT_STLINE_CH9_Pos    0
#define GP_DMAC_DMA_ZOOM_CTRL_CH9_CFG_ZOOM_OUT_STLINE_CH9_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH6_OFFSET    0x1E8
#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH6_CFG_IMAGE_OUT_BLOCK_LEN_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH6_CFG_IMAGE_OUT_BLOCK_LEN_CH6_Msk    0xfffff

#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH7_OFFSET    0x1EC
#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH7_CFG_IMAGE_OUT_BLOCK_LEN_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH7_CFG_IMAGE_OUT_BLOCK_LEN_CH7_Msk    0xfffff

#define GP_DMAC_DMA_ZOOM_MODE_OFFSET                0x1F0
#define GP_DMAC_DMA_ZOOM_MODE_CFG_ZOOM_OUT_MODE_CH9_Pos    6
#define GP_DMAC_DMA_ZOOM_MODE_CFG_ZOOM_OUT_MODE_CH9_Msk    0xc0
#define GP_DMAC_DMA_ZOOM_MODE_CFG_ZOOM_OUT_MODE_CH8_Pos    4
#define GP_DMAC_DMA_ZOOM_MODE_CFG_ZOOM_OUT_MODE_CH8_Msk    0x30
#define GP_DMAC_DMA_ZOOM_MODE_CFG_ZOOM_OUT_MODE_CH7_Pos    2
#define GP_DMAC_DMA_ZOOM_MODE_CFG_ZOOM_OUT_MODE_CH7_Msk    0xc
#define GP_DMAC_DMA_ZOOM_MODE_CFG_ZOOM_OUT_MODE_CH6_Pos    0
#define GP_DMAC_DMA_ZOOM_MODE_CFG_ZOOM_OUT_MODE_CH6_Msk    0x3

#define GP_DMAC_DMA_CH_TRIGGER_CTRL_OFFSET          0x1F4
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH_TRIGGERED_EN_Pos    8
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH_TRIGGERED_EN_Msk    0xf00
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH9_TRIGGER_SEL_Pos    6
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH9_TRIGGER_SEL_Msk    0xc0
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH8_TRIGGER_SEL_Pos    4
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH8_TRIGGER_SEL_Msk    0x30
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH7_TRIGGER_SEL_Pos    2
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH7_TRIGGER_SEL_Msk    0xc
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH6_TRIGGER_SEL_Pos    0
#define GP_DMAC_DMA_CH_TRIGGER_CTRL_CFG_CH6_TRIGGER_SEL_Msk    0x3

#define GP_DMAC_DMA_DIAG_SEL_OFFSET                 0x1F8
#define GP_DMAC_DMA_DIAG_SEL_CFG_DIAG_CH_SEL_Pos    4
#define GP_DMAC_DMA_DIAG_SEL_CFG_DIAG_CH_SEL_Msk    0xf0
#define GP_DMAC_DMA_DIAG_SEL_CFG_DIAG_SEL_Pos       0
#define GP_DMAC_DMA_DIAG_SEL_CFG_DIAG_SEL_Msk       0xf

#define GP_DMAC_DMA_DIAG_RPT_OFFSET                 0x1FC
#define GP_DMAC_DMA_DIAG_RPT_DIAG_RPT_Pos           0
#define GP_DMAC_DMA_DIAG_RPT_DIAG_RPT_Msk           0xffffffff

#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_OFFSET    0x200
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_CFG_SGC_CH0_Pos    26
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_CFG_SGC_CH0_Msk    0xfc000000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_CFG_SGI_CH0_Pos    16
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_CFG_SGI_CH0_Msk    0x3ff0000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_CFG_DSC_CH0_Pos    10
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_CFG_DSC_CH0_Msk    0xfc00
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_CFG_DSI_CH0_Pos    0
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH0_CFG_DSI_CH0_Msk    0x3ff

#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_OFFSET    0x204
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_CFG_SGC_CH1_Pos    26
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_CFG_SGC_CH1_Msk    0xfc000000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_CFG_SGI_CH1_Pos    16
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_CFG_SGI_CH1_Msk    0x3ff0000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_CFG_DSC_CH1_Pos    10
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_CFG_DSC_CH1_Msk    0xfc00
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_CFG_DSI_CH1_Pos    0
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH1_CFG_DSI_CH1_Msk    0x3ff

#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_OFFSET    0x208
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_CFG_SGC_CH2_Pos    26
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_CFG_SGC_CH2_Msk    0xfc000000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_CFG_SGI_CH2_Pos    16
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_CFG_SGI_CH2_Msk    0x3ff0000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_CFG_DSC_CH2_Pos    10
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_CFG_DSC_CH2_Msk    0xfc00
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_CFG_DSI_CH2_Pos    0
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH2_CFG_DSI_CH2_Msk    0x3ff

#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_OFFSET    0x20C
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_CFG_SGC_CH3_Pos    26
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_CFG_SGC_CH3_Msk    0xfc000000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_CFG_SGI_CH3_Pos    16
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_CFG_SGI_CH3_Msk    0x3ff0000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_CFG_DSC_CH3_Pos    10
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_CFG_DSC_CH3_Msk    0xfc00
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_CFG_DSI_CH3_Pos    0
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH3_CFG_DSI_CH3_Msk    0x3ff

#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_OFFSET    0x210
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_CFG_SGC_CH4_Pos    26
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_CFG_SGC_CH4_Msk    0xfc000000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_CFG_SGI_CH4_Pos    16
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_CFG_SGI_CH4_Msk    0x3ff0000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_CFG_DSC_CH4_Pos    10
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_CFG_DSC_CH4_Msk    0xfc00
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_CFG_DSI_CH4_Pos    0
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH4_CFG_DSI_CH4_Msk    0x3ff

#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_OFFSET    0x214
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_CFG_SGC_CH5_Pos    26
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_CFG_SGC_CH5_Msk    0xfc000000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_CFG_SGI_CH5_Pos    16
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_CFG_SGI_CH5_Msk    0x3ff0000
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_CFG_DSC_CH5_Pos    10
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_CFG_DSC_CH5_Msk    0xfc00
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_CFG_DSI_CH5_Pos    0
#define GP_DMAC_DMA_SCATTER_GATHER_CTRL_CH5_CFG_DSI_CH5_Msk    0x3ff

#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH8_OFFSET    0x218
#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH8_CFG_IMAGE_OUT_BLOCK_LEN_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH8_CFG_IMAGE_OUT_BLOCK_LEN_CH8_Msk    0xfffff

#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH9_OFFSET    0x21C
#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH9_CFG_IMAGE_OUT_BLOCK_LEN_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_OUT_BLOCK_LEN_CH9_CFG_IMAGE_OUT_BLOCK_LEN_CH9_Msk    0xfffff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_OFFSET    0x220
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_CH6_BLENDER_STEP_SEL_Pos    31
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_CH6_BLENDER_STEP_SEL_Msk    0x80000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_D2_ADDR_BYPASS_CH6_Pos    30
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_D2_ADDR_BYPASS_CH6_Msk    0x40000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_D2_ADDR_SW_CTRL_CH6_Pos    29
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_D2_ADDR_SW_CTRL_CH6_Msk    0x20000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_D2_ADDR_WNUM_CH6_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_D2_ADDR_WNUM_CH6_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_D2_ADDR_HNUM_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH6_CFG_D2_ADDR_HNUM_CH6_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH6_OFFSET    0x224
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH6_CFG_D2_ADDR_STEP_L0_CH6_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH6_CFG_D2_ADDR_STEP_L0_CH6_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH6_CFG_D2_ADDR_STEP_S_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH6_CFG_D2_ADDR_STEP_S_CH6_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH6_OFFSET    0x228
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH6_CFG_D2_ADDR_STEP_L2_CH6_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH6_CFG_D2_ADDR_STEP_L2_CH6_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH6_CFG_D2_ADDR_STEP_L1_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH6_CFG_D2_ADDR_STEP_L1_CH6_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH6_OFFSET    0x22C
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH6_CFG_D2_ADDR_BLK_NUM0_CH6_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH6_CFG_D2_ADDR_BLK_NUM0_CH6_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH6_CFG_D2_ADDR_BLK_NUM_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH6_CFG_D2_ADDR_BLK_NUM_CH6_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH6_OFFSET    0x230
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH6_CFG_D2_ADDR_BLK_NUM2_CH6_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH6_CFG_D2_ADDR_BLK_NUM2_CH6_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH6_CFG_D2_ADDR_BLK_NUM1_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH6_CFG_D2_ADDR_BLK_NUM1_CH6_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_OFFSET    0x234
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_CH7_BLENDER_STEP_SEL_Pos    31
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_CH7_BLENDER_STEP_SEL_Msk    0x80000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_D2_ADDR_BYPASS_CH7_Pos    30
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_D2_ADDR_BYPASS_CH7_Msk    0x40000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_D2_ADDR_SW_CTRL_CH7_Pos    29
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_D2_ADDR_SW_CTRL_CH7_Msk    0x20000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_D2_ADDR_WNUM_CH7_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_D2_ADDR_WNUM_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_D2_ADDR_HNUM_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH7_CFG_D2_ADDR_HNUM_CH7_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH7_OFFSET    0x238
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH7_CFG_D2_ADDR_STEP_L0_CH7_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH7_CFG_D2_ADDR_STEP_L0_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH7_CFG_D2_ADDR_STEP_S_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH7_CFG_D2_ADDR_STEP_S_CH7_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH7_OFFSET    0x23C
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH7_CFG_D2_ADDR_STEP_L2_CH7_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH7_CFG_D2_ADDR_STEP_L2_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH7_CFG_D2_ADDR_STEP_L1_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH7_CFG_D2_ADDR_STEP_L1_CH7_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH7_OFFSET    0x240
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH7_CFG_D2_ADDR_BLK_NUM0_CH7_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH7_CFG_D2_ADDR_BLK_NUM0_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH7_CFG_D2_ADDR_BLK_NUM_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH7_CFG_D2_ADDR_BLK_NUM_CH7_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH7_OFFSET    0x244
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH7_CFG_D2_ADDR_BLK_NUM2_CH7_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH7_CFG_D2_ADDR_BLK_NUM2_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH7_CFG_D2_ADDR_BLK_NUM1_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH7_CFG_D2_ADDR_BLK_NUM1_CH7_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_OFFSET    0x248
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_CH8_BLENDER_STEP_SEL_Pos    31
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_CH8_BLENDER_STEP_SEL_Msk    0x80000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_D2_ADDR_BYPASS_CH8_Pos    30
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_D2_ADDR_BYPASS_CH8_Msk    0x40000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_D2_ADDR_SW_CTRL_CH8_Pos    29
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_D2_ADDR_SW_CTRL_CH8_Msk    0x20000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_D2_ADDR_WNUM_CH8_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_D2_ADDR_WNUM_CH8_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_D2_ADDR_HNUM_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH8_CFG_D2_ADDR_HNUM_CH8_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH8_OFFSET    0x24C
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH8_CFG_D2_ADDR_STEP_L0_CH8_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH8_CFG_D2_ADDR_STEP_L0_CH8_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH8_CFG_D2_ADDR_STEP_S_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH8_CFG_D2_ADDR_STEP_S_CH8_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH8_OFFSET    0x250
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH8_CFG_D2_ADDR_STEP_L2_CH8_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH8_CFG_D2_ADDR_STEP_L2_CH8_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH8_CFG_D2_ADDR_STEP_L1_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH8_CFG_D2_ADDR_STEP_L1_CH8_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH8_OFFSET    0x254
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH8_CFG_D2_ADDR_BLK_NUM0_CH8_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH8_CFG_D2_ADDR_BLK_NUM0_CH8_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH8_CFG_D2_ADDR_BLK_NUM_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH8_CFG_D2_ADDR_BLK_NUM_CH8_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH8_OFFSET    0x258
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH8_CFG_D2_ADDR_BLK_NUM2_CH8_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH8_CFG_D2_ADDR_BLK_NUM2_CH8_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH8_CFG_D2_ADDR_BLK_NUM1_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH8_CFG_D2_ADDR_BLK_NUM1_CH8_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_OFFSET    0x25C
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_CH9_BLENDER_STEP_SEL_Pos    31
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_CH9_BLENDER_STEP_SEL_Msk    0x80000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_D2_ADDR_BYPASS_CH9_Pos    30
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_D2_ADDR_BYPASS_CH9_Msk    0x40000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_D2_ADDR_SW_CTRL_CH9_Pos    29
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_D2_ADDR_SW_CTRL_CH9_Msk    0x20000000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_D2_ADDR_WNUM_CH9_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_D2_ADDR_WNUM_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_D2_ADDR_HNUM_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL0_CH9_CFG_D2_ADDR_HNUM_CH9_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH9_OFFSET    0x260
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH9_CFG_D2_ADDR_STEP_L0_CH9_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH9_CFG_D2_ADDR_STEP_L0_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH9_CFG_D2_ADDR_STEP_S_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL1_CH9_CFG_D2_ADDR_STEP_S_CH9_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH9_OFFSET    0x264
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH9_CFG_D2_ADDR_STEP_L2_CH9_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH9_CFG_D2_ADDR_STEP_L2_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH9_CFG_D2_ADDR_STEP_L1_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL2_CH9_CFG_D2_ADDR_STEP_L1_CH9_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH9_OFFSET    0x268
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH9_CFG_D2_ADDR_BLK_NUM0_CH9_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH9_CFG_D2_ADDR_BLK_NUM0_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH9_CFG_D2_ADDR_BLK_NUM_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL3_CH9_CFG_D2_ADDR_BLK_NUM_CH9_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH9_OFFSET    0x26C
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH9_CFG_D2_ADDR_BLK_NUM2_CH9_Pos    16
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH9_CFG_D2_ADDR_BLK_NUM2_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH9_CFG_D2_ADDR_BLK_NUM1_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_D2_ADDR_CTRL4_CH9_CFG_D2_ADDR_BLK_NUM1_CH9_Msk    0x1fff

#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_OFFSET      0x270
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH9_Pos    18
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH9_Msk    0xc0000
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH8_Pos    16
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH8_Msk    0x30000
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH7_Pos    14
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH7_Msk    0xc000
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH6_Pos    12
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH6_Msk    0x3000
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH5_Pos    10
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH5_Msk    0xc00
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH4_Pos    8
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH4_Msk    0x300
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH3_Pos    6
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH3_Msk    0xc0
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH2_Pos    4
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH2_Msk    0x30
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH1_Pos    2
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH1_Msk    0xc
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH0_Pos    0
#define GP_DMAC_DMA_DST_TRANS_BASE_UNIT_CFG_TRANS_DST_BASE_UNIT_CH0_Msk    0x3

#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_00_OFFSET       0x274
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_00_CFG_PO_BLOCK_LEN_CH00_Pos    0
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_00_CFG_PO_BLOCK_LEN_CH00_Msk    0xfffff

#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_01_OFFSET       0x278
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_01_CFG_PO_BLOCK_LEN_CH01_Pos    0
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_01_CFG_PO_BLOCK_LEN_CH01_Msk    0xfffff

#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_02_OFFSET       0x27C
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_02_CFG_PO_BLOCK_LEN_CH02_Pos    0
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_02_CFG_PO_BLOCK_LEN_CH02_Msk    0xfffff

#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_03_OFFSET       0x280
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_03_CFG_PO_BLOCK_LEN_CH03_Pos    0
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_03_CFG_PO_BLOCK_LEN_CH03_Msk    0xfffff

#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_04_OFFSET       0x284
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_04_CFG_PO_BLOCK_LEN_CH04_Pos    0
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_04_CFG_PO_BLOCK_LEN_CH04_Msk    0xfffff

#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_05_OFFSET       0x288
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_05_CFG_PO_BLOCK_LEN_CH05_Pos    0
#define GP_DMAC_DMA_PO_BLOCK_LEN_CH_05_CFG_PO_BLOCK_LEN_CH05_Msk    0xfffff

#define GP_DMAC_DMA_IMAGE_UV_STEP_S_67_OFFSET       0x28C
#define GP_DMAC_DMA_IMAGE_UV_STEP_S_67_CFG_D2_ADDR_UV_STEP_S_CH7_Pos    16
#define GP_DMAC_DMA_IMAGE_UV_STEP_S_67_CFG_D2_ADDR_UV_STEP_S_CH7_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_UV_STEP_S_67_CFG_D2_ADDR_UV_STEP_S_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_UV_STEP_S_67_CFG_D2_ADDR_UV_STEP_S_CH6_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_UV_STEP_S_89_OFFSET       0x290
#define GP_DMAC_DMA_IMAGE_UV_STEP_S_89_CFG_D2_ADDR_UV_STEP_S_CH9_Pos    16
#define GP_DMAC_DMA_IMAGE_UV_STEP_S_89_CFG_D2_ADDR_UV_STEP_S_CH9_Msk    0x1fff0000
#define GP_DMAC_DMA_IMAGE_UV_STEP_S_89_CFG_D2_ADDR_UV_STEP_S_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_UV_STEP_S_89_CFG_D2_ADDR_UV_STEP_S_CH8_Msk    0x1fff

#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH6_OFFSET     0x294
#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH6_CFG_D2_ADDR_UV_STEP_L0_CH6_Pos    0
#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH6_CFG_D2_ADDR_UV_STEP_L0_CH6_Msk    0xffffffff

#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH7_OFFSET     0x298
#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH7_CFG_D2_ADDR_UV_STEP_L0_CH7_Pos    0
#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH7_CFG_D2_ADDR_UV_STEP_L0_CH7_Msk    0xffffffff

#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH8_OFFSET     0x29C
#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH8_CFG_D2_ADDR_UV_STEP_L0_CH8_Pos    0
#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH8_CFG_D2_ADDR_UV_STEP_L0_CH8_Msk    0xffffffff

#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH9_OFFSET     0x2A0
#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH9_CFG_D2_ADDR_UV_STEP_L0_CH9_Pos    0
#define GP_DMAC_DMA_IMAGE_UV_STEP_L0_CH9_CFG_D2_ADDR_UV_STEP_L0_CH9_Msk    0xffffffff

#define GP_DMAC_DMA_IMAGE_INT_EN_OFFSET             0x2A4
#define GP_DMAC_DMA_IMAGE_INT_EN_CFG_IMAGE_HALF_BLOCK_FINISH_INT_EN_Pos    4
#define GP_DMAC_DMA_IMAGE_INT_EN_CFG_IMAGE_HALF_BLOCK_FINISH_INT_EN_Msk    0x10
#define GP_DMAC_DMA_IMAGE_INT_EN_CFG_IMAGE_BLOCK_FINISH_INT_EN_Pos    0
#define GP_DMAC_DMA_IMAGE_INT_EN_CFG_IMAGE_BLOCK_FINISH_INT_EN_Msk    0x1

#define GP_DMAC_DMA_IMAGE_INT_CLR_OFFSET            0x2A8
#define GP_DMAC_DMA_IMAGE_INT_CLR_CFG_IMAGE_HALF_BLOCK_FINISH_CLR_Pos    4
#define GP_DMAC_DMA_IMAGE_INT_CLR_CFG_IMAGE_HALF_BLOCK_FINISH_CLR_Msk    0xf0
#define GP_DMAC_DMA_IMAGE_INT_CLR_CFG_IMAGE_BLOCK_FINISH_CLR_Pos    0
#define GP_DMAC_DMA_IMAGE_INT_CLR_CFG_IMAGE_BLOCK_FINISH_CLR_Msk    0xf

#define GP_DMAC_DMA_IMAGE_INT_STATUS_OFFSET         0x2AC
#define GP_DMAC_DMA_IMAGE_INT_STATUS_IMAGE_HALF_BLOCK_FINISH_STATUS_Pos    4
#define GP_DMAC_DMA_IMAGE_INT_STATUS_IMAGE_HALF_BLOCK_FINISH_STATUS_Msk    0xf0
#define GP_DMAC_DMA_IMAGE_INT_STATUS_IMAGE_BLOCK_FINISH_STATUS_Pos    0
#define GP_DMAC_DMA_IMAGE_INT_STATUS_IMAGE_BLOCK_FINISH_STATUS_Msk    0xf

#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_OFFSET       0x2B0
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_LEFT_UP_EN9_Pos    31
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_LEFT_UP_EN9_Msk    0x80000000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_LEFT_UP_EN8_Pos    30
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_LEFT_UP_EN8_Msk    0x40000000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_LEFT_UP_EN7_Pos    29
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_LEFT_UP_EN7_Msk    0x20000000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_LEFT_UP_EN6_Pos    28
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_LEFT_UP_EN6_Msk    0x10000000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_RIGHT_DOWN_EN9_Pos    27
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_RIGHT_DOWN_EN9_Msk    0x8000000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_RIGHT_DOWN_EN8_Pos    26
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_RIGHT_DOWN_EN8_Msk    0x4000000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_RIGHT_DOWN_EN7_Pos    25
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_RIGHT_DOWN_EN7_Msk    0x2000000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_RIGHT_DOWN_EN6_Pos    24
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_MEMCOPY_RIGHT_DOWN_EN6_Msk    0x1000000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_TRIGGERED_DST_ADDRFIX_SEL_9_Pos    23
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_TRIGGERED_DST_ADDRFIX_SEL_9_Msk    0x800000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_TRIGGERED_DST_ADDRFIX_SEL_8_Pos    22
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_TRIGGERED_DST_ADDRFIX_SEL_8_Msk    0x400000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_TRIGGERED_DST_ADDRFIX_SEL_7_Pos    21
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_TRIGGERED_DST_ADDRFIX_SEL_7_Msk    0x200000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_TRIGGERED_DST_ADDRFIX_SEL_6_Pos    20
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_TRIGGERED_DST_ADDRFIX_SEL_6_Msk    0x100000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_BR_EXCHANGE_SEL_9_Pos    19
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_BR_EXCHANGE_SEL_9_Msk    0x80000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_BR_EXCHANGE_SEL_8_Pos    18
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_BR_EXCHANGE_SEL_8_Msk    0x40000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_BR_EXCHANGE_SEL_7_Pos    17
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_BR_EXCHANGE_SEL_7_Msk    0x20000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_BR_EXCHANGE_SEL_6_Pos    16
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_BR_EXCHANGE_SEL_6_Msk    0x10000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_RGB2Y_EN_9_Pos    15
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_RGB2Y_EN_9_Msk    0x8000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_RGB2Y_EN_8_Pos    14
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_RGB2Y_EN_8_Msk    0x4000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_RGB2Y_EN_7_Pos    13
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_RGB2Y_EN_7_Msk    0x2000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_RGB2Y_EN_6_Pos    12
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_RGB2Y_EN_6_Msk    0x1000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_YUV2Y_EN_9_Pos    11
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_YUV2Y_EN_9_Msk    0x800
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_YUV2Y_EN_8_Pos    10
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_YUV2Y_EN_8_Msk    0x400
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_YUV2Y_EN_7_Pos    9
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_YUV2Y_EN_7_Msk    0x200
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_YUV2Y_EN_6_Pos    8
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_YUV2Y_EN_6_Msk    0x100
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_ROTA_MODE_SEL_9_Pos    6
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_ROTA_MODE_SEL_9_Msk    0xc0
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_ROTA_MODE_SEL_8_Pos    4
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_ROTA_MODE_SEL_8_Msk    0x30
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_ROTA_MODE_SEL_7_Pos    2
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_ROTA_MODE_SEL_7_Msk    0xc
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_ROTA_MODE_SEL_6_Pos    0
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL_CFG_ROTA_MODE_SEL_6_Msk    0x3

#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_OFFSET      0x2B4
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK9_Pos    13
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK9_Msk    0x2000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK8_Pos    12
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK8_Msk    0x1000
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK7_Pos    11
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK7_Msk    0x800
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK6_Pos    10
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK6_Msk    0x400
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK5_Pos    9
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK5_Msk    0x200
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK4_Pos    8
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK4_Msk    0x100
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK3_Pos    7
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK3_Msk    0x80
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK2_Pos    6
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK2_Msk    0x40
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK1_Pos    5
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK1_Msk    0x20
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK0_Pos    4
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_ONLINE_SOF_MASK0_Msk    0x10
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_BLK_WR_DONE_MASK9_Pos    3
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_BLK_WR_DONE_MASK9_Msk    0x8
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_BLK_WR_DONE_MASK8_Pos    2
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_BLK_WR_DONE_MASK8_Msk    0x4
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_BLK_WR_DONE_MASK7_Pos    1
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_BLK_WR_DONE_MASK7_Msk    0x2
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_BLK_WR_DONE_MASK6_Pos    0
#define GP_DMAC_DMA_IMAGE_FEATURE_CTRL0_CFG_BLK_WR_DONE_MASK6_Msk    0x1

struct GP_DMAC_REG_DMA_CH0_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH0                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH0              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH0               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH0          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH0              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH0    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH0              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH0               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH0               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH0              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH0              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH0          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH0         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH0         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH0             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH0      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH0     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH0    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH0        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH0      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH0               : 2; // bit 24~25
    volatile uint32_t CFG_DSEN_CH0                  : 1; // bit 26~26
    volatile uint32_t CFG_SGEN_CH0                  : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_CH0             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH0_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH0_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH1_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH1                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH1              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH1               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH1          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH1              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH1    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH1              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH1               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH1               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH1              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH1              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH1          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH1         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH1         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH1             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH1      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH1     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH1    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH1        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH1      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH1               : 2; // bit 24~25
    volatile uint32_t CFG_DSEN_CH1                  : 1; // bit 26~26
    volatile uint32_t CFG_SGEN_CH1                  : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_CH1             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH1_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH1_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH2_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH2                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH2              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH2               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH2          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH2              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH2    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH2              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH2               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH2               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH2              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH2              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH2          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH2         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH2         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH2             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH2      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH2     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH2    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH2        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH2      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH2               : 2; // bit 24~25
    volatile uint32_t CFG_DSEN_CH2                  : 1; // bit 26~26
    volatile uint32_t CFG_SGEN_CH2                  : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_CH2             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH2_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH2_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH3_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH3                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH3              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH3               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH3          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH3              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH3    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH3              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH3               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH3               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH3              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH3              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH3          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH3         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH3         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH3             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH3      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH3     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH3    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH3        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH3      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH3               : 2; // bit 24~25
    volatile uint32_t CFG_DSEN_CH3                  : 1; // bit 26~26
    volatile uint32_t CFG_SGEN_CH3                  : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_CH3             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH3_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH3_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH4_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH4                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH4              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH4               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH4          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH4              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH4    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH4              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH4               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH4               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH4              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH4              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH4          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH4         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH4         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH4             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH4      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH4     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH4    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH4        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH4      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH4               : 2; // bit 24~25
    volatile uint32_t CFG_DSEN_CH4                  : 1; // bit 26~26
    volatile uint32_t CFG_SGEN_CH4                  : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_CH4             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH4_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH4_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH5_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH5                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH5              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH5               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH5          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH5              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH5    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH5              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH5               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH5               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH5              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH5              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH5          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH5         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH5         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH5             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH5      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH5     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH5    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH5        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH5      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH5               : 2; // bit 24~25
    volatile uint32_t CFG_DSEN_CH5                  : 1; // bit 26~26
    volatile uint32_t CFG_SGEN_CH5                  : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_CH5             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH5_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH5_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH6_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH6                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH6              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH6               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH6          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH6              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH6    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH6              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH6               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH6               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH6              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH6              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH6          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH6         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH6         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH6             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH6      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH6     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH6    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH6        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH6      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH6               : 2; // bit 24~25
    volatile uint32_t RESV_26_27                    : 2; // bit 26~27
    volatile uint32_t CFG_CH_HS_SEL_CH6             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH6_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH6_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH7_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH7                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH7              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH7               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH7          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH7              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH7    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH7              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH7               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH7               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH7              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH7              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH7          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH7         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH7         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH7             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH7      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH7     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH7    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH7        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH7      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH7               : 2; // bit 24~25
    volatile uint32_t RESV_26_27                    : 2; // bit 26~27
    volatile uint32_t CFG_CH_HS_SEL_CH7             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH7_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH7_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH8_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH8                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH8              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH8               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH8          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH8              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH8    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH8              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH8               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH8               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH8              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH8              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH8          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH8         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH8         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH8             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH8      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH8     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH8    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH8        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH8      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH8               : 2; // bit 24~25
    volatile uint32_t RESV_26_27                    : 2; // bit 26~27
    volatile uint32_t CFG_CH_HS_SEL_CH8             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH8_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH8_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_CH9_CTRL_BITS
{
    volatile uint32_t CFG_CH_EN_CH9                 : 1; // bit 0~0
    volatile uint32_t CFG_CH_START_CH9              : 1; // bit 1~1
    volatile uint32_t CFG_CH_STOP_CH9               : 1; // bit 2~2
    volatile uint32_t CFG_CH_STOP_MODE_CH9          : 1; // bit 3~3
    volatile uint32_t CFG_TFR_MODE_CH9              : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_SRC_BASE_UNIT_CH9    : 2; // bit 6~7
    volatile uint32_t CFG_AHB_LOCK_CH9              : 1; // bit 8~8
    volatile uint32_t CFG_SRC_INC_CH9               : 1; // bit 9~9
    volatile uint32_t CFG_DST_INC_CH9               : 1; // bit 10~10
    volatile uint32_t CFG_SRC_PIPO_CH9              : 1; // bit 11~11
    volatile uint32_t CFG_DST_PIPO_CH9              : 1; // bit 12~12
    volatile uint32_t CFG_DMA_AUTO_TFR_CH9          : 1; // bit 13~13
    volatile uint32_t CFG_SRC_BURST_LEN_CH9         : 2; // bit 14~15
    volatile uint32_t CFG_DST_BURST_LEN_CH9         : 2; // bit 16~17
    volatile uint32_t CFG_FLOW_CTRL_CH9             : 1; // bit 18~18
    volatile uint32_t CFG_READ_DONE_ACK_EN_CH9      : 1; // bit 19~19
    volatile uint32_t CFG_BLOCK_FINISH_MASK_CH9     : 1; // bit 20~20
    volatile uint32_t CFG_HALF_BLOCK_FINISH_MASK_CH9    : 1; // bit 21~21
    volatile uint32_t CFG_CH_CG_FORCE_ON_CH9        : 1; // bit 22~22
    volatile uint32_t CFG_M2P_PRE_FETCH_EN_CH9      : 1; // bit 23~23
    volatile uint32_t CFG_CH_PRIO_CH9               : 2; // bit 24~25
    volatile uint32_t RESV_26_27                    : 2; // bit 26~27
    volatile uint32_t CFG_CH_HS_SEL_CH9             : 4; // bit 28~31
};

union GP_DMAC_REG_DMA_CH9_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH9_CTRL_BITS            bit;
};

struct GP_DMAC_REG_DMA_INT_EN_BITS
{
    volatile uint32_t CFG_BLOCK_FINISH_INT_EN       : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_HALF_BLOCK_FINISH_INT_EN    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GP_DMAC_REG_DMA_INT_EN {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_INT_EN_BITS              bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH0_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH0             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH0 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH0_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH1_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH1             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH1 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH1_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH2_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH2             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH2 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH2_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH3_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH3             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH3 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH3_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH4_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH4             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH4 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH4_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH5_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH5             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH5 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH5_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH6_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH6             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH6_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH7_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH7             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH7_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH8_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH8             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH8_BITS       bit;
};

struct GP_DMAC_REG_DMA_BLOCK_LEN_CH9_BITS
{
    volatile uint32_t CFG_BLOCK_LEN_CH9             : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_BLOCK_LEN_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_BLOCK_LEN_CH9_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH0_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH0             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH0 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH0_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH0_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH0             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH0 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH0_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH0_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH0             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH0 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH0_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH0_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH0             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH0 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH0_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH1_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH1             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH1 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH1_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH1_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH1             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH1 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH1_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH1_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH1             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH1 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH1_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH1_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH1             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH1 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH1_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH2_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH2             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH2 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH2_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH2_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH2             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH2 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH2_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH2_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH2             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH2 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH2_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH2_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH2             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH2 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH2_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH3_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH3             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH3 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH3_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH3_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH3             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH3 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH3_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH3_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH3             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH3 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH3_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH3_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH3             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH3 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH3_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH4_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH4             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH4 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH4_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH4_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH4             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH4 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH4_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH4_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH4             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH4 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH4_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH4_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH4             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH4 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH4_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH5_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH5             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH5 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH5_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH5_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH5             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH5 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH5_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH5_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH5             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH5 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH5_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH5_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH5             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH5 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH5_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH6_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH6             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH6_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH6_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH6             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH6_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH6_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH6             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH6_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH6_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH6             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH6_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH7_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH7             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH7_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH7_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH7             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH7_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH7_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH7             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH7_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH7_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH7             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH7_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH8_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH8             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH8_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH8_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH8             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH8_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH8_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH8             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH8_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH8_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH8             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH8_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR0_CH9_BITS
{
    volatile uint32_t CFG_SRC_ADDR0_CH9             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR0_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR0_CH9_BITS       bit;
};

struct GP_DMAC_REG_DMA_SRC_ADDR1_CH9_BITS
{
    volatile uint32_t CFG_SRC_ADDR1_CH9             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_SRC_ADDR1_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SRC_ADDR1_CH9_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR0_CH9_BITS
{
    volatile uint32_t CFG_DST_ADDR0_CH9             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR0_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR0_CH9_BITS       bit;
};

struct GP_DMAC_REG_DMA_DST_ADDR1_CH9_BITS
{
    volatile uint32_t CFG_DST_ADDR1_CH9             : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DST_ADDR1_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_ADDR1_CH9_BITS       bit;
};

struct GP_DMAC_REG_DMA_INT_CLR_BITS
{
    volatile uint32_t CFG_BLOCK_FINISH_CLR          : 6; // bit 0~5
    volatile uint32_t CFG_HALF_BLOCK_FINISH_CLR     : 6; // bit 6~11
    volatile uint32_t RESV_12_19                    : 8; // bit 12~19
    volatile uint32_t RESV_20_20                    : 1; // bit 20~20
    volatile uint32_t CFG_DMA_AHB_ERR_CLR           : 1; // bit 21~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union GP_DMAC_REG_DMA_INT_CLR {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_INT_CLR_BITS             bit;
};

struct GP_DMAC_REG_DMA_INT_STATUS_BITS
{
    volatile uint32_t BLOCK_FINISH_STATUS           : 6; // bit 0~5
    volatile uint32_t HALF_BLOCK_FINISH_STATUS      : 6; // bit 6~11
    volatile uint32_t RESV_12_19                    : 8; // bit 12~19
    volatile uint32_t HS_CFG_ERR                    : 1; // bit 20~20
    volatile uint32_t DMA_AHB_ERR                   : 1; // bit 21~21
    volatile uint32_t PIPO_INT_INDEX                : 10; // bit 22~31
};

union GP_DMAC_REG_DMA_INT_STATUS {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_INT_STATUS_BITS          bit;
};

struct GP_DMAC_REG_DMA_ERROR_INT_MASK_BITS
{
    volatile uint32_t CFG_HS_ERR_MASK               : 1; // bit 0~0
    volatile uint32_t CFG_DMA_AHB_ERR_MASK          : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union GP_DMAC_REG_DMA_ERROR_INT_MASK {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ERROR_INT_MASK_BITS      bit;
};

struct GP_DMAC_REG_DMA_ERROR_INT_EN_BITS
{
    volatile uint32_t CFG_HS_ERR_INT_EN             : 1; // bit 0~0
    volatile uint32_t CFG_DMA_AHB_ERR_INT_EN        : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union GP_DMAC_REG_DMA_ERROR_INT_EN {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ERROR_INT_EN_BITS        bit;
};

struct GP_DMAC_REG_DMA_IMAGE_PROC_BYPASS0_BITS
{
    volatile uint32_t CFG_YUV_TO_YUV422_BYPASS      : 4; // bit 0~3
    volatile uint32_t CFG_YUV_TO_RGB_BYPASS         : 4; // bit 4~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union GP_DMAC_REG_DMA_IMAGE_PROC_BYPASS0 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_PROC_BYPASS0_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_PROC_BYPASS1_BITS
{
    volatile uint32_t CFG_YUV_UNPACK_BYPASS         : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GP_DMAC_REG_DMA_IMAGE_PROC_BYPASS1 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_PROC_BYPASS1_BITS    bit;
};

struct GP_DMAC_REG_DMA_RGB_MODE_BITS
{
    volatile uint32_t CFG_RGB_MODE                  : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GP_DMAC_REG_DMA_RGB_MODE {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_RGB_MODE_BITS            bit;
};

struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH6_BITS
{
    volatile uint32_t CFG_IMAGE_WIDTH_IN_CH6        : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_IMAGE_HEIGHT_IN_CH6       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH6_BITS
{
    volatile uint32_t CFG_IMAGE_WIDTH_OUT_CH6       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_IMAGE_HEIGHT_OUT_CH6      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH7_BITS
{
    volatile uint32_t CFG_IMAGE_WIDTH_IN_CH7        : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_IMAGE_HEIGHT_IN_CH7       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH7_BITS
{
    volatile uint32_t CFG_IMAGE_WIDTH_OUT_CH7       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_IMAGE_HEIGHT_OUT_CH7      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH8_BITS
{
    volatile uint32_t CFG_IMAGE_WIDTH_IN_CH8        : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_IMAGE_HEIGHT_IN_CH8       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH8_BITS
{
    volatile uint32_t CFG_IMAGE_WIDTH_OUT_CH8       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_IMAGE_HEIGHT_OUT_CH8      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH9_BITS
{
    volatile uint32_t CFG_IMAGE_WIDTH_IN_CH9        : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_IMAGE_HEIGHT_IN_CH9       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH9_BITS
{
    volatile uint32_t CFG_IMAGE_WIDTH_OUT_CH9       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_IMAGE_HEIGHT_OUT_CH9      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_FORMAT_BITS
{
    volatile uint32_t CFG_YUV_INPUT_FORMAT_CH6      : 2; // bit 0~1
    volatile uint32_t CFG_YUV_INPUT_FORMAT_CH7      : 2; // bit 2~3
    volatile uint32_t CFG_YUV_INPUT_FORMAT_CH8      : 2; // bit 4~5
    volatile uint32_t CFG_YUV_INPUT_FORMAT_CH9      : 2; // bit 6~7
    volatile uint32_t CFG_YUV420_FORMAT_CH6         : 2; // bit 8~9
    volatile uint32_t CFG_YUV420_FORMAT_CH7         : 2; // bit 10~11
    volatile uint32_t CFG_YUV420_FORMAT_CH8         : 2; // bit 12~13
    volatile uint32_t CFG_YUV420_FORMAT_CH9         : 2; // bit 14~15
    volatile uint32_t CFG_YUV422_FORMAT_CH6         : 2; // bit 16~17
    volatile uint32_t CFG_YUV422_FORMAT_CH7         : 2; // bit 18~19
    volatile uint32_t CFG_YUV422_FORMAT_CH8         : 2; // bit 20~21
    volatile uint32_t CFG_YUV422_FORMAT_CH9         : 2; // bit 22~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GP_DMAC_REG_DMA_IMAGE_FORMAT {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_FORMAT_BITS        bit;
};

struct GP_DMAC_REG_DMA_IMAGE_ENC_DEC_CTRL_BITS
{
    volatile uint32_t CFG_ENC_DEC_SEL               : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GP_DMAC_REG_DMA_IMAGE_ENC_DEC_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_ENC_DEC_CTRL_BITS    bit;
};

struct GP_DMAC_REG_DMA_CH_CLR_BITS
{
    volatile uint32_t CFG_CH_CLR                    : 10; // bit 0~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union GP_DMAC_REG_DMA_CH_CLR {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH_CLR_BITS              bit;
};

struct GP_DMAC_REG_DMA_ENC_OUT2D_BYPASS_BITS
{
    volatile uint32_t CFG_ENC_OUT2D_BYPASS          : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GP_DMAC_REG_DMA_ENC_OUT2D_BYPASS {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ENC_OUT2D_BYPASS_BITS    bit;
};

struct GP_DMAC_REG_DMA_DEC_OUT2D_BYPASS_BITS
{
    volatile uint32_t CFG_DEC_OUT2D_BYPASS          : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GP_DMAC_REG_DMA_DEC_OUT2D_BYPASS {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DEC_OUT2D_BYPASS_BITS    bit;
};

struct GP_DMAC_REG_DMA_ENC_IN2D_BYPASS_BITS
{
    volatile uint32_t CFG_ENC_IN2D_BYPASS           : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GP_DMAC_REG_DMA_ENC_IN2D_BYPASS {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ENC_IN2D_BYPASS_BITS     bit;
};

struct GP_DMAC_REG_DMA_DEC_IN2D_BYPASS_BITS
{
    volatile uint32_t CFG_DEC_IN2D_BYPASS           : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GP_DMAC_REG_DMA_DEC_IN2D_BYPASS {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DEC_IN2D_BYPASS_BITS     bit;
};

struct GP_DMAC_REG_DMA_ZOOM_CTRL_CH6_BITS
{
    volatile uint32_t CFG_ZOOM_OUT_STLINE_CH6       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_ZOOM_OUT_STCOL_CH6        : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_ZOOM_CTRL_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ZOOM_CTRL_CH6_BITS       bit;
};

struct GP_DMAC_REG_DMA_ZOOM_CTRL_CH7_BITS
{
    volatile uint32_t CFG_ZOOM_OUT_STLINE_CH7       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_ZOOM_OUT_STCOL_CH7        : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_ZOOM_CTRL_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ZOOM_CTRL_CH7_BITS       bit;
};

struct GP_DMAC_REG_DMA_ZOOM_CTRL_CH8_BITS
{
    volatile uint32_t CFG_ZOOM_OUT_STLINE_CH8       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_ZOOM_OUT_STCOL_CH8        : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_ZOOM_CTRL_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ZOOM_CTRL_CH8_BITS       bit;
};

struct GP_DMAC_REG_DMA_ZOOM_CTRL_CH9_BITS
{
    volatile uint32_t CFG_ZOOM_OUT_STLINE_CH9       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_ZOOM_OUT_STCOL_CH9        : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_ZOOM_CTRL_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ZOOM_CTRL_CH9_BITS       bit;
};

struct GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH6_BITS
{
    volatile uint32_t CFG_IMAGE_OUT_BLOCK_LEN_CH6    : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH7_BITS
{
    volatile uint32_t CFG_IMAGE_OUT_BLOCK_LEN_CH7    : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_ZOOM_MODE_BITS
{
    volatile uint32_t CFG_ZOOM_OUT_MODE_CH6         : 2; // bit 0~1
    volatile uint32_t CFG_ZOOM_OUT_MODE_CH7         : 2; // bit 2~3
    volatile uint32_t CFG_ZOOM_OUT_MODE_CH8         : 2; // bit 4~5
    volatile uint32_t CFG_ZOOM_OUT_MODE_CH9         : 2; // bit 6~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union GP_DMAC_REG_DMA_ZOOM_MODE {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_ZOOM_MODE_BITS           bit;
};

struct GP_DMAC_REG_DMA_CH_TRIGGER_CTRL_BITS
{
    volatile uint32_t CFG_CH6_TRIGGER_SEL           : 2; // bit 0~1
    volatile uint32_t CFG_CH7_TRIGGER_SEL           : 2; // bit 2~3
    volatile uint32_t CFG_CH8_TRIGGER_SEL           : 2; // bit 4~5
    volatile uint32_t CFG_CH9_TRIGGER_SEL           : 2; // bit 6~7
    volatile uint32_t CFG_CH_TRIGGERED_EN           : 4; // bit 8~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union GP_DMAC_REG_DMA_CH_TRIGGER_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_CH_TRIGGER_CTRL_BITS     bit;
};

struct GP_DMAC_REG_DMA_DIAG_SEL_BITS
{
    volatile uint32_t CFG_DIAG_SEL                  : 4; // bit 0~3
    volatile uint32_t CFG_DIAG_CH_SEL               : 4; // bit 4~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union GP_DMAC_REG_DMA_DIAG_SEL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DIAG_SEL_BITS            bit;
};

struct GP_DMAC_REG_DMA_DIAG_RPT_BITS
{
    volatile uint32_t DIAG_RPT                      : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_DIAG_RPT {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DIAG_RPT_BITS            bit;
};

struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH0_BITS
{
    volatile uint32_t CFG_DSI_CH0                   : 10; // bit 0~9
    volatile uint32_t CFG_DSC_CH0                   : 6; // bit 10~15
    volatile uint32_t CFG_SGI_CH0                   : 10; // bit 16~25
    volatile uint32_t CFG_SGC_CH0                   : 6; // bit 26~31
};

union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH0 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH0_BITS    bit;
};

struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH1_BITS
{
    volatile uint32_t CFG_DSI_CH1                   : 10; // bit 0~9
    volatile uint32_t CFG_DSC_CH1                   : 6; // bit 10~15
    volatile uint32_t CFG_SGI_CH1                   : 10; // bit 16~25
    volatile uint32_t CFG_SGC_CH1                   : 6; // bit 26~31
};

union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH1 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH1_BITS    bit;
};

struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH2_BITS
{
    volatile uint32_t CFG_DSI_CH2                   : 10; // bit 0~9
    volatile uint32_t CFG_DSC_CH2                   : 6; // bit 10~15
    volatile uint32_t CFG_SGI_CH2                   : 10; // bit 16~25
    volatile uint32_t CFG_SGC_CH2                   : 6; // bit 26~31
};

union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH2 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH2_BITS    bit;
};

struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH3_BITS
{
    volatile uint32_t CFG_DSI_CH3                   : 10; // bit 0~9
    volatile uint32_t CFG_DSC_CH3                   : 6; // bit 10~15
    volatile uint32_t CFG_SGI_CH3                   : 10; // bit 16~25
    volatile uint32_t CFG_SGC_CH3                   : 6; // bit 26~31
};

union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH3 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH3_BITS    bit;
};

struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH4_BITS
{
    volatile uint32_t CFG_DSI_CH4                   : 10; // bit 0~9
    volatile uint32_t CFG_DSC_CH4                   : 6; // bit 10~15
    volatile uint32_t CFG_SGI_CH4                   : 10; // bit 16~25
    volatile uint32_t CFG_SGC_CH4                   : 6; // bit 26~31
};

union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH4 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH4_BITS    bit;
};

struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH5_BITS
{
    volatile uint32_t CFG_DSI_CH5                   : 10; // bit 0~9
    volatile uint32_t CFG_DSC_CH5                   : 6; // bit 10~15
    volatile uint32_t CFG_SGI_CH5                   : 10; // bit 16~25
    volatile uint32_t CFG_SGC_CH5                   : 6; // bit 26~31
};

union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH5 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH5_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH8_BITS
{
    volatile uint32_t CFG_IMAGE_OUT_BLOCK_LEN_CH8    : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH9_BITS
{
    volatile uint32_t CFG_IMAGE_OUT_BLOCK_LEN_CH9    : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH6_BITS
{
    volatile uint32_t CFG_D2_ADDR_HNUM_CH6          : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_WNUM_CH6          : 13; // bit 16~28
    volatile uint32_t CFG_D2_ADDR_SW_CTRL_CH6       : 1; // bit 29~29
    volatile uint32_t CFG_D2_ADDR_BYPASS_CH6        : 1; // bit 30~30
    volatile uint32_t CFG_CH6_BLENDER_STEP_SEL      : 1; // bit 31~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH6_BITS
{
    volatile uint32_t CFG_D2_ADDR_STEP_S_CH6        : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_STEP_L0_CH6       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH6_BITS
{
    volatile uint32_t CFG_D2_ADDR_STEP_L1_CH6       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_STEP_L2_CH6       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH6_BITS
{
    volatile uint32_t CFG_D2_ADDR_BLK_NUM_CH6       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_BLK_NUM0_CH6      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH6_BITS
{
    volatile uint32_t CFG_D2_ADDR_BLK_NUM1_CH6      : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_BLK_NUM2_CH6      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH7_BITS
{
    volatile uint32_t CFG_D2_ADDR_HNUM_CH7          : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_WNUM_CH7          : 13; // bit 16~28
    volatile uint32_t CFG_D2_ADDR_SW_CTRL_CH7       : 1; // bit 29~29
    volatile uint32_t CFG_D2_ADDR_BYPASS_CH7        : 1; // bit 30~30
    volatile uint32_t CFG_CH7_BLENDER_STEP_SEL      : 1; // bit 31~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH7_BITS
{
    volatile uint32_t CFG_D2_ADDR_STEP_S_CH7        : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_STEP_L0_CH7       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH7_BITS
{
    volatile uint32_t CFG_D2_ADDR_STEP_L1_CH7       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_STEP_L2_CH7       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH7_BITS
{
    volatile uint32_t CFG_D2_ADDR_BLK_NUM_CH7       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_BLK_NUM0_CH7      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH7_BITS
{
    volatile uint32_t CFG_D2_ADDR_BLK_NUM1_CH7      : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_BLK_NUM2_CH7      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH8_BITS
{
    volatile uint32_t CFG_D2_ADDR_HNUM_CH8          : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_WNUM_CH8          : 13; // bit 16~28
    volatile uint32_t CFG_D2_ADDR_SW_CTRL_CH8       : 1; // bit 29~29
    volatile uint32_t CFG_D2_ADDR_BYPASS_CH8        : 1; // bit 30~30
    volatile uint32_t CFG_CH8_BLENDER_STEP_SEL      : 1; // bit 31~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH8_BITS
{
    volatile uint32_t CFG_D2_ADDR_STEP_S_CH8        : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_STEP_L0_CH8       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH8_BITS
{
    volatile uint32_t CFG_D2_ADDR_STEP_L1_CH8       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_STEP_L2_CH8       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH8_BITS
{
    volatile uint32_t CFG_D2_ADDR_BLK_NUM_CH8       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_BLK_NUM0_CH8      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH8_BITS
{
    volatile uint32_t CFG_D2_ADDR_BLK_NUM1_CH8      : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_BLK_NUM2_CH8      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH9_BITS
{
    volatile uint32_t CFG_D2_ADDR_HNUM_CH9          : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_WNUM_CH9          : 13; // bit 16~28
    volatile uint32_t CFG_D2_ADDR_SW_CTRL_CH9       : 1; // bit 29~29
    volatile uint32_t CFG_D2_ADDR_BYPASS_CH9        : 1; // bit 30~30
    volatile uint32_t CFG_CH9_BLENDER_STEP_SEL      : 1; // bit 31~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH9_BITS
{
    volatile uint32_t CFG_D2_ADDR_STEP_S_CH9        : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_STEP_L0_CH9       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH9_BITS
{
    volatile uint32_t CFG_D2_ADDR_STEP_L1_CH9       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_STEP_L2_CH9       : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH9_BITS
{
    volatile uint32_t CFG_D2_ADDR_BLK_NUM_CH9       : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_BLK_NUM0_CH9      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH9_BITS
{
    volatile uint32_t CFG_D2_ADDR_BLK_NUM1_CH9      : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_BLK_NUM2_CH9      : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_DST_TRANS_BASE_UNIT_BITS
{
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH0    : 2; // bit 0~1
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH1    : 2; // bit 2~3
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH2    : 2; // bit 4~5
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH3    : 2; // bit 6~7
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH4    : 2; // bit 8~9
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH5    : 2; // bit 10~11
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH6    : 2; // bit 12~13
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH7    : 2; // bit 14~15
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH8    : 2; // bit 16~17
    volatile uint32_t CFG_TRANS_DST_BASE_UNIT_CH9    : 2; // bit 18~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_DST_TRANS_BASE_UNIT {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_DST_TRANS_BASE_UNIT_BITS    bit;
};

struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_00_BITS
{
    volatile uint32_t CFG_PO_BLOCK_LEN_CH00         : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_00 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_00_BITS    bit;
};

struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_01_BITS
{
    volatile uint32_t CFG_PO_BLOCK_LEN_CH01         : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_01 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_01_BITS    bit;
};

struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_02_BITS
{
    volatile uint32_t CFG_PO_BLOCK_LEN_CH02         : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_02 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_02_BITS    bit;
};

struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_03_BITS
{
    volatile uint32_t CFG_PO_BLOCK_LEN_CH03         : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_03 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_03_BITS    bit;
};

struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_04_BITS
{
    volatile uint32_t CFG_PO_BLOCK_LEN_CH04         : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_04 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_04_BITS    bit;
};

struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_05_BITS
{
    volatile uint32_t CFG_PO_BLOCK_LEN_CH05         : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_05 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_05_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_S_67_BITS
{
    volatile uint32_t CFG_D2_ADDR_UV_STEP_S_CH6     : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_UV_STEP_S_CH7     : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_UV_STEP_S_67 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_S_67_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_S_89_BITS
{
    volatile uint32_t CFG_D2_ADDR_UV_STEP_S_CH8     : 13; // bit 0~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t CFG_D2_ADDR_UV_STEP_S_CH9     : 13; // bit 16~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union GP_DMAC_REG_DMA_IMAGE_UV_STEP_S_89 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_S_89_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH6_BITS
{
    volatile uint32_t CFG_D2_ADDR_UV_STEP_L0_CH6    : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH6 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH6_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH7_BITS
{
    volatile uint32_t CFG_D2_ADDR_UV_STEP_L0_CH7    : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH7 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH7_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH8_BITS
{
    volatile uint32_t CFG_D2_ADDR_UV_STEP_L0_CH8    : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH8 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH8_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH9_BITS
{
    volatile uint32_t CFG_D2_ADDR_UV_STEP_L0_CH9    : 32; // bit 0~31
};

union GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH9 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH9_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_INT_EN_BITS
{
    volatile uint32_t CFG_IMAGE_BLOCK_FINISH_INT_EN    : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_IMAGE_HALF_BLOCK_FINISH_INT_EN    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GP_DMAC_REG_DMA_IMAGE_INT_EN {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_INT_EN_BITS        bit;
};

struct GP_DMAC_REG_DMA_IMAGE_INT_CLR_BITS
{
    volatile uint32_t CFG_IMAGE_BLOCK_FINISH_CLR    : 4; // bit 0~3
    volatile uint32_t CFG_IMAGE_HALF_BLOCK_FINISH_CLR    : 4; // bit 4~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union GP_DMAC_REG_DMA_IMAGE_INT_CLR {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_INT_CLR_BITS       bit;
};

struct GP_DMAC_REG_DMA_IMAGE_INT_STATUS_BITS
{
    volatile uint32_t IMAGE_BLOCK_FINISH_STATUS     : 4; // bit 0~3
    volatile uint32_t IMAGE_HALF_BLOCK_FINISH_STATUS    : 4; // bit 4~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union GP_DMAC_REG_DMA_IMAGE_INT_STATUS {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_INT_STATUS_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_FEATURE_CTRL_BITS
{
    volatile uint32_t CFG_ROTA_MODE_SEL_6           : 2; // bit 0~1
    volatile uint32_t CFG_ROTA_MODE_SEL_7           : 2; // bit 2~3
    volatile uint32_t CFG_ROTA_MODE_SEL_8           : 2; // bit 4~5
    volatile uint32_t CFG_ROTA_MODE_SEL_9           : 2; // bit 6~7
    volatile uint32_t CFG_YUV2Y_EN_6                : 1; // bit 8~8
    volatile uint32_t CFG_YUV2Y_EN_7                : 1; // bit 9~9
    volatile uint32_t CFG_YUV2Y_EN_8                : 1; // bit 10~10
    volatile uint32_t CFG_YUV2Y_EN_9                : 1; // bit 11~11
    volatile uint32_t CFG_RGB2Y_EN_6                : 1; // bit 12~12
    volatile uint32_t CFG_RGB2Y_EN_7                : 1; // bit 13~13
    volatile uint32_t CFG_RGB2Y_EN_8                : 1; // bit 14~14
    volatile uint32_t CFG_RGB2Y_EN_9                : 1; // bit 15~15
    volatile uint32_t CFG_BR_EXCHANGE_SEL_6         : 1; // bit 16~16
    volatile uint32_t CFG_BR_EXCHANGE_SEL_7         : 1; // bit 17~17
    volatile uint32_t CFG_BR_EXCHANGE_SEL_8         : 1; // bit 18~18
    volatile uint32_t CFG_BR_EXCHANGE_SEL_9         : 1; // bit 19~19
    volatile uint32_t CFG_TRIGGERED_DST_ADDRFIX_SEL_6    : 1; // bit 20~20
    volatile uint32_t CFG_TRIGGERED_DST_ADDRFIX_SEL_7    : 1; // bit 21~21
    volatile uint32_t CFG_TRIGGERED_DST_ADDRFIX_SEL_8    : 1; // bit 22~22
    volatile uint32_t CFG_TRIGGERED_DST_ADDRFIX_SEL_9    : 1; // bit 23~23
    volatile uint32_t CFG_MEMCOPY_RIGHT_DOWN_EN6    : 1; // bit 24~24
    volatile uint32_t CFG_MEMCOPY_RIGHT_DOWN_EN7    : 1; // bit 25~25
    volatile uint32_t CFG_MEMCOPY_RIGHT_DOWN_EN8    : 1; // bit 26~26
    volatile uint32_t CFG_MEMCOPY_RIGHT_DOWN_EN9    : 1; // bit 27~27
    volatile uint32_t CFG_MEMCOPY_LEFT_UP_EN6       : 1; // bit 28~28
    volatile uint32_t CFG_MEMCOPY_LEFT_UP_EN7       : 1; // bit 29~29
    volatile uint32_t CFG_MEMCOPY_LEFT_UP_EN8       : 1; // bit 30~30
    volatile uint32_t CFG_MEMCOPY_LEFT_UP_EN9       : 1; // bit 31~31
};

union GP_DMAC_REG_DMA_IMAGE_FEATURE_CTRL {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_FEATURE_CTRL_BITS    bit;
};

struct GP_DMAC_REG_DMA_IMAGE_FEATURE_CTRL0_BITS
{
    volatile uint32_t CFG_BLK_WR_DONE_MASK6         : 1; // bit 0~0
    volatile uint32_t CFG_BLK_WR_DONE_MASK7         : 1; // bit 1~1
    volatile uint32_t CFG_BLK_WR_DONE_MASK8         : 1; // bit 2~2
    volatile uint32_t CFG_BLK_WR_DONE_MASK9         : 1; // bit 3~3
    volatile uint32_t CFG_ONLINE_SOF_MASK0          : 1; // bit 4~4
    volatile uint32_t CFG_ONLINE_SOF_MASK1          : 1; // bit 5~5
    volatile uint32_t CFG_ONLINE_SOF_MASK2          : 1; // bit 6~6
    volatile uint32_t CFG_ONLINE_SOF_MASK3          : 1; // bit 7~7
    volatile uint32_t CFG_ONLINE_SOF_MASK4          : 1; // bit 8~8
    volatile uint32_t CFG_ONLINE_SOF_MASK5          : 1; // bit 9~9
    volatile uint32_t CFG_ONLINE_SOF_MASK6          : 1; // bit 10~10
    volatile uint32_t CFG_ONLINE_SOF_MASK7          : 1; // bit 11~11
    volatile uint32_t CFG_ONLINE_SOF_MASK8          : 1; // bit 12~12
    volatile uint32_t CFG_ONLINE_SOF_MASK9          : 1; // bit 13~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union GP_DMAC_REG_DMA_IMAGE_FEATURE_CTRL0 {
    volatile uint32_t                               all;
    struct GP_DMAC_REG_DMA_IMAGE_FEATURE_CTRL0_BITS    bit;
};

typedef struct
{
    union GP_DMAC_REG_DMA_CH0_CTRL                  REG_DMA_CH0_CTRL; // 0x000
    union GP_DMAC_REG_DMA_CH1_CTRL                  REG_DMA_CH1_CTRL; // 0x004
    union GP_DMAC_REG_DMA_CH2_CTRL                  REG_DMA_CH2_CTRL; // 0x008
    union GP_DMAC_REG_DMA_CH3_CTRL                  REG_DMA_CH3_CTRL; // 0x00C
    union GP_DMAC_REG_DMA_CH4_CTRL                  REG_DMA_CH4_CTRL; // 0x010
    union GP_DMAC_REG_DMA_CH5_CTRL                  REG_DMA_CH5_CTRL; // 0x014
    union GP_DMAC_REG_DMA_CH6_CTRL                  REG_DMA_CH6_CTRL; // 0x018
    union GP_DMAC_REG_DMA_CH7_CTRL                  REG_DMA_CH7_CTRL; // 0x01C
    union GP_DMAC_REG_DMA_CH8_CTRL                  REG_DMA_CH8_CTRL; // 0x020
    union GP_DMAC_REG_DMA_CH9_CTRL                  REG_DMA_CH9_CTRL; // 0x024
    union GP_DMAC_REG_DMA_INT_EN                    REG_DMA_INT_EN; // 0x028
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH0             REG_DMA_BLOCK_LEN_CH0; // 0x02C
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH1             REG_DMA_BLOCK_LEN_CH1; // 0x030
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH2             REG_DMA_BLOCK_LEN_CH2; // 0x034
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH3             REG_DMA_BLOCK_LEN_CH3; // 0x038
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH4             REG_DMA_BLOCK_LEN_CH4; // 0x03C
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH5             REG_DMA_BLOCK_LEN_CH5; // 0x040
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH6             REG_DMA_BLOCK_LEN_CH6; // 0x044
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH7             REG_DMA_BLOCK_LEN_CH7; // 0x048
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH8             REG_DMA_BLOCK_LEN_CH8; // 0x04C
    union GP_DMAC_REG_DMA_BLOCK_LEN_CH9             REG_DMA_BLOCK_LEN_CH9; // 0x050
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH0             REG_DMA_SRC_ADDR0_CH0; // 0x054
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH0             REG_DMA_SRC_ADDR1_CH0; // 0x058
    union GP_DMAC_REG_DMA_DST_ADDR0_CH0             REG_DMA_DST_ADDR0_CH0; // 0x05C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH0             REG_DMA_DST_ADDR1_CH0; // 0x060
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH1             REG_DMA_SRC_ADDR0_CH1; // 0x064
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH1             REG_DMA_SRC_ADDR1_CH1; // 0x068
    union GP_DMAC_REG_DMA_DST_ADDR0_CH1             REG_DMA_DST_ADDR0_CH1; // 0x06C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH1             REG_DMA_DST_ADDR1_CH1; // 0x070
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH2             REG_DMA_SRC_ADDR0_CH2; // 0x074
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH2             REG_DMA_SRC_ADDR1_CH2; // 0x078
    union GP_DMAC_REG_DMA_DST_ADDR0_CH2             REG_DMA_DST_ADDR0_CH2; // 0x07C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH2             REG_DMA_DST_ADDR1_CH2; // 0x080
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH3             REG_DMA_SRC_ADDR0_CH3; // 0x084
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH3             REG_DMA_SRC_ADDR1_CH3; // 0x088
    union GP_DMAC_REG_DMA_DST_ADDR0_CH3             REG_DMA_DST_ADDR0_CH3; // 0x08C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH3             REG_DMA_DST_ADDR1_CH3; // 0x090
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH4             REG_DMA_SRC_ADDR0_CH4; // 0x094
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH4             REG_DMA_SRC_ADDR1_CH4; // 0x098
    union GP_DMAC_REG_DMA_DST_ADDR0_CH4             REG_DMA_DST_ADDR0_CH4; // 0x09C
    volatile uint32_t                               REG_RESV_0XA0_0XFC[24];
    union GP_DMAC_REG_DMA_DST_ADDR1_CH4             REG_DMA_DST_ADDR1_CH4; // 0x100
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH5             REG_DMA_SRC_ADDR0_CH5; // 0x104
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH5             REG_DMA_SRC_ADDR1_CH5; // 0x108
    union GP_DMAC_REG_DMA_DST_ADDR0_CH5             REG_DMA_DST_ADDR0_CH5; // 0x10C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH5             REG_DMA_DST_ADDR1_CH5; // 0x110
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH6             REG_DMA_SRC_ADDR0_CH6; // 0x114
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH6             REG_DMA_SRC_ADDR1_CH6; // 0x118
    union GP_DMAC_REG_DMA_DST_ADDR0_CH6             REG_DMA_DST_ADDR0_CH6; // 0x11C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH6             REG_DMA_DST_ADDR1_CH6; // 0x120
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH7             REG_DMA_SRC_ADDR0_CH7; // 0x124
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH7             REG_DMA_SRC_ADDR1_CH7; // 0x128
    union GP_DMAC_REG_DMA_DST_ADDR0_CH7             REG_DMA_DST_ADDR0_CH7; // 0x12C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH7             REG_DMA_DST_ADDR1_CH7; // 0x130
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH8             REG_DMA_SRC_ADDR0_CH8; // 0x134
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH8             REG_DMA_SRC_ADDR1_CH8; // 0x138
    union GP_DMAC_REG_DMA_DST_ADDR0_CH8             REG_DMA_DST_ADDR0_CH8; // 0x13C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH8             REG_DMA_DST_ADDR1_CH8; // 0x140
    union GP_DMAC_REG_DMA_SRC_ADDR0_CH9             REG_DMA_SRC_ADDR0_CH9; // 0x144
    union GP_DMAC_REG_DMA_SRC_ADDR1_CH9             REG_DMA_SRC_ADDR1_CH9; // 0x148
    union GP_DMAC_REG_DMA_DST_ADDR0_CH9             REG_DMA_DST_ADDR0_CH9; // 0x14C
    union GP_DMAC_REG_DMA_DST_ADDR1_CH9             REG_DMA_DST_ADDR1_CH9; // 0x150
    union GP_DMAC_REG_DMA_INT_CLR                   REG_DMA_INT_CLR; // 0x154
    union GP_DMAC_REG_DMA_INT_STATUS                REG_DMA_INT_STATUS; // 0x158
    union GP_DMAC_REG_DMA_ERROR_INT_MASK            REG_DMA_ERROR_INT_MASK; // 0x15C
    union GP_DMAC_REG_DMA_ERROR_INT_EN              REG_DMA_ERROR_INT_EN; // 0x160
    union GP_DMAC_REG_DMA_IMAGE_PROC_BYPASS0        REG_DMA_IMAGE_PROC_BYPASS0; // 0x164
    union GP_DMAC_REG_DMA_IMAGE_PROC_BYPASS1        REG_DMA_IMAGE_PROC_BYPASS1; // 0x168
    union GP_DMAC_REG_DMA_RGB_MODE                  REG_DMA_RGB_MODE; // 0x16C
    volatile uint32_t                               REG_RESV_0X170_0X188[7];
    union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH6    REG_DMA_IMAGE_SIZE_CONFIG_IN_CH6; // 0x18C
    union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH6    REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH6; // 0x190
    union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH7    REG_DMA_IMAGE_SIZE_CONFIG_IN_CH7; // 0x194
    union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH7    REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH7; // 0x198
    union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH8    REG_DMA_IMAGE_SIZE_CONFIG_IN_CH8; // 0x19C
    union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH8    REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH8; // 0x1A0
    union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_IN_CH9    REG_DMA_IMAGE_SIZE_CONFIG_IN_CH9; // 0x1A4
    union GP_DMAC_REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH9    REG_DMA_IMAGE_SIZE_CONFIG_OUT_CH9; // 0x1A8
    union GP_DMAC_REG_DMA_IMAGE_FORMAT              REG_DMA_IMAGE_FORMAT; // 0x1AC
    union GP_DMAC_REG_DMA_IMAGE_ENC_DEC_CTRL        REG_DMA_IMAGE_ENC_DEC_CTRL; // 0x1B0
    union GP_DMAC_REG_DMA_CH_CLR                    REG_DMA_CH_CLR; // 0x1B4
    union GP_DMAC_REG_DMA_ENC_OUT2D_BYPASS          REG_DMA_ENC_OUT2D_BYPASS; // 0x1B8
    union GP_DMAC_REG_DMA_DEC_OUT2D_BYPASS          REG_DMA_DEC_OUT2D_BYPASS; // 0x1BC
    union GP_DMAC_REG_DMA_ENC_IN2D_BYPASS           REG_DMA_ENC_IN2D_BYPASS; // 0x1C0
    union GP_DMAC_REG_DMA_DEC_IN2D_BYPASS           REG_DMA_DEC_IN2D_BYPASS; // 0x1C4
    volatile uint32_t                               REG_RESV_0X1C8_0X1D4[4];
    union GP_DMAC_REG_DMA_ZOOM_CTRL_CH6             REG_DMA_ZOOM_CTRL_CH6; // 0x1D8
    union GP_DMAC_REG_DMA_ZOOM_CTRL_CH7             REG_DMA_ZOOM_CTRL_CH7; // 0x1DC
    union GP_DMAC_REG_DMA_ZOOM_CTRL_CH8             REG_DMA_ZOOM_CTRL_CH8; // 0x1E0
    union GP_DMAC_REG_DMA_ZOOM_CTRL_CH9             REG_DMA_ZOOM_CTRL_CH9; // 0x1E4
    union GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH6    REG_DMA_IMAGE_OUT_BLOCK_LEN_CH6; // 0x1E8
    union GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH7    REG_DMA_IMAGE_OUT_BLOCK_LEN_CH7; // 0x1EC
    union GP_DMAC_REG_DMA_ZOOM_MODE                 REG_DMA_ZOOM_MODE; // 0x1F0
    union GP_DMAC_REG_DMA_CH_TRIGGER_CTRL           REG_DMA_CH_TRIGGER_CTRL; // 0x1F4
    union GP_DMAC_REG_DMA_DIAG_SEL                  REG_DMA_DIAG_SEL; // 0x1F8
    union GP_DMAC_REG_DMA_DIAG_RPT                  REG_DMA_DIAG_RPT; // 0x1FC
    union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH0    REG_DMA_SCATTER_GATHER_CTRL_CH0; // 0x200
    union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH1    REG_DMA_SCATTER_GATHER_CTRL_CH1; // 0x204
    union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH2    REG_DMA_SCATTER_GATHER_CTRL_CH2; // 0x208
    union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH3    REG_DMA_SCATTER_GATHER_CTRL_CH3; // 0x20C
    union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH4    REG_DMA_SCATTER_GATHER_CTRL_CH4; // 0x210
    union GP_DMAC_REG_DMA_SCATTER_GATHER_CTRL_CH5    REG_DMA_SCATTER_GATHER_CTRL_CH5; // 0x214
    union GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH8    REG_DMA_IMAGE_OUT_BLOCK_LEN_CH8; // 0x218
    union GP_DMAC_REG_DMA_IMAGE_OUT_BLOCK_LEN_CH9    REG_DMA_IMAGE_OUT_BLOCK_LEN_CH9; // 0x21C
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH6    REG_DMA_IMAGE_D2_ADDR_CTRL0_CH6; // 0x220
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH6    REG_DMA_IMAGE_D2_ADDR_CTRL1_CH6; // 0x224
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH6    REG_DMA_IMAGE_D2_ADDR_CTRL2_CH6; // 0x228
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH6    REG_DMA_IMAGE_D2_ADDR_CTRL3_CH6; // 0x22C
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH6    REG_DMA_IMAGE_D2_ADDR_CTRL4_CH6; // 0x230
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH7    REG_DMA_IMAGE_D2_ADDR_CTRL0_CH7; // 0x234
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH7    REG_DMA_IMAGE_D2_ADDR_CTRL1_CH7; // 0x238
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH7    REG_DMA_IMAGE_D2_ADDR_CTRL2_CH7; // 0x23C
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH7    REG_DMA_IMAGE_D2_ADDR_CTRL3_CH7; // 0x240
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH7    REG_DMA_IMAGE_D2_ADDR_CTRL4_CH7; // 0x244
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH8    REG_DMA_IMAGE_D2_ADDR_CTRL0_CH8; // 0x248
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH8    REG_DMA_IMAGE_D2_ADDR_CTRL1_CH8; // 0x24C
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH8    REG_DMA_IMAGE_D2_ADDR_CTRL2_CH8; // 0x250
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH8    REG_DMA_IMAGE_D2_ADDR_CTRL3_CH8; // 0x254
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH8    REG_DMA_IMAGE_D2_ADDR_CTRL4_CH8; // 0x258
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL0_CH9    REG_DMA_IMAGE_D2_ADDR_CTRL0_CH9; // 0x25C
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL1_CH9    REG_DMA_IMAGE_D2_ADDR_CTRL1_CH9; // 0x260
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL2_CH9    REG_DMA_IMAGE_D2_ADDR_CTRL2_CH9; // 0x264
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL3_CH9    REG_DMA_IMAGE_D2_ADDR_CTRL3_CH9; // 0x268
    union GP_DMAC_REG_DMA_IMAGE_D2_ADDR_CTRL4_CH9    REG_DMA_IMAGE_D2_ADDR_CTRL4_CH9; // 0x26C
    union GP_DMAC_REG_DMA_DST_TRANS_BASE_UNIT       REG_DMA_DST_TRANS_BASE_UNIT; // 0x270
    union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_00        REG_DMA_PO_BLOCK_LEN_CH_00; // 0x274
    union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_01        REG_DMA_PO_BLOCK_LEN_CH_01; // 0x278
    union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_02        REG_DMA_PO_BLOCK_LEN_CH_02; // 0x27C
    union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_03        REG_DMA_PO_BLOCK_LEN_CH_03; // 0x280
    union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_04        REG_DMA_PO_BLOCK_LEN_CH_04; // 0x284
    union GP_DMAC_REG_DMA_PO_BLOCK_LEN_CH_05        REG_DMA_PO_BLOCK_LEN_CH_05; // 0x288
    union GP_DMAC_REG_DMA_IMAGE_UV_STEP_S_67        REG_DMA_IMAGE_UV_STEP_S_67; // 0x28C
    union GP_DMAC_REG_DMA_IMAGE_UV_STEP_S_89        REG_DMA_IMAGE_UV_STEP_S_89; // 0x290
    union GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH6      REG_DMA_IMAGE_UV_STEP_L0_CH6; // 0x294
    union GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH7      REG_DMA_IMAGE_UV_STEP_L0_CH7; // 0x298
    union GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH8      REG_DMA_IMAGE_UV_STEP_L0_CH8; // 0x29C
    union GP_DMAC_REG_DMA_IMAGE_UV_STEP_L0_CH9      REG_DMA_IMAGE_UV_STEP_L0_CH9; // 0x2A0
    union GP_DMAC_REG_DMA_IMAGE_INT_EN              REG_DMA_IMAGE_INT_EN; // 0x2A4
    union GP_DMAC_REG_DMA_IMAGE_INT_CLR             REG_DMA_IMAGE_INT_CLR; // 0x2A8
    union GP_DMAC_REG_DMA_IMAGE_INT_STATUS          REG_DMA_IMAGE_INT_STATUS; // 0x2AC
    union GP_DMAC_REG_DMA_IMAGE_FEATURE_CTRL        REG_DMA_IMAGE_FEATURE_CTRL; // 0x2B0
    union GP_DMAC_REG_DMA_IMAGE_FEATURE_CTRL0       REG_DMA_IMAGE_FEATURE_CTRL0; // 0x2B4
} GP_DMAC_RegDef;


#endif // __GP_DMAC_REGFILE_H__

