#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jul 22 19:50:11 2018
# Process ID: 32016
# Current directory: /home/chase/github/FPGA_VHDL/lab5/.runs/synth_1
# Command line: vivado -log lab5_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5_top.tcl
# Log file: /home/chase/github/FPGA_VHDL/lab5/.runs/synth_1/lab5_top.vds
# Journal file: /home/chase/github/FPGA_VHDL/lab5/.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/root/.Xilinx/Vivado/Vivado_init.tcl'
source lab5_top.tcl -notrace
Command: synth_design -top lab5_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32030 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.008 ; gain = 86.926 ; free physical = 1357 ; free virtual = 4948
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5_top' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/lab5_top.vhd:45]
	Parameter h_pulse bound to: 96 - type: integer 
	Parameter h_bp bound to: 48 - type: integer 
	Parameter h_pixels bound to: 640 - type: integer 
	Parameter h_fp bound to: 16 - type: integer 
	Parameter v_pulse bound to: 2 - type: integer 
	Parameter v_bp bound to: 29 - type: integer 
	Parameter v_pixels bound to: 480 - type: integer 
	Parameter v_fp bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'btnDebounce' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/btnDebounce.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'btnDebounce' (1#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/btnDebounce.vhd:14]
INFO: [Synth 8-638] synthesizing module 'accelDebounce' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/accelDebounce.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'accelDebounce' (2#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/accelDebounce.vhd:15]
INFO: [Synth 8-638] synthesizing module 'pulse_generator_small' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/pulse_generator_small.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'pulse_generator_small' (3#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/pulse_generator_small.vhd:12]
INFO: [Synth 8-638] synthesizing module 'accel_spi_rw' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/spi.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element sclk_d_reg was removed.  [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/spi.vhd:334]
INFO: [Synth 8-256] done synthesizing module 'accel_spi_rw' (4#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/spi.vhd:28]
INFO: [Synth 8-638] synthesizing module 'seg7_controller' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/seg7_controller.vhd:21]
INFO: [Synth 8-638] synthesizing module 'pulse_generator' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/pulse_generator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'pulse_generator' (5#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/pulse_generator.vhd:12]
INFO: [Synth 8-638] synthesizing module 'upCounter' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/upcounter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'upCounter' (6#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/upcounter.vhd:14]
INFO: [Synth 8-638] synthesizing module 'seg7_hex' [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/seg7_hex.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'seg7_hex' (7#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/seg7_hex.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'seg7_controller' (8#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/seg7_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'lab5_top' (9#1) [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/lab5_top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1338.617 ; gain = 132.535 ; free physical = 1367 ; free virtual = 4958
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1338.617 ; gain = 132.535 ; free physical = 1367 ; free virtual = 4958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1338.617 ; gain = 132.535 ; free physical = 1367 ; free virtual = 4958
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/nexys4_constraint.xdc]
Finished Parsing XDC File [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/nexys4_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chase/github/FPGA_VHDL/lab5/lab5.srcs/nexys4_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.371 ; gain = 0.000 ; free physical = 1100 ; free virtual = 4691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1656.371 ; gain = 450.289 ; free physical = 1179 ; free virtual = 4770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1656.371 ; gain = 450.289 ; free physical = 1179 ; free virtual = 4770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1656.371 ; gain = 450.289 ; free physical = 1181 ; free virtual = 4772
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'command_state_reg' in module 'accel_spi_rw'
INFO: [Synth 8-5546] ROM "SPI_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regAD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "toSPIbytes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPIstart" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idlecmd |                    0000000000001 |                             0000
             writeaddr2d |                    0000000000010 |                             0001
             donestartup |                    0000000000100 |                             0010
              readaddr00 |                    0000000001000 |                             0011
            captureid_ad |                    0000000010000 |                             0100
              readaddr01 |                    0000000100000 |                             0101
            captureid_1d |                    0000001000000 |                             0110
              readaddr08 |                    0000010000000 |                             0111
                capturex |                    0000100000000 |                             1000
              readaddr09 |                    0001000000000 |                             1001
                capturey |                    0010000000000 |                             1010
              readaddr0a |                    0100000000000 |                             1011
                capturez |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'command_state_reg' using encoding 'one-hot' in module 'accel_spi_rw'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1656.371 ; gain = 450.289 ; free physical = 1172 ; free virtual = 4764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	  13 Input     20 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
	   3 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module btnDebounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module accelDebounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module pulse_generator_small 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module accel_spi_rw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	  13 Input     20 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module upCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module seg7_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accel_spi_rw_0/SPI_shiftregister_reg[0] )
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[23]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[22]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[21]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[20]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[19]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[18]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[17]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[16]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[15]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[14]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[13]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[12]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[11]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[10]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[9]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regX_reg[8]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[23]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[22]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[21]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[20]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[19]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[18]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[17]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[16]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[15]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[14]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[13]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[12]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[11]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[10]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[9]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regY_reg[8]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[23]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[22]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[21]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[20]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[19]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[18]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[17]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[16]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[15]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[14]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[13]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[12]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[11]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[10]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[9]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regZ_reg[8]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[23]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[22]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[21]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[20]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[19]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[18]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[17]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[16]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[15]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[14]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[13]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[12]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[11]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[10]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[9]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/regAD_reg[8]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[23]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[22]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[21]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[20]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[19]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[18]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[17]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[16]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[15]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[14]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[13]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[12]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[11]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[10]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[9]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/reg1D_reg[8]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (accel_spi_rw_0/SPI_shiftregister_reg[0]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (xpos_reg[7]) is unused and will be removed from module lab5_top.
WARNING: [Synth 8-3332] Sequential element (ypos_reg[7]) is unused and will be removed from module lab5_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1656.371 ; gain = 450.289 ; free physical = 1149 ; free virtual = 4743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1656.371 ; gain = 450.289 ; free physical = 1028 ; free virtual = 4621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1681.910 ; gain = 475.828 ; free physical = 997 ; free virtual = 4590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1682.918 ; gain = 476.836 ; free physical = 994 ; free virtual = 4587
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 1682.918 ; gain = 476.836 ; free physical = 995 ; free virtual = 4589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 1682.918 ; gain = 476.836 ; free physical = 995 ; free virtual = 4589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 1682.918 ; gain = 476.836 ; free physical = 995 ; free virtual = 4589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 1682.918 ; gain = 476.836 ; free physical = 995 ; free virtual = 4589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 1682.918 ; gain = 476.836 ; free physical = 995 ; free virtual = 4589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 1682.918 ; gain = 476.836 ; free physical = 995 ; free virtual = 4589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab5_top    | accel_spi_rw_0/SPI_shiftregister_reg[23] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lab5_top    | accel_spi_rw_0/SPI_shiftregister_reg[7]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    84|
|3     |LUT1   |    23|
|4     |LUT2   |    45|
|5     |LUT3   |    50|
|6     |LUT4   |    96|
|7     |LUT5   |    92|
|8     |LUT6   |   140|
|9     |MUXF7  |     1|
|10    |SRL16E |     2|
|11    |FDCE   |   110|
|12    |FDPE   |     1|
|13    |FDRE   |   368|
|14    |IBUF   |    11|
|15    |OBUF   |    38|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+----------------------+------+
|      |Instance                  |Module                |Cells |
+------+--------------------------+----------------------+------+
|1     |top                       |                      |  1062|
|2     |  Debounce_X_neg          |accelDebounce         |    91|
|3     |  Debounce_X_pos          |accelDebounce_0       |    82|
|4     |  Debounce_Y_neg          |accelDebounce_1       |    87|
|5     |  Debounce_Y_pos          |accelDebounce_2       |    82|
|6     |  accel_spi_rw_0          |accel_spi_rw          |   222|
|7     |  btnDebounce_D           |btnDebounce           |    44|
|8     |  btnDebounce_L           |btnDebounce_3         |    53|
|9     |  btnDebounce_R           |btnDebounce_4         |    44|
|10    |  btnDebounce_U           |btnDebounce_5         |    44|
|11    |  pulse_generator_small_0 |pulse_generator_small |    19|
|12    |  seg7_controller_0       |seg7_controller       |    84|
|13    |    pulse_generator_0     |pulse_generator       |    48|
|14    |    upCounter_0           |upCounter             |    36|
+------+--------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 1682.918 ; gain = 476.836 ; free physical = 995 ; free virtual = 4589
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1682.918 ; gain = 159.082 ; free physical = 1052 ; free virtual = 4645
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 1682.926 ; gain = 476.836 ; free physical = 1062 ; free virtual = 4656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1682.926 ; gain = 489.371 ; free physical = 1065 ; free virtual = 4659
INFO: [Common 17-1381] The checkpoint '/home/chase/github/FPGA_VHDL/lab5/.runs/synth_1/lab5_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab5_top_utilization_synth.rpt -pb lab5_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1682.926 ; gain = 0.000 ; free physical = 1066 ; free virtual = 4660
INFO: [Common 17-206] Exiting Vivado at Sun Jul 22 19:51:29 2018...
