$date
	Sun Oct 23 03:50:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#559230
b100 &
b100 %
1$
b100 !
1"
#559231
0"
#559234
b10 &
b10 %
#559238
b1 &
1#
b1 %
#559242
b0 &
b0 %
0#
0$
#1623227
b11010 !
1"
#1623230
b11010 &
b11010 %
1$
#1623231
0"
#1623234
b1101 &
b1101 %
#1623238
b101000 &
b101000 %
#1623242
b10100 &
b10100 %
#1623246
b1010 &
b1010 %
#1623250
b101 &
b101 %
#1623254
b10000 &
b10000 %
#1623258
b1000 &
b1000 %
#1623262
b100 &
b100 %
#1623266
b10 &
b10 %
#1623270
b1 &
1#
b1 %
#1623274
b0 &
b0 %
0#
0$
#2619063
b1000 !
1"
#2619066
b1000 &
b1000 %
1$
#2619067
0"
#2619070
b100 &
b100 %
#2619074
b10 &
b10 %
#2619078
b1 &
1#
b1 %
#2619082
b0 &
b0 %
0#
0$
#4500012
