 
set ::env(PROJECT_NAME) gcm-aes
set ::env(DESIGN_TOP) gcm_aes_v0
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/gcm-aes/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/gcm-aes/rtl/gcm_aes_v0.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


