Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Program_Files/VIVADO/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testww_behav xil_defaultlib.testww -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.numeric_bit
Compiling architecture count59 of entity xil_defaultlib.CTR_59 [ctr_59_default]
Compiling architecture count12 of entity xil_defaultlib.CTR_12 [ctr_12_default]
Compiling architecture clock1 of entity xil_defaultlib.clock [clock_default]
Compiling architecture count99 of entity xil_defaultlib.CTR_99 [ctr_99_default]
Compiling architecture stopwatch1 of entity xil_defaultlib.stopwatch [stopwatch_default]
Compiling architecture wristwatch1 of entity xil_defaultlib.wristwatch [wristwatch_default]
Compiling architecture testww1 of entity xil_defaultlib.testww
Built simulation snapshot testww_behav
