<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='167' type='408'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='166'>// Vector saturating rounding shift by immediate:</doc>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='167'>// ...right narrow (signed)</doc>
<use f='llvm/build/lib/Target/ARM/ARMGenFastISel.inc' l='7807' c='_ZN12_GLOBAL__N_111ARMFastISel30fastEmit_ri_Predicate_shr_imm8EN4llvm3MVTES2_jjbm'/>
<use f='llvm/build/lib/Target/ARM/ARMGenFastISel.inc' l='7948' c='_ZN12_GLOBAL__N_111ARMFastISel31fastEmit_ri_Predicate_shr_imm16EN4llvm3MVTES2_jjbm'/>
<use f='llvm/build/lib/Target/ARM/ARMGenFastISel.inc' l='8089' c='_ZN12_GLOBAL__N_111ARMFastISel31fastEmit_ri_Predicate_shr_imm32EN4llvm3MVTES2_jjbm'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='79298' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='79298' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1700' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15363' u='r' c='_ZNK4llvm17ARMTargetLowering23PerformIntrinsicCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
