\doxysection{Parametric\+Dram\+Directory\+MSI\+::PWC Class Reference}
\label{classParametricDramDirectoryMSI_1_1PWC}\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}


{\ttfamily \#include $<$pwc.\+h$>$}



Collaboration diagram for Parametric\+Dram\+Directory\+MSI\+::PWC\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1PWC__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ where\+\_\+t} \{ \textbf{ HIT} = 0
, \textbf{ MISS}
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ PWC} (String name, String cfgname, \textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt32} L1\+\_\+num\+\_\+entries, \textbf{ UInt32} L1\+\_\+associativity, \textbf{ UInt32} L2\+\_\+num\+\_\+entries, \textbf{ UInt32} L2\+\_\+associativity, \textbf{ UInt32} L3\+\_\+num\+\_\+entries, \textbf{ UInt32} L3\+\_\+associativity, \textbf{ Component\+Latency} \textbf{ access\+\_\+latency}, \textbf{ Component\+Latency} \textbf{ miss\+\_\+latency}, bool \textbf{ perfect})
\item 
\textbf{ PWC\+::where\+\_\+t} \textbf{ lookup} (\textbf{ Int\+Ptr} address, \textbf{ Subsecond\+Time} now, bool allocate\+\_\+on\+\_\+miss, int level, bool count)
\item 
void \textbf{ allocate} (\textbf{ Int\+Ptr} address, \textbf{ Subsecond\+Time} now, \textbf{ Cache} $\ast$pwc\+\_\+cache)
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Component\+Latency} \textbf{ access\+\_\+latency}
\item 
\textbf{ Component\+Latency} \textbf{ miss\+\_\+latency}
\end{DoxyCompactItemize}
\doxysubsubsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const \textbf{ UInt64} \textbf{ HASH\+\_\+\+PRIME} = 124183
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Cache} \textbf{ m\+\_\+\+L4\+\_\+cache}
\item 
\textbf{ Cache} \textbf{ m\+\_\+\+L3\+\_\+cache}
\item 
\textbf{ Cache} \textbf{ m\+\_\+\+L2\+\_\+cache}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+l4\+\_\+access}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+l4\+\_\+miss}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+l3\+\_\+access}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+l3\+\_\+miss}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+l2\+\_\+access}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+l2\+\_\+miss}
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ m\+\_\+core\+\_\+id}
\item 
bool \textbf{ perfect}
\end{DoxyCompactItemize}
\doxysubsubsection*{Static Private Attributes}
\begin{DoxyCompactItemize}
\item 
static \textbf{ UInt32} \textbf{ SIM\+\_\+\+PAGE\+\_\+\+SHIFT}
\item 
static \textbf{ Int\+Ptr} \textbf{ SIM\+\_\+\+PAGE\+\_\+\+SIZE}
\item 
static \textbf{ Int\+Ptr} \textbf{ SIM\+\_\+\+PAGE\+\_\+\+MASK}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 13} of file \textbf{ pwc.\+h}.



\doxysubsection{Member Enumeration Documentation}
\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!where\_t@{where\_t}}
\index{where\_t@{where\_t}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{where\_t}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a6dd8c06790d0c9d852fab6812f7f9c70} 
enum \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::where\+\_\+t}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HIT@{HIT}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!HIT@{HIT}}}\label{classParametricDramDirectoryMSI_1_1PWC_a6dd8c06790d0c9d852fab6812f7f9c70} 
HIT&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MISS@{MISS}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!MISS@{MISS}}}\label{classParametricDramDirectoryMSI_1_1PWC_a6dd8c06790d0c9d852fab6812f7f9c70} 
MISS&\\
\hline

\end{DoxyEnumFields}


Definition at line \textbf{ 37} of file \textbf{ pwc.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!PWC@{PWC}}
\index{PWC@{PWC}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{PWC()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_aec3f35a8088d8c8e5d7c8edafd2404c7} 
Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::\+PWC (\begin{DoxyParamCaption}\item[{String}]{name}{, }\item[{String}]{cfgname}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ UInt32}}]{L1\+\_\+num\+\_\+entries}{, }\item[{\textbf{ UInt32}}]{L1\+\_\+associativity}{, }\item[{\textbf{ UInt32}}]{L2\+\_\+num\+\_\+entries}{, }\item[{\textbf{ UInt32}}]{L2\+\_\+associativity}{, }\item[{\textbf{ UInt32}}]{L3\+\_\+num\+\_\+entries}{, }\item[{\textbf{ UInt32}}]{L3\+\_\+associativity}{, }\item[{\textbf{ Component\+Latency}}]{access\+\_\+latency}{, }\item[{\textbf{ Component\+Latency}}]{miss\+\_\+latency}{, }\item[{bool}]{perfect}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 19} of file \textbf{ pwc.\+cc}.



References \textbf{ m\+\_\+l2\+\_\+access}, \textbf{ m\+\_\+l2\+\_\+miss}, \textbf{ m\+\_\+l3\+\_\+access}, \textbf{ m\+\_\+l3\+\_\+miss}, \textbf{ m\+\_\+l4\+\_\+access}, \textbf{ m\+\_\+l4\+\_\+miss}, and \textbf{ register\+Stats\+Metric()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=321pt]{classParametricDramDirectoryMSI_1_1PWC_aec3f35a8088d8c8e5d7c8edafd2404c7_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Function Documentation}
\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!allocate@{allocate}}
\index{allocate@{allocate}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{allocate()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a6ddedd8ac84e0df4110229c31690a20d} 
void Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::allocate (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{\textbf{ Cache} $\ast$}]{pwc\+\_\+cache}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 92} of file \textbf{ pwc.\+cc}.



References \textbf{ Cache\+::insert\+Single\+Line()}, and \textbf{ Cache\+Base\+::split\+Address()}.



Referenced by \textbf{ lookup()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1PWC_a6ddedd8ac84e0df4110229c31690a20d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1PWC_a6ddedd8ac84e0df4110229c31690a20d_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!lookup@{lookup}}
\index{lookup@{lookup}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{lookup()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a99c996e414f0748aec52a7d3ce8c3200} 
\textbf{ PWC\+::where\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::lookup (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{bool}]{allocate\+\_\+on\+\_\+miss}{, }\item[{int}]{level}{, }\item[{bool}]{count}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 40} of file \textbf{ pwc.\+cc}.



References \textbf{ Cache\+::access\+Single\+Line()}, \textbf{ allocate()}, \textbf{ HIT}, \textbf{ Cache\+Base\+::\+LOAD}, \textbf{ m\+\_\+l2\+\_\+access}, \textbf{ m\+\_\+\+L2\+\_\+cache}, \textbf{ m\+\_\+l2\+\_\+miss}, \textbf{ m\+\_\+l3\+\_\+access}, \textbf{ m\+\_\+\+L3\+\_\+cache}, \textbf{ m\+\_\+l3\+\_\+miss}, \textbf{ m\+\_\+l4\+\_\+access}, \textbf{ m\+\_\+\+L4\+\_\+cache}, \textbf{ m\+\_\+l4\+\_\+miss}, \textbf{ MISS}, and \textbf{ perfect}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::init\+\_\+walk()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::\+Initialize\+Walk\+Recursive()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1PWC_a99c996e414f0748aec52a7d3ce8c3200_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1PWC_a99c996e414f0748aec52a7d3ce8c3200_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!access\_latency@{access\_latency}}
\index{access\_latency@{access\_latency}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{access\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a09824d38b0046fb276b28e4317ffa575} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::access\+\_\+latency}



Definition at line \textbf{ 43} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::init\+\_\+walk()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::\+Initialize\+Walk\+Recursive()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!HASH\_PRIME@{HASH\_PRIME}}
\index{HASH\_PRIME@{HASH\_PRIME}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{HASH\_PRIME}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_ab881885253697493150224ba26094f1d} 
const \textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::\+HASH\+\_\+\+PRIME = 124183\hspace{0.3cm}{\ttfamily [static]}}



Definition at line \textbf{ 49} of file \textbf{ pwc.\+h}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_core\_id@{m\_core\_id}}
\index{m\_core\_id@{m\_core\_id}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_core\_id}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a9bb82595ecbc88271a314da0a9d22f2b} 
\textbf{ core\+\_\+id\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+core\+\_\+id\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 32} of file \textbf{ pwc.\+h}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_l2\_access@{m\_l2\_access}}
\index{m\_l2\_access@{m\_l2\_access}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_l2\_access}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a893b069730fc053e553daa75d20a6105} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+l2\+\_\+access\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 26} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ PWC()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_L2\_cache@{m\_L2\_cache}}
\index{m\_L2\_cache@{m\_L2\_cache}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_L2\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_af719f51d929f0f42f79b1d3e168b7c5e} 
\textbf{ Cache} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+\+L2\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 22} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_l2\_miss@{m\_l2\_miss}}
\index{m\_l2\_miss@{m\_l2\_miss}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_l2\_miss}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_aea5d8a4983dcbeb70e50af4ce2243fb6} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+l2\+\_\+miss\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 26} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ PWC()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_l3\_access@{m\_l3\_access}}
\index{m\_l3\_access@{m\_l3\_access}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_l3\_access}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a8ced55308c97b331eb154a4cdf246b09} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+l3\+\_\+access\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 25} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ PWC()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_L3\_cache@{m\_L3\_cache}}
\index{m\_L3\_cache@{m\_L3\_cache}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_L3\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_ad36f8e640a382b40ca85d63bd244b310} 
\textbf{ Cache} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+\+L3\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 21} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_l3\_miss@{m\_l3\_miss}}
\index{m\_l3\_miss@{m\_l3\_miss}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_l3\_miss}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_aca42231c969dab3870dd82e6be6b1d9c} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+l3\+\_\+miss\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 25} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ PWC()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_l4\_access@{m\_l4\_access}}
\index{m\_l4\_access@{m\_l4\_access}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_l4\_access}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a828084359cddad70a87c8a730eb02cb4} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+l4\+\_\+access\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 24} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ PWC()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_L4\_cache@{m\_L4\_cache}}
\index{m\_L4\_cache@{m\_L4\_cache}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_L4\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a49191eb65ed62db83b324c5a3609835e} 
\textbf{ Cache} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+\+L4\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 20} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!m\_l4\_miss@{m\_l4\_miss}}
\index{m\_l4\_miss@{m\_l4\_miss}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{m\_l4\_miss}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a0f9a2d8a41c7f61f56e1ba6dea4222d9} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::m\+\_\+l4\+\_\+miss\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 24} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ PWC()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!miss\_latency@{miss\_latency}}
\index{miss\_latency@{miss\_latency}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{miss\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a02a5de8e064b3876c057e03d20cfb374} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::miss\+\_\+latency}



Definition at line \textbf{ 44} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::init\+\_\+walk()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::\+Initialize\+Walk\+Recursive()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!perfect@{perfect}}
\index{perfect@{perfect}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{perfect}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a7a15ff58aacf0ae40abc522cbcbe3e6d} 
bool Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::perfect\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 33} of file \textbf{ pwc.\+h}.



Referenced by \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!SIM\_PAGE\_MASK@{SIM\_PAGE\_MASK}}
\index{SIM\_PAGE\_MASK@{SIM\_PAGE\_MASK}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{SIM\_PAGE\_MASK}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a1c695b77a1faf2dee797330accda4033} 
\textbf{ Int\+Ptr} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::\+SIM\+\_\+\+PAGE\+\_\+\+MASK\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 18} of file \textbf{ pwc.\+h}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!SIM\_PAGE\_SHIFT@{SIM\_PAGE\_SHIFT}}
\index{SIM\_PAGE\_SHIFT@{SIM\_PAGE\_SHIFT}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{SIM\_PAGE\_SHIFT}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a9a92eee22a0fc6952d657463f98e1aec} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::\+SIM\+\_\+\+PAGE\+\_\+\+SHIFT\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 16} of file \textbf{ pwc.\+h}.

\index{ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}!SIM\_PAGE\_SIZE@{SIM\_PAGE\_SIZE}}
\index{SIM\_PAGE\_SIZE@{SIM\_PAGE\_SIZE}!ParametricDramDirectoryMSI::PWC@{ParametricDramDirectoryMSI::PWC}}
\doxysubsubsection{SIM\_PAGE\_SIZE}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1PWC_a987d8c106f9e1ca15ac874078fb91b58} 
\textbf{ Int\+Ptr} Parametric\+Dram\+Directory\+MSI\+::\+PWC\+::\+SIM\+\_\+\+PAGE\+\_\+\+SIZE\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 17} of file \textbf{ pwc.\+h}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ pwc.\+h}\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ pwc.\+cc}\end{DoxyCompactItemize}
