Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jan 15 22:57:57 2024
| Host         : ALKAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       101         
HPDR-1     Warning           Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1045)
5. checking no_input_delay (13)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1045)
---------------------------------------------------
 There are 1045 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.485        0.000                      0                  993        0.128        0.000                      0                  993        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 10.000}     20.000          50.000          
  clkout1    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0          13.485        0.000                      0                  180        0.149        0.000                      0                  180        9.500        0.000                       0                    87  
  clkout1          30.786        0.000                      0                  804        0.128        0.000                      0                  804       19.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0            16.061        0.000                      0                    9        0.334        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       13.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.485ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 2.826ns (46.079%)  route 3.307ns (53.921%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.758     4.313    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.859     5.296    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y21         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.564    18.491    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y21         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.577    19.067    
                         clock uncertainty           -0.082    18.986    
    SLICE_X21Y21         FDRE (Setup_fdre_C_CE)      -0.205    18.781    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 13.485    

Slack (MET) :             13.507ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.826ns (48.524%)  route 2.998ns (51.476%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.651     4.206    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.330 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.657     4.987    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X22Y22         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.561    18.488    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X22Y22         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.612    19.099    
                         clock uncertainty           -0.082    19.018    
    SLICE_X22Y22         FDRE (Setup_fdre_C_R)       -0.524    18.494    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                 13.507    

Slack (MET) :             13.566ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.826ns (46.180%)  route 3.293ns (53.820%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.758     4.313    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.845     5.282    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X22Y22         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.561    18.488    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X22Y22         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.612    19.099    
                         clock uncertainty           -0.082    19.018    
    SLICE_X22Y22         FDRE (Setup_fdre_C_CE)      -0.169    18.849    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 13.566    

Slack (MET) :             13.567ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 2.826ns (48.496%)  route 3.001ns (51.504%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.651     4.206    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.330 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.661     4.990    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X21Y21         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.564    18.491    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y21         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.577    19.067    
                         clock uncertainty           -0.082    18.986    
    SLICE_X21Y21         FDRE (Setup_fdre_C_R)       -0.429    18.557    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 13.567    

Slack (MET) :             13.625ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 2.826ns (47.180%)  route 3.164ns (52.820%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.758     4.313    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     5.153    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y23         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.561    18.488    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y23         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.577    19.064    
                         clock uncertainty           -0.082    18.983    
    SLICE_X21Y23         FDRE (Setup_fdre_C_CE)      -0.205    18.778    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         18.778    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 13.625    

Slack (MET) :             13.625ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 2.826ns (47.180%)  route 3.164ns (52.820%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.758     4.313    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     5.153    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y23         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.561    18.488    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y23         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.577    19.064    
                         clock uncertainty           -0.082    18.983    
    SLICE_X21Y23         FDRE (Setup_fdre_C_CE)      -0.205    18.778    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         18.778    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 13.625    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.826ns (49.029%)  route 2.938ns (50.971%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.651     4.206    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.330 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.597     4.927    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.561    18.488    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y23         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.577    19.064    
                         clock uncertainty           -0.082    18.983    
    SLICE_X21Y23         FDRE (Setup_fdre_C_R)       -0.429    18.554    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         18.554    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.826ns (49.029%)  route 2.938ns (50.971%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.651     4.206    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.330 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.597     4.927    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.561    18.488    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y23         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.577    19.064    
                         clock uncertainty           -0.082    18.983    
    SLICE_X21Y23         FDRE (Setup_fdre_C_R)       -0.429    18.554    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         18.554    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.632ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 2.826ns (49.089%)  route 2.931ns (50.911%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.651     4.206    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.330 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.590     4.920    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X21Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.559    18.486    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.577    19.062    
                         clock uncertainty           -0.082    18.981    
    SLICE_X21Y24         FDRE (Setup_fdre_C_R)       -0.429    18.552    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         18.552    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                 13.632    

Slack (MET) :             13.632ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 2.826ns (49.089%)  route 2.931ns (50.911%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.774    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.617 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.025     2.642    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.766 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.665     3.431    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.555 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.651     4.206    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.330 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.590     4.920    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X21Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.559    18.486    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.577    19.062    
                         clock uncertainty           -0.082    18.981    
    SLICE_X21Y24         FDRE (Setup_fdre_C_R)       -0.429    18.552    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         18.552    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                 13.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.593%)  route 0.267ns (65.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.580    -0.599    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=6, routed)           0.267    -0.191    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.888    -0.796    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.273    -0.523    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.340    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_93_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.450%)  route 0.128ns (47.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.583    -0.596    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y22         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_ov7670_controller/Inst_i2c_sender/taken_reg/Q
                         net (fo=9, routed)           0.128    -0.327    Inst_ov7670_controller/Inst_ov7670_registers/taken
    SLICE_X23Y22         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_93_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.848    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X23Y22         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_93_cooolDelFlop/C
                         clock pessimism              0.273    -0.564    
    SLICE_X23Y22         FDCE (Hold_fdce_C_D)         0.066    -0.498    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_93_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.580    -0.599    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.353    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X21Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.846    -0.839    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X21Y24         FDRE (Hold_fdre_C_D)         0.047    -0.552    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.851%)  route 0.316ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.580    -0.599    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.316    -0.142    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.888    -0.796    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X1Y8          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.273    -0.523    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.340    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.580    -0.599    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X20Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.358    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[3]
    SLICE_X20Y24         LUT3 (Prop_lut3_I0_O)        0.099    -0.259 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[4]_i_1_n_0
    SLICE_X20Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.846    -0.839    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X20Y24         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X20Y24         FDRE (Hold_fdre_C_D)         0.121    -0.478    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.584    -0.595    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X22Y20         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/Q
                         net (fo=1, routed)           0.093    -0.354    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[5]
    SLICE_X22Y20         LUT3 (Prop_lut3_I0_O)        0.099    -0.255 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    Inst_ov7670_controller/Inst_i2c_sender/data_sr[6]_i_1_n_0
    SLICE_X22Y20         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.850    -0.835    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X22Y20         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.121    -0.474    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.424%)  route 0.128ns (37.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.581    -0.598    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X18Y26         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[1]/Q
                         net (fo=7, routed)           0.128    -0.306    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[1]
    SLICE_X19Y26         LUT5 (Prop_lut5_I3_O)        0.048    -0.258 r  Inst_ov7670_controller/Inst_i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[4]
    SLICE_X19Y26         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.848    -0.837    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X19Y26         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[4]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.107    -0.478    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/sioc_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.581    -0.598    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X20Y26         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[6]/Q
                         net (fo=6, routed)           0.116    -0.317    Inst_ov7670_controller/Inst_i2c_sender/p_0_in[0]
    SLICE_X21Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.272 r  Inst_ov7670_controller/Inst_i2c_sender/sioc_i_2/O
                         net (fo=1, routed)           0.000    -0.272    Inst_ov7670_controller/Inst_i2c_sender/sioc
    SLICE_X21Y26         FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/sioc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.847    -0.838    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y26         FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/sioc_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X21Y26         FDSE (Hold_fdse_C_D)         0.091    -0.494    Inst_ov7670_controller/Inst_i2c_sender/sioc_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.224%)  route 0.169ns (50.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.583    -0.596    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X22Y21         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.169    -0.262    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X21Y21         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.850    -0.835    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X21Y21         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.273    -0.562    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.070    -0.492    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.900%)  route 0.135ns (42.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.580    -0.599    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=4, routed)           0.135    -0.322    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    SLICE_X25Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.846    -0.839    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X25Y20         FDRE (Hold_fdre_C_D)         0.091    -0.508    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y8      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    your_instance_name/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y33      Inst_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y23     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y23     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y23     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y33      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y33      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y23     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y23     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y33      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y33      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y24     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y23     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y23     Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       30.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.786ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.934ns (10.680%)  route 7.811ns (89.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.658    -0.954    Inst_Address_Generator/CLK_25
    SLICE_X47Y34         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           1.015     0.517    Inst_Address_Generator/val_reg[12]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.152     0.669 f  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          6.264     6.933    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y37          LUT5 (Prop_lut5_I2_O)        0.326     7.259 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__8/O
                         net (fo=1, routed)           0.533     7.792    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.609    38.535    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.112    
                         clock uncertainty           -0.091    39.021    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.578    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                 30.786    

Slack (MET) :             31.507ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 0.960ns (12.303%)  route 6.843ns (87.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.658    -0.954    Inst_Address_Generator/CLK_25
    SLICE_X47Y34         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           1.015     0.517    Inst_Address_Generator/val_reg[12]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.152     0.669 f  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          5.186     5.855    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.352     6.207 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__24/O
                         net (fo=1, routed)           0.642     6.849    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.612    38.538    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.091    39.024    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    38.357    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                 31.507    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 0.608ns (8.017%)  route 6.975ns (91.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.658    -0.954    Inst_Address_Generator/CLK_25
    SLICE_X47Y34         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           1.015     0.517    Inst_Address_Generator/val_reg[12]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.152     0.669 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          5.960     6.630    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.603    38.529    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.577    39.106    
                         clock uncertainty           -0.091    39.015    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.768    38.247    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.681ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 0.934ns (11.907%)  route 6.910ns (88.093%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.658    -0.954    Inst_Address_Generator/CLK_25
    SLICE_X47Y34         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           1.015     0.517    Inst_Address_Generator/val_reg[12]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.152     0.669 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          5.405     6.075    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y22          LUT5 (Prop_lut5_I1_O)        0.326     6.401 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.490     6.891    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.603    38.529    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.106    
                         clock uncertainty           -0.091    39.015    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.572    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                 31.681    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.934ns (12.238%)  route 6.698ns (87.762%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.658    -0.954    Inst_Address_Generator/CLK_25
    SLICE_X47Y34         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           1.015     0.517    Inst_Address_Generator/val_reg[12]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.152     0.669 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          5.186     5.855    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y14          LUT5 (Prop_lut5_I3_O)        0.326     6.181 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__23/O
                         net (fo=1, routed)           0.498     6.679    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.608    38.534    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.111    
                         clock uncertainty           -0.091    39.020    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.577    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.949ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 0.608ns (8.391%)  route 6.637ns (91.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.658    -0.954    Inst_Address_Generator/CLK_25
    SLICE_X47Y34         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           1.015     0.517    Inst_Address_Generator/val_reg[12]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.152     0.669 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          5.622     6.292    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.597    38.523    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.577    39.100    
                         clock uncertainty           -0.091    39.009    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.768    38.241    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.241    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 31.949    

Slack (MET) :             31.953ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 0.934ns (12.319%)  route 6.648ns (87.681%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.660    -0.952    Inst_Address_Generator/CLK_25
    SLICE_X47Y35         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           1.161     0.666    Inst_Address_Generator/val_reg[17]
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.150     0.816 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.996     5.812    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y7           LUT5 (Prop_lut5_I1_O)        0.328     6.140 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.490     6.630    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/enb_array[30]
    RAMB36_X0Y1          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.614    38.540    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.117    
                         clock uncertainty           -0.091    39.026    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.583    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.583    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                 31.953    

Slack (MET) :             32.003ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 0.580ns (7.838%)  route 6.820ns (92.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.658    -0.954    Inst_Address_Generator/CLK_25
    SLICE_X47Y34         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=8, routed)           0.627     0.130    Inst_Address_Generator/val_reg[13]
    SLICE_X46Y33         LUT4 (Prop_lut4_I3_O)        0.124     0.254 r  Inst_Address_Generator/Inst_frame_buffer_i_21/O
                         net (fo=45, routed)          6.192     6.446    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.603    38.529    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.577    39.106    
                         clock uncertainty           -0.091    39.015    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.449    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                 32.003    

Slack (MET) :             32.254ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.926ns (13.403%)  route 5.983ns (86.597%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.660    -0.952    Inst_Address_Generator/CLK_25
    SLICE_X47Y35         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           1.161     0.666    Inst_Address_Generator/val_reg[17]
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.150     0.816 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.576     3.392    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.320     3.712 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_74/O
                         net (fo=1, routed)           2.246     5.958    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_60
    RAMB36_X3Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.573    38.499    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.091    38.870    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.659    38.211    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.211    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                 32.254    

Slack (MET) :             32.335ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.580ns (8.213%)  route 6.482ns (91.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.658    -0.954    Inst_Address_Generator/CLK_25
    SLICE_X47Y34         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=8, routed)           0.627     0.130    Inst_Address_Generator/val_reg[13]
    SLICE_X46Y33         LUT4 (Prop_lut4_I3_O)        0.124     0.254 r  Inst_Address_Generator/Inst_frame_buffer_i_21/O
                         net (fo=45, routed)          5.854     6.108    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.597    38.523    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.577    39.100    
                         clock uncertainty           -0.091    39.009    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.443    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 32.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_VGA/CLK_25
    SLICE_X59Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_VGA/Hcnt_reg[3]/Q
                         net (fo=5, routed)           0.076    -0.385    Inst_VGA/Hcnt_reg[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Inst_VGA/Hcnt[5]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.845    -0.840    Inst_VGA/CLK_25
    SLICE_X58Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.251    -0.589    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.121    -0.468    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.446%)  route 0.124ns (39.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_VGA/CLK_25
    SLICE_X59Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_VGA/Hcnt_reg[1]/Q
                         net (fo=7, routed)           0.124    -0.337    Inst_VGA/Hcnt_reg[1]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.048    -0.289 r  Inst_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    Inst_VGA/Hcnt[4]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.845    -0.840    Inst_VGA/CLK_25
    SLICE_X58Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.251    -0.589    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.133    -0.456    Inst_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.130%)  route 0.346ns (67.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.548    -0.631    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y30         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.346    -0.120    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X38Y32         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.819    -0.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.059    -0.305    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.576    -0.603    Inst_VGA/CLK_25
    SLICE_X58Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.094    -0.344    Inst_VGA/Vcnt_reg[0]
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.048    -0.296 r  Inst_VGA/Vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Inst_VGA/plusOp__0[4]
    SLICE_X59Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.843    -0.842    Inst_VGA/CLK_25
    SLICE_X59Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.105    -0.485    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.576    -0.603    Inst_VGA/CLK_25
    SLICE_X59Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  Inst_VGA/Vcnt_reg[9]/Q
                         net (fo=5, routed)           0.173    -0.288    Inst_VGA/Vcnt_reg[9]
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  Inst_VGA/Vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    Inst_VGA/Vcnt[0]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.843    -0.842    Inst_VGA/CLK_25
    SLICE_X58Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.120    -0.470    Inst_VGA/Vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_VGA/CLK_25
    SLICE_X58Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Inst_VGA/Hcnt_reg[6]/Q
                         net (fo=7, routed)           0.149    -0.288    Inst_VGA/Hcnt_reg[6]
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 r  Inst_VGA/Hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    Inst_VGA/plusOp[6]
    SLICE_X58Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.845    -0.840    Inst_VGA/CLK_25
    SLICE_X58Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.121    -0.481    Inst_VGA/Hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.325%)  route 0.144ns (43.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_VGA/CLK_25
    SLICE_X59Y34         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=5, routed)           0.144    -0.316    Inst_VGA/Hcnt_reg[8]
    SLICE_X59Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  Inst_VGA/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Inst_VGA/plusOp[8]
    SLICE_X59Y34         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.844    -0.841    Inst_VGA/CLK_25
    SLICE_X59Y34         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.091    -0.511    Inst_VGA/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.064%)  route 0.115ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.575    -0.604    Inst_VGA/CLK_25
    SLICE_X58Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  Inst_VGA/Vcnt_reg[2]/Q
                         net (fo=9, routed)           0.115    -0.340    Inst_VGA/Vcnt_reg[2]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.098    -0.242 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Inst_VGA/plusOp__0[5]
    SLICE_X58Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.842    -0.843    Inst_VGA/CLK_25
    SLICE_X58Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X58Y32         FDRE (Hold_fdre_C_D)         0.121    -0.483    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.751%)  route 0.188ns (50.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.576    -0.603    Inst_debounce/CLK_25
    SLICE_X24Y25         FDRE                                         r  Inst_debounce/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_debounce/c_reg[20]/Q
                         net (fo=2, routed)           0.188    -0.274    Inst_debounce/c_reg[20]
    SLICE_X25Y23         LUT5 (Prop_lut5_I1_O)        0.045    -0.229 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Inst_debounce/o_i_1_n_0
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.842    -0.843    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.273    -0.570    
    SLICE_X25Y23         FDRE (Hold_fdre_C_D)         0.091    -0.479    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.428%)  route 0.115ns (33.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.575    -0.604    Inst_VGA/CLK_25
    SLICE_X59Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  Inst_VGA/Vcnt_reg[7]/Q
                         net (fo=8, routed)           0.115    -0.361    Inst_VGA/Vcnt_reg[7]
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.099    -0.262 r  Inst_VGA/Vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    Inst_VGA/plusOp__0[8]
    SLICE_X59Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.842    -0.843    Inst_VGA/CLK_25
    SLICE_X59Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X59Y32         FDRE (Hold_fdre_C_D)         0.091    -0.513    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y13     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y31     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y31     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y33     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y33     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y33     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y33     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     Inst_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y31     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y31     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y33     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y33     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y33     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y33     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     Inst_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       16.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.061ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.456ns (15.430%)  route 2.499ns (84.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           2.499     2.072    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.558    18.485    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.288    18.773    
                         clock uncertainty           -0.211    18.562    
    SLICE_X25Y19         FDRE (Setup_fdre_C_R)       -0.429    18.133    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                 16.061    

Slack (MET) :             16.061ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.456ns (15.430%)  route 2.499ns (84.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           2.499     2.072    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.558    18.485    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.288    18.773    
                         clock uncertainty           -0.211    18.562    
    SLICE_X25Y19         FDRE (Setup_fdre_C_R)       -0.429    18.133    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                 16.061    

Slack (MET) :             16.061ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.456ns (15.430%)  route 2.499ns (84.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           2.499     2.072    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.558    18.485    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.288    18.773    
                         clock uncertainty           -0.211    18.562    
    SLICE_X25Y19         FDRE (Setup_fdre_C_R)       -0.429    18.133    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                 16.061    

Slack (MET) :             16.341ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.456ns (17.042%)  route 2.220ns (82.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           2.220     1.792    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.558    18.485    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.288    18.773    
                         clock uncertainty           -0.211    18.562    
    SLICE_X25Y20         FDRE (Setup_fdre_C_R)       -0.429    18.133    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 16.341    

Slack (MET) :             16.341ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.456ns (17.042%)  route 2.220ns (82.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           2.220     1.792    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.558    18.485    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.288    18.773    
                         clock uncertainty           -0.211    18.562    
    SLICE_X25Y20         FDRE (Setup_fdre_C_R)       -0.429    18.133    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 16.341    

Slack (MET) :             16.341ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.456ns (17.042%)  route 2.220ns (82.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           2.220     1.792    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.558    18.485    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.288    18.773    
                         clock uncertainty           -0.211    18.562    
    SLICE_X25Y20         FDRE (Setup_fdre_C_R)       -0.429    18.133    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 16.341    

Slack (MET) :             16.341ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.456ns (17.042%)  route 2.220ns (82.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           2.220     1.792    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.558    18.485    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.288    18.773    
                         clock uncertainty           -0.211    18.562    
    SLICE_X25Y20         FDRE (Setup_fdre_C_R)       -0.429    18.133    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 16.341    

Slack (MET) :             16.341ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.456ns (17.042%)  route 2.220ns (82.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           2.220     1.792    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.558    18.485    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.288    18.773    
                         clock uncertainty           -0.211    18.562    
    SLICE_X25Y20         FDRE (Setup_fdre_C_R)       -0.429    18.133    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 16.341    

Slack (MET) :             17.230ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.195%)  route 1.695ns (78.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.728    -0.884    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.695     1.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X23Y22         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.561    18.488    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X23Y22         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.288    18.776    
                         clock uncertainty           -0.211    18.565    
    SLICE_X23Y22         FDCE (Setup_fdce_C_D)       -0.067    18.498    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         18.498    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 17.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.074%)  route 0.794ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.794     0.334    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X23Y22         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.848    -0.837    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X23Y22         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.211    -0.070    
    SLICE_X23Y22         FDCE (Hold_fdce_C_D)         0.070    -0.000    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.141ns (11.782%)  route 1.056ns (88.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.056     0.595    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.846    -0.839    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X25Y20         FDRE (Hold_fdre_C_R)        -0.018    -0.090    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.141ns (11.782%)  route 1.056ns (88.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.056     0.595    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.846    -0.839    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X25Y20         FDRE (Hold_fdre_C_R)        -0.018    -0.090    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.141ns (11.782%)  route 1.056ns (88.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.056     0.595    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.846    -0.839    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X25Y20         FDRE (Hold_fdre_C_R)        -0.018    -0.090    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.141ns (11.782%)  route 1.056ns (88.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.056     0.595    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.846    -0.839    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X25Y20         FDRE (Hold_fdre_C_R)        -0.018    -0.090    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.141ns (11.782%)  route 1.056ns (88.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.056     0.595    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.846    -0.839    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y20         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X25Y20         FDRE (Hold_fdre_C_R)        -0.018    -0.090    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.770%)  route 1.168ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.168     0.708    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.847    -0.838    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.211    -0.071    
    SLICE_X25Y19         FDRE (Hold_fdre_C_R)        -0.018    -0.089    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.770%)  route 1.168ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.168     0.708    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.847    -0.838    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.211    -0.071    
    SLICE_X25Y19         FDRE (Hold_fdre_C_R)        -0.018    -0.089    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.770%)  route 1.168ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.577    -0.602    Inst_debounce/CLK_25
    SLICE_X25Y23         FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.168     0.708    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.847    -0.838    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X25Y19         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.211    -0.071    
    SLICE_X25Y19         FDRE (Hold_fdre_C_R)        -0.018    -0.089    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.797    





