Timing Analyzer report for EP2_LED
Thu Aug 03 15:13:54 2006
Version 6.0 Build 178 04/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.249 ns                         ; FLAGA        ; state.0010  ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.863 ns                         ; LEDS[7]~reg0 ; LEDS[7]     ; IFCLK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.914 ns                        ; FX2_FD[12]   ; HIGHBYTE[4] ; --         ; IFCLK    ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 313.48 MHz ( period = 3.190 ns ) ; state.0100   ; HIGHBYTE[3] ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; state.0100       ; LEDS[0]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; state.0100       ; LEDS[1]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; state.0100       ; LEDS[2]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; state.0100       ; LEDS[3]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; state.0100       ; LEDS[4]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; state.0100       ; LEDS[5]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; state.0100       ; LEDS[6]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; state.0100       ; HIGHBYTE[3]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0101       ; Tx_register[0]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0101       ; Tx_register[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0101       ; Tx_register[2]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0101       ; Tx_register[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0101       ; Tx_register[4]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0101       ; Tx_register[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0101       ; Tx_register[6]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0101       ; Tx_register[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1011       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[7]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[0]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[1]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[2]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[4]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[5]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[6]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[7]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0001       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1001       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.806 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; state.0101       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0110       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1001       ; state.1010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1100       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1100       ; state.1101       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1110       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; state.0110       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0111       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0111       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; state.0001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0111       ; state.1000       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; state.0100       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.933 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1000       ; state.1001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.908 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[0]~reg0     ; Tx_register[0]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.901 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[3]~reg0     ; Tx_register[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[5]~reg0     ; Tx_register[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[7]~reg0     ; Tx_register[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[1]~reg0     ; Tx_register[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[4]~reg0     ; Tx_register[4]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1110       ; state.0001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1110       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[2]~reg0     ; Tx_register[2]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[6]~reg0     ; Tx_register[6]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[5]      ; Tx_register[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[3]      ; Tx_register[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[4]      ; Tx_register[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[6]      ; Tx_register[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[1]      ; Tx_register[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[0]      ; Tx_register[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1101       ; state.1110       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1011       ; state.1100       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[7]      ; Tx_register[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[2]      ; Tx_register[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1010       ; state.1011       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0110       ; state.0111       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLWR~reg0        ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLRD~reg0        ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLOE~reg0        ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FIFO_ADR[1]~reg0 ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLEN             ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To               ; To Clock ;
+-------+--------------+------------+------------+------------------+----------+
; N/A   ; None         ; 5.249 ns   ; FLAGA      ; state.0010       ; IFCLK    ;
; N/A   ; None         ; 4.938 ns   ; FX2_FD[7]  ; LEDS[7]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.803 ns   ; FX2_FD[11] ; HIGHBYTE[3]      ; IFCLK    ;
; N/A   ; None         ; 4.572 ns   ; FX2_FD[6]  ; LEDS[6]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.571 ns   ; FLAGA      ; state.0100       ; IFCLK    ;
; N/A   ; None         ; 4.570 ns   ; FLAGA      ; SLOE~reg0        ; IFCLK    ;
; N/A   ; None         ; 4.549 ns   ; FLAGC      ; state.1000       ; IFCLK    ;
; N/A   ; None         ; 4.548 ns   ; FLAGC      ; state.0010       ; IFCLK    ;
; N/A   ; None         ; 4.546 ns   ; FLAGC      ; FIFO_ADR[1]~reg0 ; IFCLK    ;
; N/A   ; None         ; 4.374 ns   ; FX2_FD[10] ; HIGHBYTE[2]      ; IFCLK    ;
; N/A   ; None         ; 4.363 ns   ; FX2_FD[14] ; HIGHBYTE[6]      ; IFCLK    ;
; N/A   ; None         ; 4.356 ns   ; FX2_FD[8]  ; HIGHBYTE[0]      ; IFCLK    ;
; N/A   ; None         ; 4.353 ns   ; FX2_FD[15] ; HIGHBYTE[7]      ; IFCLK    ;
; N/A   ; None         ; 4.311 ns   ; FX2_FD[9]  ; HIGHBYTE[1]      ; IFCLK    ;
; N/A   ; None         ; 4.226 ns   ; FX2_FD[3]  ; LEDS[3]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.224 ns   ; FX2_FD[4]  ; LEDS[4]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.218 ns   ; FX2_FD[5]  ; LEDS[5]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.213 ns   ; FX2_FD[2]  ; LEDS[2]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.211 ns   ; FX2_FD[1]  ; LEDS[1]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.188 ns   ; FX2_FD[13] ; HIGHBYTE[5]      ; IFCLK    ;
; N/A   ; None         ; 4.187 ns   ; FX2_FD[0]  ; LEDS[0]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.180 ns   ; FX2_FD[12] ; HIGHBYTE[4]      ; IFCLK    ;
+-------+--------------+------------+------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 9.863 ns   ; LEDS[7]~reg0     ; LEDS[7]     ; IFCLK      ;
; N/A   ; None         ; 9.032 ns   ; SLEN             ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 9.032 ns   ; SLEN             ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.710 ns   ; SLEN             ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.710 ns   ; SLEN             ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.710 ns   ; SLEN             ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.436 ns   ; Tx_register[7]   ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.393 ns   ; LEDS[5]~reg0     ; LEDS[5]     ; IFCLK      ;
; N/A   ; None         ; 8.381 ns   ; Tx_register[11]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.349 ns   ; LEDS[6]~reg0     ; LEDS[6]     ; IFCLK      ;
; N/A   ; None         ; 8.018 ns   ; SLEN             ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.018 ns   ; SLEN             ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 7.998 ns   ; SLEN             ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.997 ns   ; LEDS[1]~reg0     ; LEDS[1]     ; IFCLK      ;
; N/A   ; None         ; 7.969 ns   ; LEDS[3]~reg0     ; LEDS[3]     ; IFCLK      ;
; N/A   ; None         ; 7.961 ns   ; LEDS[2]~reg0     ; LEDS[2]     ; IFCLK      ;
; N/A   ; None         ; 7.929 ns   ; LEDS[4]~reg0     ; LEDS[4]     ; IFCLK      ;
; N/A   ; None         ; 7.892 ns   ; SLWR~reg0        ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.890 ns   ; SLRD~reg0        ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.657 ns   ; LEDS[0]~reg0     ; LEDS[0]     ; IFCLK      ;
; N/A   ; None         ; 7.652 ns   ; Tx_register[6]   ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 7.641 ns   ; SLEN             ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.631 ns   ; SLEN             ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.622 ns   ; Tx_register[9]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.612 ns   ; Tx_register[8]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.583 ns   ; Tx_register[0]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.563 ns   ; FIFO_ADR[1]~reg0 ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.343 ns   ; SLEN             ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.333 ns   ; SLEN             ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.333 ns   ; SLEN             ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.313 ns   ; SLEN             ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.295 ns   ; Tx_register[5]   ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 7.292 ns   ; Tx_register[3]   ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 7.291 ns   ; Tx_register[13]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.289 ns   ; Tx_register[10]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.289 ns   ; Tx_register[4]   ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 7.288 ns   ; Tx_register[14]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.285 ns   ; SLEN             ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.283 ns   ; Tx_register[15]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.282 ns   ; Tx_register[2]   ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 7.282 ns   ; Tx_register[1]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 7.275 ns   ; SLEN             ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.274 ns   ; Tx_register[12]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.196 ns   ; SLOE~reg0        ; SLOE        ; IFCLK      ;
+-------+--------------+------------+------------------+-------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To               ; To Clock ;
+---------------+-------------+-----------+------------+------------------+----------+
; N/A           ; None        ; -3.914 ns ; FX2_FD[12] ; HIGHBYTE[4]      ; IFCLK    ;
; N/A           ; None        ; -3.921 ns ; FX2_FD[0]  ; LEDS[0]~reg0     ; IFCLK    ;
; N/A           ; None        ; -3.922 ns ; FX2_FD[13] ; HIGHBYTE[5]      ; IFCLK    ;
; N/A           ; None        ; -3.945 ns ; FX2_FD[1]  ; LEDS[1]~reg0     ; IFCLK    ;
; N/A           ; None        ; -3.947 ns ; FX2_FD[2]  ; LEDS[2]~reg0     ; IFCLK    ;
; N/A           ; None        ; -3.952 ns ; FX2_FD[5]  ; LEDS[5]~reg0     ; IFCLK    ;
; N/A           ; None        ; -3.958 ns ; FX2_FD[4]  ; LEDS[4]~reg0     ; IFCLK    ;
; N/A           ; None        ; -3.960 ns ; FX2_FD[3]  ; LEDS[3]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.045 ns ; FX2_FD[9]  ; HIGHBYTE[1]      ; IFCLK    ;
; N/A           ; None        ; -4.087 ns ; FX2_FD[15] ; HIGHBYTE[7]      ; IFCLK    ;
; N/A           ; None        ; -4.090 ns ; FX2_FD[8]  ; HIGHBYTE[0]      ; IFCLK    ;
; N/A           ; None        ; -4.097 ns ; FX2_FD[14] ; HIGHBYTE[6]      ; IFCLK    ;
; N/A           ; None        ; -4.108 ns ; FX2_FD[10] ; HIGHBYTE[2]      ; IFCLK    ;
; N/A           ; None        ; -4.280 ns ; FLAGC      ; FIFO_ADR[1]~reg0 ; IFCLK    ;
; N/A           ; None        ; -4.282 ns ; FLAGC      ; state.0010       ; IFCLK    ;
; N/A           ; None        ; -4.283 ns ; FLAGC      ; state.1000       ; IFCLK    ;
; N/A           ; None        ; -4.304 ns ; FLAGA      ; SLOE~reg0        ; IFCLK    ;
; N/A           ; None        ; -4.305 ns ; FLAGA      ; state.0100       ; IFCLK    ;
; N/A           ; None        ; -4.306 ns ; FX2_FD[6]  ; LEDS[6]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.537 ns ; FX2_FD[11] ; HIGHBYTE[3]      ; IFCLK    ;
; N/A           ; None        ; -4.672 ns ; FX2_FD[7]  ; LEDS[7]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.983 ns ; FLAGA      ; state.0010       ; IFCLK    ;
+---------------+-------------+-----------+------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition
    Info: Processing started: Thu Aug 03 15:13:54 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EP2_LED -c EP2_LED --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 313.48 MHz between source register "state.0100" and destination register "LEDS[0]~reg0" (period= 3.19 ns)
    Info: + Longest register to register delay is 2.920 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N19; Fanout = 18; REG Node = 'state.0100'
        Info: 2: + IC(2.065 ns) + CELL(0.855 ns) = 2.920 ns; Loc. = LCFF_X3_Y1_N15; Fanout = 2; REG Node = 'LEDS[0]~reg0'
        Info: Total cell delay = 0.855 ns ( 29.28 % )
        Info: Total interconnect delay = 2.065 ns ( 70.72 % )
    Info: - Smallest clock skew is -0.006 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.771 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X3_Y1_N15; Fanout = 2; REG Node = 'LEDS[0]~reg0'
            Info: Total cell delay = 1.796 ns ( 64.81 % )
            Info: Total interconnect delay = 0.975 ns ( 35.19 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.777 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.777 ns; Loc. = LCFF_X2_Y11_N19; Fanout = 18; REG Node = 'state.0100'
            Info: Total cell delay = 1.796 ns ( 64.67 % )
            Info: Total interconnect delay = 0.981 ns ( 35.33 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "state.0010" (data pin = "FLAGA", clock pin = "IFCLK") is 5.249 ns
    Info: + Longest pin to register delay is 8.066 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 3; PIN Node = 'FLAGA'
        Info: 2: + IC(6.088 ns) + CELL(0.202 ns) = 7.274 ns; Loc. = LCCOMB_X2_Y11_N24; Fanout = 1; COMB Node = 'Selector7~23'
        Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 7.958 ns; Loc. = LCCOMB_X2_Y11_N14; Fanout = 1; COMB Node = 'Selector7~24'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.066 ns; Loc. = LCFF_X2_Y11_N15; Fanout = 3; REG Node = 'state.0010'
        Info: Total cell delay = 1.613 ns ( 20.00 % )
        Info: Total interconnect delay = 6.453 ns ( 80.00 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.777 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.777 ns; Loc. = LCFF_X2_Y11_N15; Fanout = 3; REG Node = 'state.0010'
        Info: Total cell delay = 1.796 ns ( 64.67 % )
        Info: Total interconnect delay = 0.981 ns ( 35.33 % )
Info: tco from clock "IFCLK" to destination pin "LEDS[7]" through register "LEDS[7]~reg0" is 9.863 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X3_Y13_N29; Fanout = 2; REG Node = 'LEDS[7]~reg0'
        Info: Total cell delay = 1.796 ns ( 64.60 % )
        Info: Total interconnect delay = 0.984 ns ( 35.40 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.779 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y13_N29; Fanout = 2; REG Node = 'LEDS[7]~reg0'
        Info: 2: + IC(3.503 ns) + CELL(3.276 ns) = 6.779 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'LEDS[7]'
        Info: Total cell delay = 3.276 ns ( 48.33 % )
        Info: Total interconnect delay = 3.503 ns ( 51.67 % )
Info: th for register "HIGHBYTE[4]" (data pin = "FX2_FD[12]", clock pin = "IFCLK") is -3.914 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X3_Y13_N27; Fanout = 1; REG Node = 'HIGHBYTE[4]'
        Info: Total cell delay = 1.796 ns ( 64.60 % )
        Info: Total interconnect delay = 0.984 ns ( 35.40 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_203; Fanout = 1; PIN Node = 'FX2_FD[12]'
        Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X3_Y14_N3; Fanout = 1; COMB Node = 'FX2_FD[12]~3'
        Info: 3: + IC(5.702 ns) + CELL(0.206 ns) = 6.892 ns; Loc. = LCCOMB_X3_Y13_N26; Fanout = 1; COMB Node = 'HIGHBYTE[4]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.000 ns; Loc. = LCFF_X3_Y13_N27; Fanout = 1; REG Node = 'HIGHBYTE[4]'
        Info: Total cell delay = 1.298 ns ( 18.54 % )
        Info: Total interconnect delay = 5.702 ns ( 81.46 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Aug 03 15:13:54 2006
    Info: Elapsed time: 00:00:00


