{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 02:02:06 2019 " "Info: Processing started: Wed May 08 02:02:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|ROM:inst1\|inst9 " "Info: Detected ripple clock \"MEMORY:inst8\|ROM:inst1\|inst9\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 440 472 536 520 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|ROM:inst1\|inst13 " "Info: Detected ripple clock \"MEMORY:inst8\|ROM:inst1\|inst13\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 552 472 536 632 "inst13" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|RAM:inst\|inst2 " "Info: Detected ripple clock \"MEMORY:inst8\|RAM:inst\|inst2\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 208 752 816 288 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|RAM:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|inst~0 " "Info: Detected gated clock \"CACHE:inst\|inst~0\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 800 928 992 848 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|ROM:inst1\|inst2 " "Info: Detected gated clock \"MEMORY:inst8\|ROM:inst1\|inst2\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|ROM:inst1\|inst3 " "Info: Detected gated clock \"MEMORY:inst8\|ROM:inst1\|inst3\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|RAM:inst\|inst6 " "Info: Detected gated clock \"MEMORY:inst8\|RAM:inst\|inst6\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|RAM:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff7:inst28\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Detected ripple clock \"lpm_dff7:inst28\|lpm_ff:lpm_ff_component\|dffs\[12\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff7:inst28\|lpm_ff:lpm_ff_component\|dffs\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODE_COMMAND:inst18\|lpm_bustri4:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\]~0 " "Info: Detected gated clock \"DECODE_COMMAND:inst18\|lpm_bustri4:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\]~0\" as buffer" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst18\|lpm_bustri4:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0 " "Info: Detected gated clock \"busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst19 " "Info: Detected ripple clock \"CACHE:inst\|inst19\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 824 240 304 904 "inst19" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23 " "Info: Detected gated clock \"inst23\" as buffer" {  } { { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 488 -376 -312 536 "inst23" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25~0 " "Info: Detected gated clock \"inst25~0\" as buffer" {  } { { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 328 -312 -248 376 "inst25" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst30 " "Info: Detected ripple clock \"CACHE:inst\|inst30\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1008 216 280 1088 "inst30" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst31~0 " "Info: Detected gated clock \"inst31~0\" as buffer" {  } { { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 560 -80 -16 608 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst11 " "Info: Detected ripple clock \"CACHE:inst\|inst11\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1264 1312 1376 1344 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\] register CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst5\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 27.42 MHz 36.466 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 27.42 MHz between source register \"lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\]\" and destination register \"CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst5\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 36.466 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.849 ns + Longest register register " "Info: + Longest register to register delay is 17.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\] 1 REG LCFF_X11_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y6_N3; Fanout = 4; REG Node = 'lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.366 ns) 0.652 ns inst25~0 2 COMB LCCOMB_X11_Y6_N6 12 " "Info: 2: + IC(0.286 ns) + CELL(0.366 ns) = 0.652 ns; Loc. = LCCOMB_X11_Y6_N6; Fanout = 12; COMB Node = 'inst25~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] inst25~0 } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 328 -312 -248 376 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.053 ns) 1.029 ns inst23 3 COMB LCCOMB_X11_Y6_N8 14 " "Info: 3: + IC(0.324 ns) + CELL(0.053 ns) = 1.029 ns; Loc. = LCCOMB_X11_Y6_N8; Fanout = 14; COMB Node = 'inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.377 ns" { inst25~0 inst23 } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 488 -376 -312 536 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.053 ns) 1.875 ns busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0 4 COMB LCCOMB_X18_Y6_N4 16 " "Info: 4: + IC(0.793 ns) + CELL(0.053 ns) = 1.875 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 16; COMB Node = 'busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { inst23 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.272 ns) 2.414 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0 5 COMB LCCOMB_X18_Y6_N30 64 " "Info: 5: + IC(0.267 ns) + CELL(0.272 ns) = 2.414 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.228 ns) 4.002 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 6 COMB LCCOMB_X22_Y14_N26 1 " "Info: 6: + IC(1.360 ns) + CELL(0.228 ns) = 4.002 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 4.516 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 7 COMB LCCOMB_X22_Y14_N18 1 " "Info: 7: + IC(0.242 ns) + CELL(0.272 ns) = 4.516 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 4.991 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 8 COMB LCCOMB_X22_Y14_N6 1 " "Info: 8: + IC(0.247 ns) + CELL(0.228 ns) = 4.991 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.225 ns) 5.418 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 9 COMB LCCOMB_X22_Y14_N12 1 " "Info: 9: + IC(0.202 ns) + CELL(0.225 ns) = 5.418 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.053 ns) 6.109 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 10 COMB LCCOMB_X22_Y10_N18 9 " "Info: 10: + IC(0.638 ns) + CELL(0.053 ns) = 6.109 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 9; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.228 ns) 6.606 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 11 COMB LCCOMB_X22_Y10_N6 4 " "Info: 11: + IC(0.269 ns) + CELL(0.228 ns) = 6.606 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 4; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.497 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.272 ns) 7.133 ns CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0 12 COMB LCCOMB_X22_Y10_N8 29 " "Info: 12: + IC(0.255 ns) + CELL(0.272 ns) = 7.133 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 29; COMB Node = 'CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.228 ns) 7.625 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 13 COMB LCCOMB_X22_Y10_N4 880 " "Info: 13: + IC(0.264 ns) + CELL(0.228 ns) = 7.625 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 880; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.272 ns) 9.884 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w2_n0_mux_dataout~7 14 COMB LCCOMB_X27_Y20_N4 1 " "Info: 14: + IC(1.987 ns) + CELL(0.272 ns) = 9.884 ns; Loc. = LCCOMB_X27_Y20_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w2_n0_mux_dataout~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.272 ns) 10.983 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w2_n0_mux_dataout~9 15 COMB LCCOMB_X30_Y17_N24 1 " "Info: 15: + IC(0.827 ns) + CELL(0.272 ns) = 10.983 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w2_n0_mux_dataout~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.154 ns) 11.344 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst11\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12 16 COMB LCCOMB_X30_Y17_N30 1 " "Info: 16: + IC(0.207 ns) + CELL(0.154 ns) = 11.344 ns; Loc. = LCCOMB_X30_Y17_N30; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst11\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.361 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst11|lpm_bustri:lpm_bustri_component|dout[2]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.272 ns) 12.424 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]~21 17 COMB LCCOMB_X25_Y15_N10 2 " "Info: 17: + IC(0.808 ns) + CELL(0.272 ns) = 12.424 ns; Loc. = LCCOMB_X25_Y15_N10; Fanout = 2; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst11|lpm_bustri:lpm_bustri_component|dout[2]~12 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.154 ns) 14.041 ns ALU:inst5\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]~25 18 COMB LCCOMB_X15_Y7_N0 5 " "Info: 18: + IC(1.463 ns) + CELL(0.154 ns) = 14.041 ns; Loc. = LCCOMB_X15_Y7_N0; Fanout = 5; COMB Node = 'ALU:inst5\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.053 ns) 15.462 ns CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w2_n0_mux_dataout~0 19 COMB LCCOMB_X22_Y13_N20 512 " "Info: 19: + IC(1.368 ns) + CELL(0.053 ns) = 15.462 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 512; COMB Node = 'CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_j5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_j5e.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.309 ns) 17.849 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst5\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 20 REG LCFF_X9_Y7_N21 1 " "Info: 20: + IC(2.078 ns) + CELL(0.309 ns) = 17.849 ns; Loc. = LCFF_X9_Y7_N21; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst5\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.964 ns ( 22.21 % ) " "Info: Total cell delay = 3.964 ns ( 22.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.885 ns ( 77.79 % ) " "Info: Total interconnect delay = 13.885 ns ( 77.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.849 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] inst25~0 inst23 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst11|lpm_bustri:lpm_bustri_component|dout[2]~12 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.849 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] {} inst25~0 {} inst23 {} busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst11|lpm_bustri:lpm_bustri_component|dout[2]~12 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 {} ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.286ns 0.324ns 0.793ns 0.267ns 1.360ns 0.242ns 0.247ns 0.202ns 0.638ns 0.269ns 0.255ns 0.264ns 1.987ns 0.827ns 0.207ns 0.808ns 1.463ns 1.368ns 2.078ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.272ns 0.228ns 0.272ns 0.228ns 0.225ns 0.053ns 0.228ns 0.272ns 0.228ns 0.272ns 0.272ns 0.154ns 0.272ns 0.154ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.200 ns - Smallest " "Info: - Smallest clock skew is -0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.476 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6293 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6293; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst5\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X9_Y7_N21 1 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X9_Y7_N21; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst5\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.618 ns) 2.676 ns lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\] 2 REG LCFF_X11_Y6_N3 4 " "Info: 2: + IC(1.204 ns) + CELL(0.618 ns) = 2.676 ns; Loc. = LCFF_X11_Y6_N3; Fanout = 4; REG Node = 'lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { CLK lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 55.01 % ) " "Info: Total cell delay = 1.472 ns ( 55.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.204 ns ( 44.99 % ) " "Info: Total interconnect delay = 1.204 ns ( 44.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.204ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.204ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.849 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] inst25~0 inst23 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst11|lpm_bustri:lpm_bustri_component|dout[2]~12 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.849 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] {} inst25~0 {} inst23 {} busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst11|lpm_bustri:lpm_bustri_component|dout[2]~12 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 {} ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.286ns 0.324ns 0.793ns 0.267ns 1.360ns 0.242ns 0.247ns 0.202ns 0.638ns 0.269ns 0.255ns 0.264ns 1.987ns 0.827ns 0.207ns 0.808ns 1.463ns 1.368ns 2.078ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.272ns 0.228ns 0.272ns 0.228ns 0.225ns 0.053ns 0.228ns 0.272ns 0.228ns 0.272ns 0.272ns 0.154ns 0.272ns 0.154ns 0.053ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.204ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[10\] MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a3~porta_address_reg10 CLK 5.816 ns " "Info: Found hold time violation between source  pin or register \"MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[10\]\" and destination pin or register \"MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a3~porta_address_reg10\" for clock \"CLK\" (Hold time is 5.816 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.000 ns + Largest " "Info: + Largest clock skew is 7.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.461 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 9.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.712 ns) 2.978 ns DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LCFF_X15_Y7_N31 19 " "Info: 2: + IC(1.412 ns) + CELL(0.712 ns) = 2.978 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 19; REG Node = 'DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { CLK DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.272 ns) 3.804 ns DECODE_COMMAND:inst18\|lpm_bustri4:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\]~0 3 COMB LCCOMB_X15_Y7_N6 1 " "Info: 3: + IC(0.554 ns) + CELL(0.272 ns) = 3.804 ns; Loc. = LCCOMB_X15_Y7_N6; Fanout = 1; COMB Node = 'DECODE_COMMAND:inst18\|lpm_bustri4:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[12]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.228 ns) 4.825 ns busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0 4 COMB LCCOMB_X11_Y6_N4 15 " "Info: 4: + IC(0.793 ns) + CELL(0.228 ns) = 4.825 ns; Loc. = LCCOMB_X11_Y6_N4; Fanout = 15; COMB Node = 'busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[12]~0 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.053 ns) 5.935 ns MEMORY:inst8\|inst17 5 COMB LCCOMB_X18_Y9_N14 27 " "Info: 5: + IC(1.057 ns) + CELL(0.053 ns) = 5.935 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 27; COMB Node = 'MEMORY:inst8\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 MEMORY:inst8|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.053 ns) 7.335 ns MEMORY:inst8\|RAM:inst\|inst6 6 COMB LCCOMB_X1_Y11_N24 1 " "Info: 6: + IC(1.347 ns) + CELL(0.053 ns) = 7.335 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'MEMORY:inst8\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.000 ns) 8.320 ns MEMORY:inst8\|RAM:inst\|inst6~clkctrl 7 COMB CLKCTRL_G1 165 " "Info: 7: + IC(0.985 ns) + CELL(0.000 ns) = 8.320 ns; Loc. = CLKCTRL_G1; Fanout = 165; COMB Node = 'MEMORY:inst8\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.481 ns) 9.461 ns MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a3~porta_address_reg10 8 MEM M4K_X20_Y11 1 " "Info: 8: + IC(0.660 ns) + CELL(0.481 ns) = 9.461 ns; Loc. = M4K_X20_Y11; Fanout = 1; MEM Node = 'MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a3~porta_address_reg10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.653 ns ( 28.04 % ) " "Info: Total cell delay = 2.653 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.808 ns ( 71.96 % ) " "Info: Total interconnect delay = 6.808 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.461 ns" { CLK DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[12]~0 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.461 ns" { CLK {} CLK~combout {} DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] {} DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[12]~0 {} busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 {} } { 0.000ns 0.000ns 1.412ns 0.554ns 0.793ns 1.057ns 1.347ns 0.985ns 0.660ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6293 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6293; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X18_Y9_N11 1 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N11; Fanout = 1; REG Node = 'MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.461 ns" { CLK DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[12]~0 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.461 ns" { CLK {} CLK~combout {} DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] {} DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[12]~0 {} busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 {} } { 0.000ns 0.000ns 1.412ns 0.554ns 0.793ns 1.057ns 1.347ns 0.985ns 0.660ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.293 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LCFF_X18_Y9_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N11; Fanout = 1; REG Node = 'MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns MEMORY:inst8\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w10_n0_mux_dataout~0 2 COMB LCCOMB_X18_Y9_N10 11 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 11; COMB Node = 'MEMORY:inst8\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_9pc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.103 ns) 1.293 ns MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a3~porta_address_reg10 3 MEM M4K_X20_Y11 1 " "Info: 3: + IC(0.857 ns) + CELL(0.103 ns) = 1.293 ns; Loc. = M4K_X20_Y11; Fanout = 1; MEM Node = 'MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a3~porta_address_reg10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w10_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.436 ns ( 33.72 % ) " "Info: Total cell delay = 0.436 ns ( 33.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.857 ns ( 66.28 % ) " "Info: Total interconnect delay = 0.857 ns ( 66.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w10_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.293 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] {} MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w10_n0_mux_dataout~0 {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 {} } { 0.000ns 0.000ns 0.857ns } { 0.000ns 0.333ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 99 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.461 ns" { CLK DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[12]~0 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.461 ns" { CLK {} CLK~combout {} DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] {} DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[12]~0 {} busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 {} } { 0.000ns 0.000ns 1.412ns 0.554ns 0.793ns 1.057ns 1.347ns 0.985ns 0.660ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w10_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.293 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10] {} MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w10_n0_mux_dataout~0 {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10 {} } { 0.000ns 0.000ns 0.857ns } { 0.000ns 0.333ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_BUS\[9\] DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 22.162 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_BUS\[9\]\" through register \"DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is 22.162 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6293 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6293; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X22_Y18_N1 6 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X22_Y18_N1; Fanout = 6; REG Node = 'DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLK~clkctrl DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.601 ns + Longest register pin " "Info: + Longest register to pin delay is 19.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X22_Y18_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N1; Fanout = 6; REG Node = 'DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.053 ns) 1.730 ns DECODE_COMMAND:inst18\|lpm_bustri4:inst8\|lpm_bustri:lpm_bustri_component\|dout\[10\]~2 2 COMB LCCOMB_X15_Y7_N18 1 " "Info: 2: + IC(1.677 ns) + CELL(0.053 ns) = 1.730 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 1; COMB Node = 'DECODE_COMMAND:inst18\|lpm_bustri4:inst8\|lpm_bustri:lpm_bustri_component\|dout\[10\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[10]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.228 ns) 2.703 ns busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0 3 COMB LCCOMB_X18_Y6_N4 16 " "Info: 3: + IC(0.745 ns) + CELL(0.228 ns) = 2.703 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 16; COMB Node = 'busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[10]~2 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.272 ns) 3.242 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0 4 COMB LCCOMB_X18_Y6_N30 64 " "Info: 4: + IC(0.267 ns) + CELL(0.272 ns) = 3.242 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.228 ns) 4.830 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 5 COMB LCCOMB_X22_Y14_N26 1 " "Info: 5: + IC(1.360 ns) + CELL(0.228 ns) = 4.830 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 5.344 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X22_Y14_N18 1 " "Info: 6: + IC(0.242 ns) + CELL(0.272 ns) = 5.344 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 5.819 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 7 COMB LCCOMB_X22_Y14_N6 1 " "Info: 7: + IC(0.247 ns) + CELL(0.228 ns) = 5.819 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.225 ns) 6.246 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 8 COMB LCCOMB_X22_Y14_N12 1 " "Info: 8: + IC(0.202 ns) + CELL(0.225 ns) = 6.246 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.053 ns) 6.937 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y10_N18 9 " "Info: 9: + IC(0.638 ns) + CELL(0.053 ns) = 6.937 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 9; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.228 ns) 7.434 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 10 COMB LCCOMB_X22_Y10_N6 4 " "Info: 10: + IC(0.269 ns) + CELL(0.228 ns) = 7.434 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 4; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.497 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.272 ns) 7.961 ns CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0 11 COMB LCCOMB_X22_Y10_N8 29 " "Info: 11: + IC(0.255 ns) + CELL(0.272 ns) = 7.961 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 29; COMB Node = 'CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.228 ns) 8.453 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 12 COMB LCCOMB_X22_Y10_N4 880 " "Info: 12: + IC(0.264 ns) + CELL(0.228 ns) = 8.453 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 880; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.272 ns) 10.423 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w9_n0_mux_dataout~31 13 COMB LCCOMB_X27_Y16_N0 1 " "Info: 13: + IC(1.698 ns) + CELL(0.272 ns) = 10.423 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w9_n0_mux_dataout~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~31 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.357 ns) 12.413 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w9_n0_mux_dataout~35 14 COMB LCCOMB_X38_Y8_N10 1 " "Info: 14: + IC(1.633 ns) + CELL(0.357 ns) = 12.413 ns; Loc. = LCCOMB_X38_Y8_N10; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w9_n0_mux_dataout~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~31 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~35 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.272 ns) 13.922 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[9\]~21 15 COMB LCCOMB_X26_Y12_N16 2 " "Info: 15: + IC(1.237 ns) + CELL(0.272 ns) = 13.922 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[9\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~35 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[9]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.335 ns) + CELL(0.357 ns) 16.614 ns ALU:inst5\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~35 16 COMB LCCOMB_X11_Y21_N16 1 " "Info: 16: + IC(2.335 ns) + CELL(0.357 ns) = 16.614 ns; Loc. = LCCOMB_X11_Y21_N16; Fanout = 1; COMB Node = 'ALU:inst5\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[9]~21 ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[9]~35 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(1.952 ns) 19.601 ns DATA_BUS\[9\] 17 PIN PIN_D11 0 " "Info: 17: + IC(1.035 ns) + CELL(1.952 ns) = 19.601 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'DATA_BUS\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.987 ns" { ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[9]~35 DATA_BUS[9] } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.497 ns ( 28.04 % ) " "Info: Total cell delay = 5.497 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.104 ns ( 71.96 % ) " "Info: Total interconnect delay = 14.104 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.601 ns" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[10]~2 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~31 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~35 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[9]~21 ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[9]~35 DATA_BUS[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.601 ns" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[10]~2 {} busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~31 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~35 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[9]~21 {} ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[9]~35 {} DATA_BUS[9] {} } { 0.000ns 1.677ns 0.745ns 0.267ns 1.360ns 0.242ns 0.247ns 0.202ns 0.638ns 0.269ns 0.255ns 0.264ns 1.698ns 1.633ns 1.237ns 2.335ns 1.035ns } { 0.000ns 0.053ns 0.228ns 0.272ns 0.228ns 0.272ns 0.228ns 0.225ns 0.053ns 0.228ns 0.272ns 0.228ns 0.272ns 0.357ns 0.272ns 0.357ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.601 ns" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[10]~2 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~31 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~35 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[9]~21 ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[9]~35 DATA_BUS[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.601 ns" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} DECODE_COMMAND:inst18|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component|dout[10]~2 {} busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~31 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w9_n0_mux_dataout~35 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[9]~21 {} ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[9]~35 {} DATA_BUS[9] {} } { 0.000ns 1.677ns 0.745ns 0.267ns 1.360ns 0.242ns 0.247ns 0.202ns 0.638ns 0.269ns 0.255ns 0.264ns 1.698ns 1.633ns 1.237ns 2.335ns 1.035ns } { 0.000ns 0.053ns 0.228ns 0.272ns 0.228ns 0.272ns 0.228ns 0.225ns 0.053ns 0.228ns 0.272ns 0.228ns 0.272ns 0.357ns 0.272ns 0.357ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 02:02:19 2019 " "Info: Processing ended: Wed May 08 02:02:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
