

================================================================
== Synthesis Summary Report of 'KAN'
================================================================
+ General Information: 
    * Date:           Fri May 30 12:14:54 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        KAN
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu13p-flga2577-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ KAN   |     -|  0.34|        1|   3.000|         -|        1|     -|       yes|     -|   -|  14 (~0%)|  52 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+----------+---------+-----------+----------+
| Port     | Mode    | Direction | Bitwidth |
+----------+---------+-----------+----------+
| input_0  | ap_none | in        | 8        |
| input_1  | ap_none | in        | 8        |
| input_2  | ap_none | in        | 8        |
| input_3  | ap_none | in        | 8        |
| output_r | ap_none | out       | 8        |
+----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------------------+
| Argument | Direction | Datatype                           |
+----------+-----------+------------------------------------+
| input    | in        | ap_fixed<8, 6, AP_RND, AP_SAT, 0>* |
| output   | out       | ap_fixed<8, 6, AP_RND, AP_SAT, 0>* |
+----------+-----------+------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_0      | port    |
| input    | input_1      | port    |
| input    | input_2      | port    |
| input    | input_3      | port    |
| output   | output_r     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + KAN                | 0   |        |          |     |        |         |
|   xor_ln6_fu_135_p2  |     |        | xor_ln6  | xor | auto   | 0       |
|   add_ln22_fu_171_p2 |     |        | add_ln22 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+---------------+--------+------+------+------+--------+-----------+--------+---------+------------------+
| Name          | Usage  | Type | BRAM | URAM | Pragma | Variable  | Impl   | Latency | Bitwidth, Depth, |
|               |        |      |      |      |        |           |        |         | Banks            |
+---------------+--------+------+------+------+--------+-----------+--------+---------+------------------+
| + KAN         |        |      | 0    | 0    |        |           |        |         |                  |
|   lut_0_0_0_U | ram_1p |      |      |      | pragma | lut_0_0_0 | lutram | 1       | 4, 64, 1         |
|   lut_0_0_1_U | ram_1p |      |      |      | pragma | lut_0_0_1 | lutram | 1       | 2, 64, 1         |
|   lut_0_0_2_U | ram_1p |      |      |      | pragma | lut_0_0_2 | lutram | 1       | 3, 64, 1         |
|   lut_0_0_3_U | ram_1p |      |      |      | pragma | lut_0_0_3 | lutram | 1       | 2, 64, 1         |
+---------------+--------+------+------+------+--------+-----------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------+-------------------------------------------------+
| Type            | Options                                    | Location                                        |
+-----------------+--------------------------------------------+-------------------------------------------------+
| array_partition | variable = input complete                  | KAN.cpp:8 in kan                                |
| array_partition | variable = output complete                 | KAN.cpp:9 in kan                                |
| interface       | mode = ap_none port = input, output        | KAN.cpp:11 in kan                               |
| pipeline        | II = 1                                     | KAN.cpp:12 in kan                               |
| bind_storage    | variable=lut_0_0_0 type=RAM_1P impl=LUTRAM | lut_0_0_0.cpp:24 in lut_lookup_0_0_0, lut_0_0_0 |
| bind_storage    | variable=lut_0_0_1 type=RAM_1P impl=LUTRAM | lut_0_0_1.cpp:24 in lut_lookup_0_0_1, lut_0_0_1 |
| bind_storage    | variable=lut_0_0_2 type=RAM_1P impl=LUTRAM | lut_0_0_2.cpp:24 in lut_lookup_0_0_2, lut_0_0_2 |
| bind_storage    | variable=lut_0_0_3 type=RAM_1P impl=LUTRAM | lut_0_0_3.cpp:24 in lut_lookup_0_0_3, lut_0_0_3 |
+-----------------+--------------------------------------------+-------------------------------------------------+


