#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1208150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12082e0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1215930 .functor NOT 1, L_0x12418e0, C4<0>, C4<0>, C4<0>;
L_0x1241640 .functor XOR 1, L_0x12414e0, L_0x12415a0, C4<0>, C4<0>;
L_0x12417d0 .functor XOR 1, L_0x1241640, L_0x1241700, C4<0>, C4<0>;
v0x123cb60_0 .net *"_ivl_10", 0 0, L_0x1241700;  1 drivers
v0x123cc60_0 .net *"_ivl_12", 0 0, L_0x12417d0;  1 drivers
v0x123cd40_0 .net *"_ivl_2", 0 0, L_0x123ef00;  1 drivers
v0x123ce00_0 .net *"_ivl_4", 0 0, L_0x12414e0;  1 drivers
v0x123cee0_0 .net *"_ivl_6", 0 0, L_0x12415a0;  1 drivers
v0x123d010_0 .net *"_ivl_8", 0 0, L_0x1241640;  1 drivers
v0x123d0f0_0 .net "a", 0 0, v0x1239240_0;  1 drivers
v0x123d190_0 .net "b", 0 0, v0x12392e0_0;  1 drivers
v0x123d230_0 .net "c", 0 0, v0x1239380_0;  1 drivers
v0x123d2d0_0 .var "clk", 0 0;
v0x123d370_0 .net "d", 0 0, v0x12394c0_0;  1 drivers
v0x123d410_0 .net "q_dut", 0 0, L_0x1241200;  1 drivers
v0x123d4b0_0 .net "q_ref", 0 0, L_0x123db50;  1 drivers
v0x123d550_0 .var/2u "stats1", 159 0;
v0x123d5f0_0 .var/2u "strobe", 0 0;
v0x123d690_0 .net "tb_match", 0 0, L_0x12418e0;  1 drivers
v0x123d750_0 .net "tb_mismatch", 0 0, L_0x1215930;  1 drivers
v0x123d810_0 .net "wavedrom_enable", 0 0, v0x12395b0_0;  1 drivers
v0x123d8b0_0 .net "wavedrom_title", 511 0, v0x1239650_0;  1 drivers
L_0x123ef00 .concat [ 1 0 0 0], L_0x123db50;
L_0x12414e0 .concat [ 1 0 0 0], L_0x123db50;
L_0x12415a0 .concat [ 1 0 0 0], L_0x1241200;
L_0x1241700 .concat [ 1 0 0 0], L_0x123db50;
L_0x12418e0 .cmp/eeq 1, L_0x123ef00, L_0x12417d0;
S_0x1208470 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x12082e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x11f3ea0 .functor NOT 1, v0x1239240_0, C4<0>, C4<0>, C4<0>;
L_0x1208bd0 .functor XOR 1, L_0x11f3ea0, v0x12392e0_0, C4<0>, C4<0>;
L_0x12159a0 .functor XOR 1, L_0x1208bd0, v0x1239380_0, C4<0>, C4<0>;
L_0x123db50 .functor XOR 1, L_0x12159a0, v0x12394c0_0, C4<0>, C4<0>;
v0x1215ba0_0 .net *"_ivl_0", 0 0, L_0x11f3ea0;  1 drivers
v0x1215c40_0 .net *"_ivl_2", 0 0, L_0x1208bd0;  1 drivers
v0x11f3ff0_0 .net *"_ivl_4", 0 0, L_0x12159a0;  1 drivers
v0x11f4090_0 .net "a", 0 0, v0x1239240_0;  alias, 1 drivers
v0x1238600_0 .net "b", 0 0, v0x12392e0_0;  alias, 1 drivers
v0x1238710_0 .net "c", 0 0, v0x1239380_0;  alias, 1 drivers
v0x12387d0_0 .net "d", 0 0, v0x12394c0_0;  alias, 1 drivers
v0x1238890_0 .net "q", 0 0, L_0x123db50;  alias, 1 drivers
S_0x12389f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x12082e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1239240_0 .var "a", 0 0;
v0x12392e0_0 .var "b", 0 0;
v0x1239380_0 .var "c", 0 0;
v0x1239420_0 .net "clk", 0 0, v0x123d2d0_0;  1 drivers
v0x12394c0_0 .var "d", 0 0;
v0x12395b0_0 .var "wavedrom_enable", 0 0;
v0x1239650_0 .var "wavedrom_title", 511 0;
E_0x12030b0/0 .event negedge, v0x1239420_0;
E_0x12030b0/1 .event posedge, v0x1239420_0;
E_0x12030b0 .event/or E_0x12030b0/0, E_0x12030b0/1;
E_0x1203300 .event posedge, v0x1239420_0;
E_0x11ec9f0 .event negedge, v0x1239420_0;
S_0x1238d40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12389f0;
 .timescale -12 -12;
v0x1238f40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1239040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12389f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12397b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x12082e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x123dc80 .functor AND 1, v0x1239240_0, v0x12392e0_0, C4<1>, C4<1>;
L_0x123dcf0 .functor AND 1, L_0x123dc80, v0x1239380_0, C4<1>, C4<1>;
L_0x123dd80 .functor AND 1, L_0x123dcf0, v0x12394c0_0, C4<1>, C4<1>;
L_0x123de40 .functor NOT 1, v0x1239240_0, C4<0>, C4<0>, C4<0>;
L_0x123dee0 .functor AND 1, L_0x123de40, v0x12392e0_0, C4<1>, C4<1>;
L_0x123dfa0 .functor AND 1, L_0x123dee0, v0x1239380_0, C4<1>, C4<1>;
L_0x123e0a0 .functor NOT 1, v0x12394c0_0, C4<0>, C4<0>, C4<0>;
L_0x123e110 .functor AND 1, L_0x123dfa0, L_0x123e0a0, C4<1>, C4<1>;
L_0x123e270 .functor OR 1, L_0x123dd80, L_0x123e110, C4<0>, C4<0>;
L_0x123e380 .functor AND 1, v0x1239240_0, v0x12392e0_0, C4<1>, C4<1>;
L_0x123e450 .functor NOT 1, v0x1239380_0, C4<0>, C4<0>, C4<0>;
L_0x123e4c0 .functor AND 1, L_0x123e380, L_0x123e450, C4<1>, C4<1>;
L_0x123e5f0 .functor AND 1, L_0x123e4c0, v0x12394c0_0, C4<1>, C4<1>;
L_0x123e6b0 .functor OR 1, L_0x123e270, L_0x123e5f0, C4<0>, C4<0>;
L_0x123e580 .functor NOT 1, v0x12392e0_0, C4<0>, C4<0>, C4<0>;
L_0x123e950 .functor AND 1, v0x1239240_0, L_0x123e580, C4<1>, C4<1>;
L_0x123ebb0 .functor AND 1, L_0x123e950, v0x1239380_0, C4<1>, C4<1>;
L_0x123ed80 .functor NOT 1, v0x12394c0_0, C4<0>, C4<0>, C4<0>;
L_0x123efa0 .functor AND 1, L_0x123ebb0, L_0x123ed80, C4<1>, C4<1>;
L_0x123f0b0 .functor OR 1, L_0x123e6b0, L_0x123efa0, C4<0>, C4<0>;
L_0x123f270 .functor NOT 1, v0x12392e0_0, C4<0>, C4<0>, C4<0>;
L_0x123f2e0 .functor AND 1, v0x1239240_0, L_0x123f270, C4<1>, C4<1>;
L_0x123f460 .functor NOT 1, v0x1239380_0, C4<0>, C4<0>, C4<0>;
L_0x123f4d0 .functor AND 1, L_0x123f2e0, L_0x123f460, C4<1>, C4<1>;
L_0x123f6b0 .functor AND 1, L_0x123f4d0, v0x12394c0_0, C4<1>, C4<1>;
L_0x123f770 .functor OR 1, L_0x123f0b0, L_0x123f6b0, C4<0>, C4<0>;
L_0x123f960 .functor NOT 1, v0x1239240_0, C4<0>, C4<0>, C4<0>;
L_0x123f9d0 .functor NOT 1, v0x12392e0_0, C4<0>, C4<0>, C4<0>;
L_0x123fb30 .functor AND 1, L_0x123f960, L_0x123f9d0, C4<1>, C4<1>;
L_0x123fc40 .functor NOT 1, v0x1239380_0, C4<0>, C4<0>, C4<0>;
L_0x123fdb0 .functor AND 1, L_0x123fb30, L_0x123fc40, C4<1>, C4<1>;
L_0x123fec0 .functor NOT 1, v0x12394c0_0, C4<0>, C4<0>, C4<0>;
L_0x1240040 .functor AND 1, L_0x123fdb0, L_0x123fec0, C4<1>, C4<1>;
L_0x1240150 .functor OR 1, L_0x123f770, L_0x1240040, C4<0>, C4<0>;
L_0x1240380 .functor NOT 1, v0x1239240_0, C4<0>, C4<0>, C4<0>;
L_0x12403f0 .functor NOT 1, v0x12392e0_0, C4<0>, C4<0>, C4<0>;
L_0x1240590 .functor AND 1, L_0x1240380, L_0x12403f0, C4<1>, C4<1>;
L_0x12406a0 .functor AND 1, L_0x1240590, v0x1239380_0, C4<1>, C4<1>;
L_0x12408a0 .functor AND 1, L_0x12406a0, v0x12394c0_0, C4<1>, C4<1>;
L_0x1240960 .functor OR 1, L_0x1240150, L_0x12408a0, C4<0>, C4<0>;
L_0x1240bc0 .functor NOT 1, v0x1239240_0, C4<0>, C4<0>, C4<0>;
L_0x1240c30 .functor AND 1, L_0x1240bc0, v0x12392e0_0, C4<1>, C4<1>;
L_0x1240e50 .functor NOT 1, v0x1239380_0, C4<0>, C4<0>, C4<0>;
L_0x1240ec0 .functor AND 1, L_0x1240c30, L_0x1240e50, C4<1>, C4<1>;
L_0x1241140 .functor AND 1, L_0x1240ec0, v0x12394c0_0, C4<1>, C4<1>;
L_0x1241200 .functor OR 1, L_0x1240960, L_0x1241140, C4<0>, C4<0>;
v0x1239aa0_0 .net *"_ivl_0", 0 0, L_0x123dc80;  1 drivers
v0x1239b80_0 .net *"_ivl_10", 0 0, L_0x123dfa0;  1 drivers
v0x1239c60_0 .net *"_ivl_12", 0 0, L_0x123e0a0;  1 drivers
v0x1239d50_0 .net *"_ivl_14", 0 0, L_0x123e110;  1 drivers
v0x1239e30_0 .net *"_ivl_16", 0 0, L_0x123e270;  1 drivers
v0x1239f60_0 .net *"_ivl_18", 0 0, L_0x123e380;  1 drivers
v0x123a040_0 .net *"_ivl_2", 0 0, L_0x123dcf0;  1 drivers
v0x123a120_0 .net *"_ivl_20", 0 0, L_0x123e450;  1 drivers
v0x123a200_0 .net *"_ivl_22", 0 0, L_0x123e4c0;  1 drivers
v0x123a2e0_0 .net *"_ivl_24", 0 0, L_0x123e5f0;  1 drivers
v0x123a3c0_0 .net *"_ivl_26", 0 0, L_0x123e6b0;  1 drivers
v0x123a4a0_0 .net *"_ivl_28", 0 0, L_0x123e580;  1 drivers
v0x123a580_0 .net *"_ivl_30", 0 0, L_0x123e950;  1 drivers
v0x123a660_0 .net *"_ivl_32", 0 0, L_0x123ebb0;  1 drivers
v0x123a740_0 .net *"_ivl_34", 0 0, L_0x123ed80;  1 drivers
v0x123a820_0 .net *"_ivl_36", 0 0, L_0x123efa0;  1 drivers
v0x123a900_0 .net *"_ivl_38", 0 0, L_0x123f0b0;  1 drivers
v0x123a9e0_0 .net *"_ivl_4", 0 0, L_0x123dd80;  1 drivers
v0x123aac0_0 .net *"_ivl_40", 0 0, L_0x123f270;  1 drivers
v0x123aba0_0 .net *"_ivl_42", 0 0, L_0x123f2e0;  1 drivers
v0x123ac80_0 .net *"_ivl_44", 0 0, L_0x123f460;  1 drivers
v0x123ad60_0 .net *"_ivl_46", 0 0, L_0x123f4d0;  1 drivers
v0x123ae40_0 .net *"_ivl_48", 0 0, L_0x123f6b0;  1 drivers
v0x123af20_0 .net *"_ivl_50", 0 0, L_0x123f770;  1 drivers
v0x123b000_0 .net *"_ivl_52", 0 0, L_0x123f960;  1 drivers
v0x123b0e0_0 .net *"_ivl_54", 0 0, L_0x123f9d0;  1 drivers
v0x123b1c0_0 .net *"_ivl_56", 0 0, L_0x123fb30;  1 drivers
v0x123b2a0_0 .net *"_ivl_58", 0 0, L_0x123fc40;  1 drivers
v0x123b380_0 .net *"_ivl_6", 0 0, L_0x123de40;  1 drivers
v0x123b460_0 .net *"_ivl_60", 0 0, L_0x123fdb0;  1 drivers
v0x123b540_0 .net *"_ivl_62", 0 0, L_0x123fec0;  1 drivers
v0x123b620_0 .net *"_ivl_64", 0 0, L_0x1240040;  1 drivers
v0x123b700_0 .net *"_ivl_66", 0 0, L_0x1240150;  1 drivers
v0x123b9f0_0 .net *"_ivl_68", 0 0, L_0x1240380;  1 drivers
v0x123bad0_0 .net *"_ivl_70", 0 0, L_0x12403f0;  1 drivers
v0x123bbb0_0 .net *"_ivl_72", 0 0, L_0x1240590;  1 drivers
v0x123bc90_0 .net *"_ivl_74", 0 0, L_0x12406a0;  1 drivers
v0x123bd70_0 .net *"_ivl_76", 0 0, L_0x12408a0;  1 drivers
v0x123be50_0 .net *"_ivl_78", 0 0, L_0x1240960;  1 drivers
v0x123bf30_0 .net *"_ivl_8", 0 0, L_0x123dee0;  1 drivers
v0x123c010_0 .net *"_ivl_80", 0 0, L_0x1240bc0;  1 drivers
v0x123c0f0_0 .net *"_ivl_82", 0 0, L_0x1240c30;  1 drivers
v0x123c1d0_0 .net *"_ivl_84", 0 0, L_0x1240e50;  1 drivers
v0x123c2b0_0 .net *"_ivl_86", 0 0, L_0x1240ec0;  1 drivers
v0x123c390_0 .net *"_ivl_88", 0 0, L_0x1241140;  1 drivers
v0x123c470_0 .net "a", 0 0, v0x1239240_0;  alias, 1 drivers
v0x123c510_0 .net "b", 0 0, v0x12392e0_0;  alias, 1 drivers
v0x123c600_0 .net "c", 0 0, v0x1239380_0;  alias, 1 drivers
v0x123c6f0_0 .net "d", 0 0, v0x12394c0_0;  alias, 1 drivers
v0x123c7e0_0 .net "q", 0 0, L_0x1241200;  alias, 1 drivers
S_0x123c940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x12082e0;
 .timescale -12 -12;
E_0x1202e50 .event anyedge, v0x123d5f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x123d5f0_0;
    %nor/r;
    %assign/vec4 v0x123d5f0_0, 0;
    %wait E_0x1202e50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12389f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12394c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1239380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12392e0_0, 0;
    %assign/vec4 v0x1239240_0, 0;
    %wait E_0x11ec9f0;
    %wait E_0x1203300;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12394c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1239380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12392e0_0, 0;
    %assign/vec4 v0x1239240_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12030b0;
    %load/vec4 v0x1239240_0;
    %load/vec4 v0x12392e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1239380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12394c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12394c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1239380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12392e0_0, 0;
    %assign/vec4 v0x1239240_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1239040;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12030b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12394c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1239380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12392e0_0, 0;
    %assign/vec4 v0x1239240_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12082e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123d2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123d5f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12082e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x123d2d0_0;
    %inv;
    %store/vec4 v0x123d2d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12082e0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1239420_0, v0x123d750_0, v0x123d0f0_0, v0x123d190_0, v0x123d230_0, v0x123d370_0, v0x123d4b0_0, v0x123d410_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12082e0;
T_7 ;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x123d550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12082e0;
T_8 ;
    %wait E_0x12030b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123d550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d550_0, 4, 32;
    %load/vec4 v0x123d690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d550_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123d550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d550_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x123d4b0_0;
    %load/vec4 v0x123d4b0_0;
    %load/vec4 v0x123d410_0;
    %xor;
    %load/vec4 v0x123d4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d550_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x123d550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d550_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/circuit2/iter0/response2/top_module.sv";
