Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/tb_vga_module_isim_beh.exe" -prj "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/tb_vga_module_beh.prj" "work.tb_vga_module" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/downcounter.vhd" into library work
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/vga_stripes_dff.vhd" into library work
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/up_down_counter.vhd" into library work
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/sync_signal_generator.vhd" into library work
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/clock_divider.vhd" into library work
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/bouncing_box.vhd" into library work
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/vga_module.vhd" into library work
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/tb_vga_module.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:1242 - "N:/P.20131013/rtf/vhdl/src/ieee/std_logic_arith.vhd" Line 2479: Warning: "There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es)."
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity sync_signals_generator [sync_signals_generator_default]
Compiling architecture behavioral of entity up_down_counter [\up_down_counter(10)\]
Compiling package numeric_std
Compiling architecture behavioral of entity downcounter [\downcounter(9,15)\]
Compiling architecture behavioral of entity downcounter [\downcounter(9,4)\]
Compiling architecture behavioral of entity downcounter [\downcounter(99,7)\]
Compiling architecture behavioral of entity downcounter [\downcounter(5,4)\]
Compiling architecture behavioral of entity clock_divider [clock_divider_default]
Compiling architecture behavioral of entity bouncing_box [bouncing_box_default]
Compiling architecture behavioral of entity vga_stripes_dff [vga_stripes_dff_default]
Compiling architecture behavioral of entity vga_module [vga_module_default]
Compiling architecture behavior of entity tb_vga_module
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/tb_vga_module_isim_beh.exe
Fuse Memory Usage: 37848 KB
Fuse CPU Usage: 530 ms
