// Seed: 3589297565
module module_0 (
    input supply0 id_0,
    input tri id_1
);
  assign id_3 = 1'b0;
  wire id_4, id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    output supply1 id_6,
    input tri id_7,
    input tri id_8,
    output supply0 id_9,
    output uwire id_10,
    input wand id_11,
    output supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output tri0 id_16
);
  assign id_6 = 1'b0;
  wor id_18;
  module_0(
      id_4, id_2
  );
  assign id_6 = id_18;
endmodule
