Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Apr 16 12:26:02 2019
| Host         : TELOPS258-7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/marsD/fir_00251_proc_325_marsD_utilization_placed.rpt
| Design       : fir_00251_proc_marsD
| Device       : 7k325tfbg676-1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| Slice LUTs                 |  71259 |     0 |    203800 | 34.97 |
|   LUT as Logic             |  65329 |     0 |    203800 | 32.06 |
|   LUT as Memory            |   5930 |     0 |     64000 |  9.27 |
|     LUT as Distributed RAM |   2380 |     0 |           |       |
|     LUT as Shift Register  |   3550 |     0 |           |       |
| Slice Registers            | 107580 |     0 |    407600 | 26.39 |
|   Register as Flip Flop    | 107576 |     0 |    407600 | 26.39 |
|   Register as Latch        |      0 |     0 |    407600 |  0.00 |
|   Register as AND/OR       |      4 |     0 |    407600 | <0.01 |
| F7 Muxes                   |    424 |     0 |    101900 |  0.42 |
| F8 Muxes                   |     13 |     0 |     50950 |  0.03 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 4     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 4302  |          Yes |           - |          Set |
| 4773  |          Yes |           - |        Reset |
| 3622  |          Yes |         Set |            - |
| 94884 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     | 30197 |     0 |     50950 | 59.27 |
|   SLICEL                                  | 20473 |     0 |           |       |
|   SLICEM                                  |  9724 |     0 |           |       |
| LUT as Logic                              | 65329 |     0 |    203800 | 32.06 |
|   using O5 output only                    |     5 |       |           |       |
|   using O6 output only                    | 51982 |       |           |       |
|   using O5 and O6                         | 13342 |       |           |       |
| LUT as Memory                             |  5930 |     0 |     64000 |  9.27 |
|   LUT as Distributed RAM                  |  2380 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    56 |       |           |       |
|     using O5 and O6                       |  2324 |       |           |       |
|   LUT as Shift Register                   |  3550 |     0 |           |       |
|     using O5 output only                  |   356 |       |           |       |
|     using O6 output only                  |  1396 |       |           |       |
|     using O5 and O6                       |  1798 |       |           |       |
| LUT Flip Flop Pairs                       | 40036 |     0 |    203800 | 19.64 |
|   fully used LUT-FF pairs                 |  8120 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 30247 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 24007 |       |           |       |
| Unique Control Sets                       |  4954 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 252.5 |     0 |       445 | 56.74 |
|   RAMB36/FIFO*    |   212 |     0 |       445 | 47.64 |
|     RAMB36E1 only |   212 |       |           |       |
|   RAMB18          |    81 |     0 |       890 |  9.10 |
|     RAMB18E1 only |    81 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   95 |     0 |       840 | 11.31 |
|   DSP48E1 only |   95 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  265 |   265 |       400 |  66.25 |
|   IOB Master Pads           |  127 |       |           |        |
|   IOB Slave Pads            |  125 |       |           |        |
|   IOB Flip Flops            |    5 |     5 |           |        |
| Bonded IPADs                |   14 |    14 |        26 |  53.85 |
| Bonded OPADs                |    8 |     8 |        16 |  50.00 |
| PHY_CONTROL                 |    3 |     3 |        10 |  30.00 |
| PHASER_REF                  |    3 |     3 |        10 |  30.00 |
| OUT_FIFO                    |   11 |    11 |        40 |  27.50 |
| IN_FIFO                     |    6 |     6 |        40 |  15.00 |
| IDELAYCTRL                  |    3 |     0 |        10 |  30.00 |
| IBUFDS                      |   13 |    13 |       384 |   3.39 |
| GTXE2_COMMON                |    2 |     0 |         2 | 100.00 |
| GTXE2_CHANNEL               |    4 |     4 |         8 |  50.00 |
| PHASER_OUT/PHASER_OUT_PHY   |   11 |    11 |        40 |  27.50 |
|   PHASER_OUT_PHY only       |   11 |    11 |           |        |
| PHASER_IN/PHASER_IN_PHY     |    6 |     6 |        40 |  15.00 |
|   PHASER_IN_PHY only        |    6 |     6 |           |        |
| IDELAYE2/IDELAYE2_FINEDELAY |   52 |    52 |       500 |  10.40 |
|   IDELAYE2 only             |   52 |    52 |           |        |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |   0.00 |
| IBUFDS_GTE2                 |    2 |     2 |         4 |  50.00 |
| ILOGIC                      |   57 |    57 |       400 |  14.25 |
|   IFF_Register              |    5 |     5 |           |        |
|   ISERDES                   |   52 |    52 |           |        |
| OLOGIC                      |  114 |   114 |       400 |  28.50 |
|   OUTFF_ODDR_Register       |    8 |     8 |           |        |
|   TFF_ODDR_Register         |    6 |     6 |           |        |
|   OSERDES                   |  106 |   106 |           |        |
+-----------------------------+------+-------+-----------+--------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |   21 |     0 |        32 | 65.63 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    6 |     2 |        10 | 60.00 |
| PLLE2_ADV  |    2 |     2 |        10 | 20.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    2 |     0 |       168 |  1.19 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| PCIE_2_1    |    0 |     0 |         1 |   0.00 |
| STARTUPE2   |    1 |     0 |         1 | 100.00 |
| XADC        |    1 |     1 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+--------------------------+-------+---------------------+
|         Ref Name         |  Used | Functional Category |
+--------------------------+-------+---------------------+
| FDRE                     | 94884 |        Flop & Latch |
| LUT3                     | 20256 |                 LUT |
| LUT6                     | 17180 |                 LUT |
| LUT4                     | 14613 |                 LUT |
| LUT2                     | 11557 |                 LUT |
| LUT5                     | 11337 |                 LUT |
| FDCE                     |  4773 |        Flop & Latch |
| SRL16E                   |  4402 |  Distributed Memory |
| FDPE                     |  4302 |        Flop & Latch |
| CARRY4                   |  4252 |          CarryLogic |
| LUT1                     |  3728 |                 LUT |
| FDSE                     |  3622 |        Flop & Latch |
| RAMD32                   |  3518 |  Distributed Memory |
| RAMS32                   |  1130 |  Distributed Memory |
| SRLC32E                  |   902 |  Distributed Memory |
| MUXF7                    |   424 |               MuxFx |
| RAMB36E1                 |   212 |        Block Memory |
| OSERDESE2                |   106 |                  IO |
| DSP48E1                  |    95 |    Block Arithmetic |
| OBUF                     |    90 |                  IO |
| IBUF                     |    87 |                  IO |
| RAMB18E1                 |    81 |        Block Memory |
| OBUFT                    |    69 |                  IO |
| RAMD64E                  |    56 |  Distributed Memory |
| ISERDESE2                |    52 |                  IO |
| IDELAYE2                 |    52 |                  IO |
| SRLC16E                  |    44 |  Distributed Memory |
| OBUFT_DCIEN              |    32 |                  IO |
| IBUF_IBUFDISABLE         |    32 |                  IO |
| BUFG                     |    21 |               Clock |
| IBUF_INTERMDISABLE       |    16 |                  IO |
| ODDR                     |    14 |                  IO |
| MUXF8                    |    13 |               MuxFx |
| IBUFDS                   |    13 |                  IO |
| PHASER_OUT_PHY           |    11 |                  IO |
| OUT_FIFO                 |    11 |                  IO |
| OBUFTDS                  |    10 |                  IO |
| OBUFTDS_DCIEN            |     8 |                  IO |
| INV                      |     8 |                 LUT |
| IBUFDS_IBUFDISABLE_INT   |     8 |                  IO |
| PHASER_IN_PHY            |     6 |                  IO |
| MMCME2_ADV               |     6 |               Clock |
| IN_FIFO                  |     6 |                  IO |
| OBUFDS                   |     4 |                  IO |
| IBUFDS_INTERMDISABLE_INT |     4 |                  IO |
| GTXE2_CHANNEL            |     4 |                  IO |
| AND2B1L                  |     4 |              Others |
| PHY_CONTROL              |     3 |                  IO |
| PHASER_REF               |     3 |                  IO |
| IDELAYCTRL               |     3 |                  IO |
| PLLE2_ADV                |     2 |               Clock |
| IBUFDS_GTE2              |     2 |                  IO |
| GTXE2_COMMON             |     2 |                  IO |
| BUFH                     |     2 |               Clock |
| XADC                     |     1 |              Others |
| STARTUPE2                |     1 |              Others |
| BSCANE2                  |     1 |              Others |
+--------------------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| t_axi4_stream32_sfifo_d256   |   29 |
| t_axi4_stream32_sfifo_d64    |   20 |
| ip_fp32_axis_mult            |   20 |
| t_axi4_stream32_sfifo_d16    |   19 |
| fwft_sfifo_w32_d16           |   19 |
| ip_axis_fi32tofp32           |   18 |
| ip_axis32_fanout2            |   15 |
| ip_fp32_axis_subtract        |    9 |
| t_axi4_stream32_sfifo_d1024  |    7 |
| t_axi4_lite32_w_afifo_d16    |    7 |
| ip_fp32_axis_add             |    7 |
| ip_axis_fp32tofi32           |    7 |
| ip_fp32_axis_divide          |    4 |
| fwft_afifo_w28_d16           |    4 |
| fwft_sfifo_wr66_rd66_d512    |    3 |
| t_axi4_stream32_afifo_d512   |    2 |
| sfifo_w8_d64                 |    2 |
| ip_fp32_axis_greaterThan     |    2 |
| ip_axis16_reg                |    2 |
| fwft_sfifo_w192_d16          |    2 |
| fwft_afifo_wr68_rd34_d512    |    2 |
| fwft_afifo_wr18_rd72_d1024   |    2 |
| usart_mmcm                   |    1 |
| tdp_ram_w8_d2048             |    1 |
| tdp_ram_w32_d32768           |    1 |
| tdp_ram_w32_d16384           |    1 |
| t_axi4_stream8_sfifo_d2048   |    1 |
| t_axi4_stream64_sfifo_d128   |    1 |
| t_axi4_stream64_afifo_d512   |    1 |
| t_axi4_stream64_afifo_d16    |    1 |
| t_axi4_stream64_afifo_d1024  |    1 |
| t_axi4_stream32_sfifo_d2048  |    1 |
| t_axi4_stream16_sfifo_d16    |    1 |
| sfifo_w8_d128                |    1 |
| sdp_ram_w32_d128             |    1 |
| ip_fp32_axis_sqroot          |    1 |
| ip_blk_mem_gen_w32_d8192     |    1 |
| ip_axis_32_to_64             |    1 |
| ip_axis64_fanout2            |    1 |
| ip_axis32_merge_axis64       |    1 |
| ip_axis16_merge_axis64       |    1 |
| ip_axi_bram_ctrl             |    1 |
| histogram_axis_tmi_4pix_0    |    1 |
| fwft_sfifo_w8_d16            |    1 |
| fwft_sfifo_w40_d16           |    1 |
| fwft_afifo_wr72_rd18_d16     |    1 |
| fwft_afifo_wr66_rd66_d512    |    1 |
| exp_mgt                      |    1 |
| ehdri_index_mem              |    1 |
| dp_ram_byte_w32_d64          |    1 |
| data_mgt                     |    1 |
| core_xbar_5                  |    1 |
| core_xbar_4                  |    1 |
| core_xbar_3                  |    1 |
| core_xbar_2                  |    1 |
| core_xbar_1                  |    1 |
| core_xbar_0                  |    1 |
| core_xadc_wiz_1_0            |    1 |
| core_s00_data_fifo_2         |    1 |
| core_s00_data_fifo_1         |    1 |
| core_proc_sys_reset_1_0      |    1 |
| core_power_management_0      |    1 |
| core_pleora_uart_0           |    1 |
| core_oem_uart_0              |    1 |
| core_mig_7series_0_0         |    1 |
| core_microblaze_1_axi_intc_0 |    1 |
| core_microblaze_1_0          |    1 |
| core_mdm_1_0                 |    1 |
| core_m12_data_fifo_0         |    1 |
| core_m11_data_fifo_0         |    1 |
| core_m01_data_fifo_0         |    1 |
| core_m00_data_fifo_1         |    1 |
| core_m00_data_fifo_0         |    1 |
| core_lmb_bram_0              |    1 |
| core_intr_concact_0          |    1 |
| core_ilmb_v10_0              |    1 |
| core_ilmb_bram_if_cntlr_0    |    1 |
| core_fw_uart_0               |    1 |
| core_fpga_output_uart_0      |    1 |
| core_dlmb_v10_0              |    1 |
| core_dlmb_bram_if_cntlr_0    |    1 |
| core_clk_wiz_1_0             |    1 |
| core_clk_wiz_0_0             |    1 |
| core_clink_uart_0            |    1 |
| core_axi_usb_uart_0          |    1 |
| core_axi_timer_0_0           |    1 |
| core_axi_quad_spi_0_0        |    1 |
| core_axi_ndf_uart_0          |    1 |
| core_axi_lens_uart_0         |    1 |
| core_axi_gps_uart_0          |    1 |
| core_axi_gpio_0_0            |    1 |
| core_axi_dm_buffer_0         |    1 |
| core_axi_datamover_ddrcal_0  |    1 |
| core_auto_us_cc_df_3         |    1 |
| core_auto_us_cc_df_2         |    1 |
| core_auto_us_cc_df_1         |    1 |
| core_auto_us_cc_df_0         |    1 |
| core_auto_us_1               |    1 |
| core_auto_us_0               |    1 |
| core_auto_pc_2               |    1 |
| core_auto_pc_1               |    1 |
| core_auto_pc_0               |    1 |
| core_auto_cc_0               |    1 |
| core_GND_0                   |    1 |
| core_FlashReset_0_0          |    1 |
| core_CAL_DDR_MIG_0           |    1 |
| calib_param_ram              |    1 |
| buffer_table_ram             |    1 |
| axis_128_to_64               |    1 |
| axis32_to_64_combiner        |    1 |
+------------------------------+------+


