# system info nios on 2025.11.24.08:48:12
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1763970486
#
#
# Files generated for nios on 2025.11.24.08:48:12
files:
filepath,kind,attributes,module,is_top
simulation/nios.vhd,VHDL,,nios,true
simulation/submodules/nios_intel_niosv_m_0.vhd,VHDL,,nios_intel_niosv_m_0,false
simulation/submodules/altera_avalon_jtag_uart.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_log_module.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/nios_onchip_memory2_0.hex,HEX,,nios_onchip_memory2_0,false
simulation/submodules/nios_onchip_memory2_0.vhd,VHDL,,nios_onchip_memory2_0,false
simulation/submodules/nios_pio_0.vhd,VHDL,,nios_pio_0,false
simulation/submodules/nios_mm_interconnect_0.v,VERILOG,,nios_mm_interconnect_0,false
simulation/submodules/nios_irq_mapper.sv,SYSTEM_VERILOG,,nios_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/aldec/niosv_opcode_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_mem_op_state.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/ecc_enc.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/ecc_dec.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/altecc_enc.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/altecc_dec.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_reg_file.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_csrind_if.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_csrind_host.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_interrupt_handler.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_instr_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_bus_req.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_shift.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_D_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_E_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_M0_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_D_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_E_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_M0_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_W_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/nios_intel_niosv_m_0_hart.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_opcode_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_mem_op_state.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/ecc_enc.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/ecc_dec.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/altecc_enc.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/altecc_dec.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_reg_file.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_csrind_if.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_csrind_host.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_interrupt_handler.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_instr_buffer.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_bus_req.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_shift.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_lsu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_D_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_E_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_M0_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_D_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_E_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_M0_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_W_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/mentor/nios_intel_niosv_m_0_hart.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_timer_msip.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_intel_niosv_m_0_timer_module,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios.intel_niosv_m_0,nios_intel_niosv_m_0
nios.intel_niosv_m_0.hart,nios_intel_niosv_m_0_hart
nios.intel_niosv_m_0.hart.niosv_reset_controller,niosv_reset_controller
nios.intel_niosv_m_0.timer_module,nios_intel_niosv_m_0_timer_module
nios.intel_niosv_m_0.dbg_mod,nios_intel_niosv_m_0_dbg_mod
nios.intel_niosv_m_0.irq_mapper,nios_intel_niosv_m_0_irq_mapper
nios.intel_niosv_m_0.irq_mapper_001,nios_intel_niosv_m_0_irq_mapper
nios.intel_niosv_m_0.irq_mapper_002,nios_intel_niosv_m_0_irq_mapper
nios.intel_niosv_m_0.rst_controller,altera_reset_controller
nios.intel_niosv_m_0.rst_controller_001,altera_reset_controller
nios.jtag_uart_0,altera_avalon_jtag_uart
nios.onchip_memory2_0,nios_onchip_memory2_0
nios.pio_0,nios_pio_0
nios.mm_interconnect_0,nios_mm_interconnect_0
nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.intel_niosv_m_0_dm_agent_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.intel_niosv_m_0_data_manager_agent,altera_merlin_axi_master_ni
nios.mm_interconnect_0.intel_niosv_m_0_instruction_manager_agent,altera_merlin_axi_master_ni
nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent_rdata_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.pio_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.router,nios_mm_interconnect_0_router
nios.mm_interconnect_0.router_001,nios_mm_interconnect_0_router
nios.mm_interconnect_0.router_002,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_003,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_004,nios_mm_interconnect_0_router_004
nios.mm_interconnect_0.router_007,nios_mm_interconnect_0_router_004
nios.mm_interconnect_0.router_008,nios_mm_interconnect_0_router_004
nios.mm_interconnect_0.router_005,nios_mm_interconnect_0_router_005
nios.mm_interconnect_0.router_006,nios_mm_interconnect_0_router_005
nios.mm_interconnect_0.intel_niosv_m_0_instruction_manager_wr_limiter,altera_merlin_traffic_limiter
nios.mm_interconnect_0.intel_niosv_m_0_instruction_manager_rd_limiter,altera_merlin_traffic_limiter
nios.mm_interconnect_0.cmd_demux,nios_mm_interconnect_0_cmd_demux
nios.mm_interconnect_0.cmd_demux_001,nios_mm_interconnect_0_cmd_demux
nios.mm_interconnect_0.cmd_demux_002,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.cmd_demux_003,nios_mm_interconnect_0_cmd_demux_002
nios.mm_interconnect_0.cmd_mux,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_003,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_004,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_001,nios_mm_interconnect_0_cmd_mux_001
nios.mm_interconnect_0.cmd_mux_002,nios_mm_interconnect_0_cmd_mux_001
nios.mm_interconnect_0.rsp_demux,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_003,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_004,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_001,nios_mm_interconnect_0_rsp_demux_001
nios.mm_interconnect_0.rsp_demux_002,nios_mm_interconnect_0_rsp_demux_001
nios.mm_interconnect_0.rsp_mux,nios_mm_interconnect_0_rsp_mux
nios.mm_interconnect_0.rsp_mux_001,nios_mm_interconnect_0_rsp_mux
nios.mm_interconnect_0.rsp_mux_002,nios_mm_interconnect_0_rsp_mux_002
nios.mm_interconnect_0.rsp_mux_003,nios_mm_interconnect_0_rsp_mux_002
nios.mm_interconnect_0.avalon_st_adapter,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_001,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_002,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_003,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_004,nios_mm_interconnect_0_avalon_st_adapter
nios.irq_mapper,nios_irq_mapper
nios.rst_controller,altera_reset_controller
