waive -msg {Destination flop 'rcfwl_gclk_clkreqaggr.\num_dn_clkack[*].u_clkreq_doublesync .ctech_lib_doublesync_rst.sync[0][0]' clocked by 'rcfwl_gclk_clkreqaggr.iclk' can glitch (1 source(s), 1 domain(s)). Reason :'Source is port,Presence of combinational logic specified through constraint'}  -rule {  {Ac_glitch03}  }   -comment {Created by prbhatt on 20-Jun-2017 09:07:55} 
waive -msg {Destination flop 'rcfwl_gclk_clkreqaggr.u_clkmack_doublesync.ctech_lib_doublesync_rst.sync[0][0]' clocked by 'rcfwl_gclk_clkreqaggr.iclk' can glitch (1 source(s), 1 domain(s)). Reason :'Source is port,Presence of combinational logic specified through constraint'}  -rule {  {Ac_glitch03}  }  -exact -comment {Created by prbhatt on 20-Jun-2017 09:09:19} 
waive -msg {current_design 'ipglbdrvby9or12pp60' is non-existent in input design}  -rule {  {checkSGDC_01}  }  -comment {Created by prbhatt on 26-Jul-2017 12:09:33}  -exact 
waive -msg {current_design '*ctech_*glbdrv*' is non-existent in input design}  -rule {  {checkSGDC_01}  }  -comment {Created by prbhatt on 26-Jul-2017 12:07:24. CCDU generates ratio-synchronous clock outputs} 
