module select_working_mem_input(
    input logic clk,
    input logic load_done,
    input logic shuffle_done,
    input logic [7:0] l_address,
    input logic [7:0] l_data,
    input logic  l_wren,
    input logic [7:0] s_address),
    input logic [7:0] s_data,
    input logic s_wren,
    input logic [7:0] s_read_mem_data,
    output logic [7:0] out_address,
    output logic [7:0] out_data,
    output logic [7:0] out_wren
); 

    always_comb begin
        case({load_done, shuffle_done}) 
            00:      begin
                         out_address = l_address;
                         out_data = l_data;
                         out_wren = l_wren;
                     end
            10:      begin
                         out_address = s_address;
                         out_data = s_data;
                         out_wren = s_wren;
                     end
            default: begin
                        out_address = 8'bx;
                        out_data = 8'bx;
                        out_wren = 8'b0;
                     end
        endcase
    end

endmodule