INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sim_1/imports/verilog_tb/realfft_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module realfft_rtl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
