0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sim_1/new/tb3.v,1742276739,verilog,,,,tb_uart,,,,,,,,
C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sources_1/new/Counter.v,1742265227,verilog,,C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sources_1/new/UART.v,,bit_counter,,,,,,,,
C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sources_1/new/btn_debounce.v,1742264620,verilog,,C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sources_1/new/send_tx_btn.v,,btn_debounce,,,,,,,,
C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sources_1/new/send_tx_btn.v,1742268734,verilog,,C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sim_1/new/tb3.v,,send_tx_btn,,,,,,,,
C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sources_1/new/uart1.v,1742276811,verilog,,C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sim_1/new/tb3.v,,baud_tick_gen;uart;uart_rx;uart_tx,,,,,,,,
