#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-546-g5cfb7d68)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d8a8801400 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x55d8a876b6d0_0 .var/i "file", 31 0;
v0x55d8a876b790_0 .var/i "i", 31 0;
v0x55d8a876b870_0 .var "sig_../inverter.aig_n1", 0 0;
v0x55d8a8744790_0 .net "sig_../inverter.aig_n1_inv", 0 0, L_0x55d8a8786970;  1 drivers
v0x55d8a8744860_0 .var "xorshift128_t", 31 0;
v0x55d8a8744970_0 .var "xorshift128_w", 31 0;
v0x55d8a8744a50_0 .var "xorshift128_x", 31 0;
v0x55d8a87c7030_0 .var "xorshift128_y", 31 0;
v0x55d8a87c7110_0 .var "xorshift128_z", 31 0;
S_0x55d8a8801590 .scope task, "../inverter.aig_print_header" "../inverter.aig_print_header" 2 61, 2 61 0, S_0x55d8a8801400;
 .timescale 0 0;
TD_testbench...\/inverter.aig_print_header ;
    %vpi_call 2 63 "$fdisplay", v0x55d8a876b6d0_0, "#OUT#" {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x55d8a876b6d0_0, "#OUT#   A   sig_../inverter.aig_n1 " {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x55d8a876b6d0_0, "#OUT#   B   sig_../inverter.aig_n1_inv " {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x55d8a876b6d0_0, "#OUT#" {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x55d8a876b6d0_0, "#OUT# A # B" {0 0 0};
    %end;
S_0x55d8a88122b0 .scope task, "../inverter.aig_print_status" "../inverter.aig_print_status" 2 55, 2 55 0, S_0x55d8a8801400;
 .timescale 0 0;
TD_testbench...\/inverter.aig_print_status ;
    %load/vec4 v0x55d8a876b870_0;
    %load/vec4 v0x55d8a8744790_0;
    %vpi_call 2 57 "$fdisplay", v0x55d8a876b6d0_0, "#OUT# %b %b %b %t %d", S<1,vec4,u1>, 1'bx, S<0,vec4,u1>, $time, v0x55d8a876b790_0 {2 0 0};
    %end;
S_0x55d8a8812440 .scope task, "../inverter.aig_reset" "../inverter.aig_reset" 2 32, 2 32 0, S_0x55d8a8801400;
 .timescale 0 0;
TD_testbench...\/inverter.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d8a876b870_0, 2;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d8a876b870_0, 2;
    %delay 100, 0;
    %delay 0, 0;
    %end;
S_0x55d8a8814130 .scope task, "../inverter.aig_test" "../inverter.aig_test" 2 71, 2 71 0, S_0x55d8a8801400;
 .timescale 0 0;
TD_testbench...\/inverter.aig_test ;
    %vpi_call 2 73 "$fdisplay", v0x55d8a876b6d0_0, "#OUT#\012#OUT# ==== ../inverter.aig  ====" {0 0 0};
    %fork TD_testbench...\/inverter.aig_reset, S_0x55d8a8812440;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d8a876b790_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55d8a876b790_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55d8a876b790_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/inverter.aig_print_header, S_0x55d8a8801590;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/inverter.aig_update_data, S_0x55d8a87ffe30;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/inverter.aig_update_clock, S_0x55d8a8814310;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/inverter.aig_print_status, S_0x55d8a88122b0;
    %join;
    %load/vec4 v0x55d8a876b790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d8a876b790_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x55d8a8814310 .scope task, "../inverter.aig_update_clock" "../inverter.aig_update_clock" 2 50, 2 50 0, S_0x55d8a8801400;
 .timescale 0 0;
TD_testbench...\/inverter.aig_update_clock ;
    %end;
S_0x55d8a87ffe30 .scope task, "../inverter.aig_update_data" "../inverter.aig_update_data" 2 42, 2 42 0, S_0x55d8a8801400;
 .timescale 0 0;
TD_testbench...\/inverter.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x55d8a876b4f0;
    %join;
    %load/vec4 v0x55d8a8744a50_0;
    %load/vec4 v0x55d8a87c7030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d8a87c7110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d8a8744970_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x55d8a876b870_0, 2;
    %delay 100, 0;
    %end;
S_0x55d8a8800010 .scope module, "uut_../inverter.aig" "../inverter.aig" 2 27, 3 3 0, S_0x55d8a8801400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n1";
    .port_info 1 /OUTPUT 1 "n1_inv";
L_0x55d8a8786750 .functor BUFZ 1, v0x55d8a876b870_0, C4<0>, C4<0>, C4<0>;
L_0x55d8a8786970 .functor BUFZ 1, L_0x55d8a87d7d50, C4<0>, C4<0>, C4<0>;
v0x55d8a87c94f0_0 .net "_0_", 0 0, L_0x55d8a8786750;  1 drivers
v0x55d8a87c9590_0 .net "_1_", 0 0, L_0x55d8a87d7d50;  1 drivers
v0x55d8a87c9630_0 .net "n1", 0 0, v0x55d8a876b870_0;  1 drivers
v0x55d8a87c96d0_0 .net "n1_inv", 0 0, L_0x55d8a8786970;  alias, 1 drivers
S_0x55d8a881f5b0 .scope module, "_2_" "$_NOT_" 3 8, 4 56 0, S_0x55d8a8800010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55d8a87d7d50 .functor NOT 1, L_0x55d8a8786750, C4<0>, C4<0>, C4<0>;
v0x55d8a881f790_0 .net "A", 0 0, L_0x55d8a8786750;  alias, 1 drivers
v0x55d8a87c93d0_0 .net "Y", 0 0, L_0x55d8a87d7d50;  alias, 1 drivers
S_0x55d8a876b4f0 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x55d8a8801400;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x55d8a8744a50_0;
    %load/vec4 v0x55d8a8744a50_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x55d8a8744860_0, 0, 32;
    %load/vec4 v0x55d8a87c7030_0;
    %store/vec4 v0x55d8a8744a50_0, 0, 32;
    %load/vec4 v0x55d8a87c7110_0;
    %store/vec4 v0x55d8a87c7030_0, 0, 32;
    %load/vec4 v0x55d8a8744970_0;
    %store/vec4 v0x55d8a87c7110_0, 0, 32;
    %load/vec4 v0x55d8a8744970_0;
    %load/vec4 v0x55d8a8744970_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x55d8a8744860_0;
    %xor;
    %load/vec4 v0x55d8a8744860_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x55d8a8744970_0, 0, 32;
    %end;
    .scope S_0x55d8a8801400;
T_7 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x55d8a8744a50_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x55d8a87c7030_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x55d8a87c7110_0, 0, 32;
    %pushi/vec4 1554578919, 0, 32;
    %store/vec4 v0x55d8a8744970_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x55d8a8801400;
T_8 ;
    %vpi_func 2 87 "$fopen" 32, "inverter_out_syn1" {0 0 0};
    %store/vec4 v0x55d8a876b6d0_0, 0, 32;
    %fork TD_testbench...\/inverter.aig_test, S_0x55d8a8814130;
    %join;
    %vpi_call 2 89 "$fclose", v0x55d8a876b6d0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "inverter_tb.v";
    "inverter_syn1.v";
    "/home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simcells.v";
