#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 20 18:44:07 2019
# Process ID: 18568
# Current directory: D:/CPU/CPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11096 D:\CPU\CPU_project\CPU.xpr
# Log file: D:/CPU/CPU_project/vivado.log
# Journal file: D:/CPU/CPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU/CPU_project/CPU.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
write_schematic -format pdf -orientation portrait C:/Users/runzhe/Desktop/schematic.pdf
close_design
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
restart
run 1 us
synth_design -rtl -name rtl_1
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
close_design
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
restart
run 1 us
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
restart
run 1 us
run 1 us
restart
run 1 us
restart
run 1 us
restart
run 80 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
refresh_design
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
