{"sha": "b99ba39a8470a3641e04463b0971a0f9eb4aaa5a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Yjk5YmEzOWE4NDcwYTM2NDFlMDQ0NjNiMDk3MWEwZjllYjRhYWE1YQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-10-14T08:35:12Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-14T08:35:12Z"}, "message": "AVX-512. 66/n. Extend vpalignr insn patterns.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_mode_iterator SSESCALARMODE): Add V4TI mode.\n\t(define_insn \"<ssse3_avx2>_palignr<mode>_mask\"): New.\n\t(define_insn \"<ssse3_avx2>_palignr<mode>\"): Add EVEX version.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r216183", "tree": {"sha": "26498ac45e042da355a219ee43b5e181a6b127e1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/26498ac45e042da355a219ee43b5e181a6b127e1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b99ba39a8470a3641e04463b0971a0f9eb4aaa5a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b99ba39a8470a3641e04463b0971a0f9eb4aaa5a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b99ba39a8470a3641e04463b0971a0f9eb4aaa5a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b99ba39a8470a3641e04463b0971a0f9eb4aaa5a/comments", "author": null, "committer": null, "parents": [{"sha": "2ac7a566e85dfe93e57db70410a7f6045387efa1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ac7a566e85dfe93e57db70410a7f6045387efa1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2ac7a566e85dfe93e57db70410a7f6045387efa1"}], "stats": {"total": 44, "additions": 40, "deletions": 4}, "files": [{"sha": "6553b2151bb219401377631134812dde4194b440", "filename": "gcc/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b99ba39a8470a3641e04463b0971a0f9eb4aaa5a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b99ba39a8470a3641e04463b0971a0f9eb4aaa5a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b99ba39a8470a3641e04463b0971a0f9eb4aaa5a", "patch": "@@ -1,3 +1,17 @@\n+2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_mode_iterator SSESCALARMODE): Add V4TI mode.\n+\t(define_insn \"<ssse3_avx2>_palignr<mode>_mask\"): New.\n+\t(define_insn \"<ssse3_avx2>_palignr<mode>\"): Add EVEX version.\n+\n 2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "135cb047a929e207b60d64f8260cd7d230b5bfe6", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 26, "deletions": 4, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b99ba39a8470a3641e04463b0971a0f9eb4aaa5a/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b99ba39a8470a3641e04463b0971a0f9eb4aaa5a/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=b99ba39a8470a3641e04463b0971a0f9eb4aaa5a", "patch": "@@ -350,7 +350,7 @@\n \n ;; ??? This should probably be dropped in favor of VIMAX_AVX2.\n (define_mode_iterator SSESCALARMODE\n-  [(V2TI \"TARGET_AVX2\") TI])\n+  [(V4TI \"TARGET_AVX512BW\") (V2TI \"TARGET_AVX2\") TI])\n \n (define_mode_iterator VI12_AVX2\n   [(V64QI \"TARGET_AVX512BW\") (V32QI \"TARGET_AVX2\") V16QI\n@@ -13455,11 +13455,33 @@\n    (set (attr \"prefix_rex\") (symbol_ref \"x86_extended_reg_mentioned_p (insn)\"))\n    (set_attr \"mode\" \"DI\")])\n \n+(define_insn \"<ssse3_avx2>_palignr<mode>_mask\"\n+  [(set (match_operand:VI1_AVX2 0 \"register_operand\" \"=v\")\n+        (vec_merge:VI1_AVX2\n+\t  (unspec:VI1_AVX2\n+\t    [(match_operand:VI1_AVX2 1 \"register_operand\" \"v\")\n+\t     (match_operand:VI1_AVX2 2 \"nonimmediate_operand\" \"vm\")\n+\t     (match_operand:SI 3 \"const_0_to_255_mul_8_operand\" \"n\")]\n+\t    UNSPEC_PALIGNR)\n+\t(match_operand:VI1_AVX2 4 \"vector_move_operand\" \"0C\")\n+\t(match_operand:<avx512fmaskmode> 5 \"register_operand\" \"Yk\")))]\n+  \"TARGET_AVX512BW && (<MODE_SIZE> == 64 || TARGET_AVX512VL)\"\n+{\n+  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);\n+  return \"vpalignr\\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}\";\n+}\n+  [(set_attr \"type\" \"sseishft\")\n+   (set_attr \"atom_unit\" \"sishuf\")\n+   (set_attr \"prefix_extra\" \"1\")\n+   (set_attr \"length_immediate\" \"1\")\n+   (set_attr \"prefix\" \"evex\")\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n+\n (define_insn \"<ssse3_avx2>_palignr<mode>\"\n-  [(set (match_operand:SSESCALARMODE 0 \"register_operand\" \"=x,x\")\n+  [(set (match_operand:SSESCALARMODE 0 \"register_operand\" \"=x,v\")\n \t(unspec:SSESCALARMODE\n-\t  [(match_operand:SSESCALARMODE 1 \"register_operand\" \"0,x\")\n-\t   (match_operand:SSESCALARMODE 2 \"nonimmediate_operand\" \"xm,xm\")\n+\t  [(match_operand:SSESCALARMODE 1 \"register_operand\" \"0,v\")\n+\t   (match_operand:SSESCALARMODE 2 \"nonimmediate_operand\" \"xm,vm\")\n \t   (match_operand:SI 3 \"const_0_to_255_mul_8_operand\" \"n,n\")]\n \t  UNSPEC_PALIGNR))]\n   \"TARGET_SSSE3\""}]}