#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Dec  7 22:11:05 2023
# Process ID: 3165019
# Current directory: /home/user/vivado_project
# Command line: vivado -mode tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On: user-System-Product-Name, OS: Linux, CPU Frequency: 5499.986 MHz, CPU Physical cores: 24, Host memory: 134858 MB
#-----------------------------------------------------------
read_verilog rtl.v 
/home/user/vivado_project/rtl.v
synth_design -top top
Command: synth_design -top top
Starting synth_design
Using part: xc7k70tfbv676-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3173038
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.176 ; gain = 415.645 ; free physical = 10622 ; free virtual = 103495
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6090] variable 'reg20' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:274]
WARNING: [Synth 8-6090] variable 'reg20' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:286]
WARNING: [Synth 8-6090] variable 'reg20' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:274]
WARNING: [Synth 8-6090] variable 'reg20' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:286]
WARNING: [Synth 8-6090] variable 'reg20' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:274]
WARNING: [Synth 8-6090] variable 'reg20' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:286]
INFO: [Synth 8-6157] synthesizing module 'module73' [/home/user/vivado_project/rtl.v:1065]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module80' [/home/user/vivado_project/rtl.v:2297]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2666]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2666]
WARNING: [Synth 8-6090] variable 'reg96' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2677]
WARNING: [Synth 8-6090] variable 'reg96' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2684]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2666]
WARNING: [Synth 8-6090] variable 'reg96' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2677]
WARNING: [Synth 8-6090] variable 'reg96' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2684]
WARNING: [Synth 8-6090] variable 'reg113' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2737]
WARNING: [Synth 8-6090] variable 'reg113' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2741]
WARNING: [Synth 8-6090] variable 'reg143' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2834]
WARNING: [Synth 8-6090] variable 'reg144' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2835]
WARNING: [Synth 8-6090] variable 'reg145' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2837]
WARNING: [Synth 8-6090] variable 'reg143' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2843]
WARNING: [Synth 8-6090] variable 'reg144' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2848]
WARNING: [Synth 8-6090] variable 'reg145' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2851]
INFO: [Synth 8-6155] done synthesizing module 'module80' (0#1) [/home/user/vivado_project/rtl.v:2297]
WARNING: [Synth 8-689] width (14) of port connection 'wire83' does not match port width (9) of module 'module80' [/home/user/vivado_project/rtl.v:1316]
WARNING: [Synth 8-689] width (16) of port connection 'wire81' does not match port width (13) of module 'module80' [/home/user/vivado_project/rtl.v:1316]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (1939) of module 'module80' [/home/user/vivado_project/rtl.v:1316]
INFO: [Synth 8-6157] synthesizing module 'module313' [/home/user/vivado_project/rtl.v:1668]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6090] variable 'reg422' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2271]
WARNING: [Synth 8-6090] variable 'reg422' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2276]
INFO: [Synth 8-6155] done synthesizing module 'module313' (0#1) [/home/user/vivado_project/rtl.v:1668]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (1345) of module 'module313' [/home/user/vivado_project/rtl.v:1482]
WARNING: [Synth 8-689] width (22) of port connection 'wire317' does not match port width (11) of module 'module313' [/home/user/vivado_project/rtl.v:1482]
INFO: [Synth 8-6155] done synthesizing module 'module73' (0#1) [/home/user/vivado_project/rtl.v:1065]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (1253) of module 'module73' [/home/user/vivado_project/rtl.v:479]
WARNING: [Synth 8-689] width (18) of port connection 'wire77' does not match port width (14) of module 'module73' [/home/user/vivado_project/rtl.v:479]
WARNING: [Synth 8-689] width (18) of port connection 'wire76' does not match port width (6) of module 'module73' [/home/user/vivado_project/rtl.v:479]
WARNING: [Synth 8-689] width (17) of port connection 'wire75' does not match port width (15) of module 'module73' [/home/user/vivado_project/rtl.v:479]
INFO: [Synth 8-6157] synthesizing module 'module500' [/home/user/vivado_project/rtl.v:592]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module510' [/home/user/vivado_project/rtl.v:5300]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module510' (0#1) [/home/user/vivado_project/rtl.v:5300]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (1475) of module 'module510' [/home/user/vivado_project/rtl.v:794]
WARNING: [Synth 8-689] width (17) of port connection 'wire515' does not match port width (10) of module 'module510' [/home/user/vivado_project/rtl.v:794]
WARNING: [Synth 8-689] width (17) of port connection 'wire514' does not match port width (8) of module 'module510' [/home/user/vivado_project/rtl.v:794]
WARNING: [Synth 8-689] width (16) of port connection 'wire513' does not match port width (7) of module 'module510' [/home/user/vivado_project/rtl.v:794]
WARNING: [Synth 8-689] width (20) of port connection 'wire512' does not match port width (7) of module 'module510' [/home/user/vivado_project/rtl.v:794]
INFO: [Synth 8-6157] synthesizing module 'module644' [/home/user/vivado_project/rtl.v:4835]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5193]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5193]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5193]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5193]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5193]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5193]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5193]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5193]
INFO: [Synth 8-6155] done synthesizing module 'module644' (0#1) [/home/user/vivado_project/rtl.v:4835]
WARNING: [Synth 8-689] width (20) of port connection 'wire646' does not match port width (18) of module 'module644' [/home/user/vivado_project/rtl.v:795]
WARNING: [Synth 8-689] width (17) of port connection 'wire648' does not match port width (3) of module 'module644' [/home/user/vivado_project/rtl.v:795]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (1106) of module 'module644' [/home/user/vivado_project/rtl.v:795]
WARNING: [Synth 8-6090] variable 'reg786' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:958]
WARNING: [Synth 8-6090] variable 'reg788' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:963]
WARNING: [Synth 8-6090] variable 'reg786' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:968]
WARNING: [Synth 8-6090] variable 'reg788' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:970]
WARNING: [Synth 8-6090] variable 'reg786' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:958]
WARNING: [Synth 8-6090] variable 'reg788' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:963]
WARNING: [Synth 8-6090] variable 'reg786' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:968]
WARNING: [Synth 8-6090] variable 'reg788' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:970]
INFO: [Synth 8-6157] synthesizing module 'module818' [/home/user/vivado_project/rtl.v:3884]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6090] variable 'reg845' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4347]
WARNING: [Synth 8-6090] variable 'reg846' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4348]
WARNING: [Synth 8-6090] variable 'reg847' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4349]
WARNING: [Synth 8-6090] variable 'reg845' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4367]
WARNING: [Synth 8-6090] variable 'reg846' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4369]
WARNING: [Synth 8-6090] variable 'reg847' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4370]
WARNING: [Synth 8-6090] variable 'reg850' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4382]
WARNING: [Synth 8-6090] variable 'reg850' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4390]
WARNING: [Synth 8-6090] variable 'reg845' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4347]
WARNING: [Synth 8-6090] variable 'reg846' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4348]
WARNING: [Synth 8-6090] variable 'reg847' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4349]
WARNING: [Synth 8-6090] variable 'reg845' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4367]
WARNING: [Synth 8-6090] variable 'reg846' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4369]
WARNING: [Synth 8-6090] variable 'reg847' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4370]
WARNING: [Synth 8-6090] variable 'reg850' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4382]
WARNING: [Synth 8-6090] variable 'reg850' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4390]
WARNING: [Synth 8-6090] variable 'reg845' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4347]
WARNING: [Synth 8-6090] variable 'reg846' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4348]
WARNING: [Synth 8-6090] variable 'reg847' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4349]
WARNING: [Synth 8-6090] variable 'reg845' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4367]
WARNING: [Synth 8-6090] variable 'reg846' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4369]
WARNING: [Synth 8-6090] variable 'reg847' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4370]
WARNING: [Synth 8-6090] variable 'reg850' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4382]
WARNING: [Synth 8-6090] variable 'reg850' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4390]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:4553]
INFO: [Synth 8-6155] done synthesizing module 'module818' (0#1) [/home/user/vivado_project/rtl.v:3884]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (2256) of module 'module818' [/home/user/vivado_project/rtl.v:1055]
INFO: [Synth 8-6157] synthesizing module 'module1003' [/home/user/vivado_project/rtl.v:3174]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module1003' (0#1) [/home/user/vivado_project/rtl.v:3174]
WARNING: [Synth 8-689] width (11) of port connection 'wire1008' does not match port width (4) of module 'module1003' [/home/user/vivado_project/rtl.v:1059]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (1440) of module 'module1003' [/home/user/vivado_project/rtl.v:1059]
WARNING: [Synth 8-689] width (22) of port connection 'wire1005' does not match port width (12) of module 'module1003' [/home/user/vivado_project/rtl.v:1059]
WARNING: [Synth 8-689] width (9) of port connection 'wire1004' does not match port width (4) of module 'module1003' [/home/user/vivado_project/rtl.v:1059]
INFO: [Synth 8-6155] done synthesizing module 'module500' (0#1) [/home/user/vivado_project/rtl.v:592]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (1125) of module 'module500' [/home/user/vivado_project/rtl.v:500]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (1345) of module 'module313' [/home/user/vivado_project/rtl.v:539]
WARNING: [Synth 8-689] width (15) of port connection 'wire317' does not match port width (11) of module 'module313' [/home/user/vivado_project/rtl.v:539]
WARNING: [Synth 8-689] width (20) of port connection 'wire315' does not match port width (4) of module 'module313' [/home/user/vivado_project/rtl.v:539]
WARNING: [Synth 8-689] width (13) of port connection 'wire74' does not match port width (9) of module 'module73' [/home/user/vivado_project/rtl.v:588]
WARNING: [Synth 8-689] width (14) of port connection 'y' does not match port width (1253) of module 'module73' [/home/user/vivado_project/rtl.v:588]
WARNING: [Synth 8-689] width (20) of port connection 'wire77' does not match port width (14) of module 'module73' [/home/user/vivado_project/rtl.v:588]
WARNING: [Synth 8-689] width (13) of port connection 'wire76' does not match port width (6) of module 'module73' [/home/user/vivado_project/rtl.v:588]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg237_reg' and it is trimmed from '10' to '6' bits. [/home/user/vivado_project/rtl.v:2491]
WARNING: [Synth 8-6014] Unused sequential element reg239_reg was removed.  [/home/user/vivado_project/rtl.v:2489]
WARNING: [Synth 8-6014] Unused sequential element reg240_reg was removed.  [/home/user/vivado_project/rtl.v:2488]
WARNING: [Synth 8-6014] Unused sequential element reg241_reg was removed.  [/home/user/vivado_project/rtl.v:2487]
WARNING: [Synth 8-6014] Unused sequential element reg242_reg was removed.  [/home/user/vivado_project/rtl.v:2486]
WARNING: [Synth 8-6014] Unused sequential element reg243_reg was removed.  [/home/user/vivado_project/rtl.v:2485]
WARNING: [Synth 8-6014] Unused sequential element reg245_reg was removed.  [/home/user/vivado_project/rtl.v:2483]
WARNING: [Synth 8-6014] Unused sequential element reg246_reg was removed.  [/home/user/vivado_project/rtl.v:2482]
WARNING: [Synth 8-6014] Unused sequential element reg247_reg was removed.  [/home/user/vivado_project/rtl.v:2481]
WARNING: [Synth 8-6014] Unused sequential element reg248_reg was removed.  [/home/user/vivado_project/rtl.v:2480]
WARNING: [Synth 8-6014] Unused sequential element reg249_reg was removed.  [/home/user/vivado_project/rtl.v:2479]
WARNING: [Synth 8-6014] Unused sequential element reg423_reg was removed.  [/home/user/vivado_project/rtl.v:1806]
WARNING: [Synth 8-6014] Unused sequential element reg425_reg was removed.  [/home/user/vivado_project/rtl.v:1804]
WARNING: [Synth 8-6014] Unused sequential element reg426_reg was removed.  [/home/user/vivado_project/rtl.v:1803]
WARNING: [Synth 8-6014] Unused sequential element reg427_reg was removed.  [/home/user/vivado_project/rtl.v:1802]
WARNING: [Synth 8-6014] Unused sequential element reg429_reg was removed.  [/home/user/vivado_project/rtl.v:1800]
WARNING: [Synth 8-6014] Unused sequential element reg430_reg was removed.  [/home/user/vivado_project/rtl.v:1799]
WARNING: [Synth 8-6014] Unused sequential element reg558_reg was removed.  [/home/user/vivado_project/rtl.v:5524]
WARNING: [Synth 8-6014] Unused sequential element reg629_reg was removed.  [/home/user/vivado_project/rtl.v:5449]
WARNING: [Synth 8-6014] Unused sequential element reg630_reg was removed.  [/home/user/vivado_project/rtl.v:5448]
WARNING: [Synth 8-6014] Unused sequential element reg736_reg was removed.  [/home/user/vivado_project/rtl.v:4947]
WARNING: [Synth 8-6014] Unused sequential element reg737_reg was removed.  [/home/user/vivado_project/rtl.v:4946]
WARNING: [Synth 8-6014] Unused sequential element reg739_reg was removed.  [/home/user/vivado_project/rtl.v:4944]
WARNING: [Synth 8-6014] Unused sequential element reg740_reg was removed.  [/home/user/vivado_project/rtl.v:4943]
WARNING: [Synth 8-6014] Unused sequential element reg741_reg was removed.  [/home/user/vivado_project/rtl.v:4942]
WARNING: [Synth 8-6014] Unused sequential element reg984_reg was removed.  [/home/user/vivado_project/rtl.v:4090]
WARNING: [Synth 8-6014] Unused sequential element reg985_reg was removed.  [/home/user/vivado_project/rtl.v:4089]
WARNING: [Synth 8-6014] Unused sequential element reg987_reg was removed.  [/home/user/vivado_project/rtl.v:4087]
WARNING: [Synth 8-6014] Unused sequential element reg988_reg was removed.  [/home/user/vivado_project/rtl.v:4086]
WARNING: [Synth 8-6014] Unused sequential element reg989_reg was removed.  [/home/user/vivado_project/rtl.v:4085]
WARNING: [Synth 8-6014] Unused sequential element reg992_reg was removed.  [/home/user/vivado_project/rtl.v:4082]
WARNING: [Synth 8-6014] Unused sequential element reg994_reg was removed.  [/home/user/vivado_project/rtl.v:4080]
WARNING: [Synth 8-6014] Unused sequential element reg995_reg was removed.  [/home/user/vivado_project/rtl.v:4079]
WARNING: [Synth 8-6014] Unused sequential element reg996_reg was removed.  [/home/user/vivado_project/rtl.v:4078]
WARNING: [Synth 8-6014] Unused sequential element reg1123_reg was removed.  [/home/user/vivado_project/rtl.v:3324]
WARNING: [Synth 8-6014] Unused sequential element reg1126_reg was removed.  [/home/user/vivado_project/rtl.v:3321]
WARNING: [Synth 8-6014] Unused sequential element reg1128_reg was removed.  [/home/user/vivado_project/rtl.v:3319]
WARNING: [Synth 8-6014] Unused sequential element reg1129_reg was removed.  [/home/user/vivado_project/rtl.v:3318]
WARNING: [Synth 8-6014] Unused sequential element reg1130_reg was removed.  [/home/user/vivado_project/rtl.v:3317]
WARNING: [Synth 8-6014] Unused sequential element reg1131_reg was removed.  [/home/user/vivado_project/rtl.v:3316]
WARNING: [Synth 8-6014] Unused sequential element reg766_reg was removed.  [/home/user/vivado_project/rtl.v:718]
WARNING: [Synth 8-6014] Unused sequential element reg771_reg was removed.  [/home/user/vivado_project/rtl.v:727]
WARNING: [Synth 8-6014] Unused sequential element reg1164_reg was removed.  [/home/user/vivado_project/rtl.v:127]
WARNING: [Synth 8-6014] Unused sequential element reg1165_reg was removed.  [/home/user/vivado_project/rtl.v:126]
WARNING: [Synth 8-6014] Unused sequential element reg1166_reg was removed.  [/home/user/vivado_project/rtl.v:125]
WARNING: [Synth 8-6014] Unused sequential element reg1167_reg was removed.  [/home/user/vivado_project/rtl.v:124]
WARNING: [Synth 8-6014] Unused sequential element reg1168_reg was removed.  [/home/user/vivado_project/rtl.v:123]
WARNING: [Synth 8-3917] design top has port y[1303] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1302] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1301] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1300] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1299] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1298] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1297] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1296] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1295] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1294] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1293] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1292] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1290] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1289] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1288] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1287] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1286] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1257] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1256] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1255] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1254] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1253] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1252] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1251] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1250] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1249] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1248] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1247] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1246] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1245] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1244] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1243] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1242] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1241] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1240] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1239] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1238] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1237] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1236] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1235] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1234] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1233] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1232] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1231] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1230] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1229] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1228] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1227] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1226] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1225] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1224] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1223] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1222] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1221] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1220] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1219] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1218] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1217] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1216] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1215] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1214] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1213] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1212] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1211] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1210] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1209] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1208] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1207] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1206] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1205] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1204] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1203] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1202] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1201] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1200] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1199] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1198] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1197] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1196] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1195] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1194] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1193] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1192] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1191] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1190] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1189] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1188] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1187] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1186] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1185] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1184] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1183] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1182] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1181] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1180] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1179] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1178] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1177] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1176] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port wire504[19] in module module500 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire504[18] in module module500 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1829.113 ; gain = 543.582 ; free physical = 10241 ; free virtual = 103137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.957 ; gain = 558.426 ; free physical = 10157 ; free virtual = 103053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.961 ; gain = 566.430 ; free physical = 10155 ; free virtual = 103051
---------------------------------------------------------------------------------
