result for the behavioural simulation of the SystemVerilog code of normal SPI master-slave configuration --
<img width="980" height="248" alt="image" src="https://github.com/user-attachments/assets/2939d0a5-fe93-4722-8ce5-cc705ed2d3bc" />
