verilog xil_defaultlib  \
"../../../../Lab_4.gen/sources_1/ip/Input_RAM_A/sim/Input_RAM_A.v" \

verilog xil_defaultlib "glbl.v"

nosort
