#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[16] (matmul_4x4_systolic)                       2.481     3.758
data arrival time                                                                                                                                                                       3.758

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.758
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.809


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[51] (matmul_4x4_systolic)                       2.475     3.751
data arrival time                                                                                                                                                                       3.751

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.751
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.803


#Path 3
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[25] (matmul_4x4_systolic)                       2.331     3.607
data arrival time                                                                                                                                                                       3.607

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.607
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.659


#Path 4
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[21] (matmul_4x4_systolic)                       2.314     3.591
data arrival time                                                                                                                                                                       3.591

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.591
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.642


#Path 5
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[53] (matmul_4x4_systolic)                       2.285     3.562
data arrival time                                                                                                                                                                       3.562

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.562
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.613


#Path 6
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[55] (matmul_4x4_systolic)                       2.254     3.530
data arrival time                                                                                                                                                                       3.530

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.530
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.582


#Path 7
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[25] (matmul_4x4_systolic)                       2.231     3.507
data arrival time                                                                                                                                                                       3.507

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.507
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.559


#Path 8
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[23] (matmul_4x4_systolic)                       2.202     3.478
data arrival time                                                                                                                                                                       3.478

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.478
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.530


#Path 9
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[19] (matmul_4x4_systolic)                       2.121     3.397
data arrival time                                                                                                                                                                       3.397

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.397
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.449


#Path 10
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[53] (matmul_4x4_systolic)                       2.109     3.386
data arrival time                                                                                                                                                                       3.386

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.386
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.437


#Path 11
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[16] (matmul_4x4_systolic)                       2.091     3.368
data arrival time                                                                                                                                                                       3.368

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.368
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.419


#Path 12
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[51] (matmul_4x4_systolic)                       2.079     3.356
data arrival time                                                                                                                                                                       3.356

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.356
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.407


#Path 13
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[18] (matmul_4x4_systolic)                       2.064     3.340
data arrival time                                                                                                                                                                       3.340

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.340
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.392


#Path 14
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[23] (matmul_4x4_systolic)                       2.003     3.279
data arrival time                                                                                                                                                                       3.279

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.279
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.331


#Path 15
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[18] (matmul_4x4_systolic)                       1.854     3.130
data arrival time                                                                                                                                                                       3.130

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.130
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.182


#Path 16
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[55] (matmul_4x4_systolic)                       1.819     3.095
data arrival time                                                                                                                                                                       3.095

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -3.095
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.147


#Path 17
Startpoint: matrix_multiplication^data_pi~43.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~43.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43.data[0] (single_port_ram)                       2.299     2.299
data arrival time                                                                                                                         2.299

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.299
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.765


#Path 18
Startpoint: matrix_multiplication^data_pi~48.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~48.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram)                       2.285     2.285
data arrival time                                                                                                                         2.285

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.285
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.751


#Path 19
Startpoint: matrix_multiplication^data_pi~31.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~31.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31.data[0] (single_port_ram)                       2.174     2.174
data arrival time                                                                                                                         2.174

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.174
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.641


#Path 20
Startpoint: matrix_multiplication^data_pi~0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~0.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0.data[0] (single_port_ram)                       2.161     2.161
data arrival time                                                                                                                        2.161

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.161
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.628


#Path 21
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        2.225     2.487
data arrival time                                                                                                                                                                           2.487

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.487
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.539


#Path 22
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data_out[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.a_data_in[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data_out[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.a_data_in[58] (matmul_4x4_systolic)                        2.207     2.469
data arrival time                                                                                                                                                                           2.469

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.469
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.521


#Path 23
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[18] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[18] (matmul_4x4_systolic)                        2.201     2.464
data arrival time                                                                                                                                                                           2.464

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.464
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.515


#Path 24
Startpoint: matrix_multiplication^data_pi~7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~7.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7.data[0] (single_port_ram)                       2.045     2.045
data arrival time                                                                                                                        2.045

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.045
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.512


#Path 25
Startpoint: matrix_multiplication^data_pi~31.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~31.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31.data[0] (single_port_ram)                       2.036     2.036
data arrival time                                                                                                                         2.036

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.036
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.502


#Path 26
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        2.186     2.449
data arrival time                                                                                                                                                                           2.449

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.449
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.500


#Path 27
Startpoint: matrix_multiplication^data_pi~53.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~53.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53.data[0] (single_port_ram)                       2.034     2.034
data arrival time                                                                                                                         2.034

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.034
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.500


#Path 28
Startpoint: matrix_multiplication^data_pi~21.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~21.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21.data[0] (single_port_ram)                       2.029     2.029
data arrival time                                                                                                                         2.029

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.029
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.496


#Path 29
Startpoint: matrix_multiplication^data_pi~7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~7.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7.data[0] (single_port_ram)                       2.008     2.008
data arrival time                                                                                                                        2.008

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.008
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.475


#Path 30
Startpoint: matrix_multiplication^data_pi~18.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~18.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18.data[0] (single_port_ram)                       2.003     2.003
data arrival time                                                                                                                         2.003

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.003
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.469


#Path 31
Startpoint: matrix_multiplication^data_pi~10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~10.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram)                       2.002     2.002
data arrival time                                                                                                                         2.002

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.002
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.468


#Path 32
Startpoint: matrix_multiplication^data_pi~19.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~19.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19.data[0] (single_port_ram)                       1.996     1.996
data arrival time                                                                                                                         1.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.462


#Path 33
Startpoint: matrix_multiplication^data_pi~18.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~18.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.data[0] (single_port_ram)                       1.992     1.992
data arrival time                                                                                                                         1.992

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.992
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.459


#Path 34
Startpoint: matrix_multiplication^data_pi~11.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~11.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11.data[0] (single_port_ram)                       1.990     1.990
data arrival time                                                                                                                         1.990

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.990
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.457


#Path 35
Startpoint: matrix_multiplication^data_pi~41.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~41.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram)                       1.988     1.988
data arrival time                                                                                                                         1.988

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.988
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.455


#Path 36
Startpoint: matrix_multiplication^data_pi~3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~3.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram)                       1.988     1.988
data arrival time                                                                                                                        1.988

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.988
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.454


#Path 37
Startpoint: matrix_multiplication^data_pi~6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~6.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6.data[0] (single_port_ram)                       1.976     1.976
data arrival time                                                                                                                        1.976

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.976
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.443


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2253.in[1] (.names)                                                                                                           0.904     2.181
n2253.out[0] (.names)                                                                                                          0.235     2.416
matrix_multiplication^c_reg_2~26_FF_NODE.D[0] (.latch)                                                                         0.000     2.416
data arrival time                                                                                                                        2.416

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~26_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.416
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.439


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n3128.in[1] (.names)                                                                                                           0.904     2.180
n3128.out[0] (.names)                                                                                                          0.235     2.415
matrix_multiplication^c_reg_2~61_FF_NODE.D[0] (.latch)                                                                         0.000     2.415
data arrival time                                                                                                                        2.415

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~61_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.415
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.439


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2128.in[1] (.names)                                                                                                           0.902     2.179
n2128.out[0] (.names)                                                                                                          0.235     2.414
matrix_multiplication^c_reg_2~21_FF_NODE.D[0] (.latch)                                                                         0.000     2.414
data arrival time                                                                                                                        2.414

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~21_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.414
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.437


#Path 41
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[20] (matmul_4x4_systolic)                        2.113     2.375
data arrival time                                                                                                                                                                           2.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.375
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.427


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n1928.in[1] (.names)                                                                                                           0.890     2.166
n1928.out[0] (.names)                                                                                                          0.235     2.401
matrix_multiplication^c_reg_2~13_FF_NODE.D[0] (.latch)                                                                         0.000     2.401
data arrival time                                                                                                                        2.401

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~13_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.401
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.425


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n1783.in[1] (.names)                                                                                                          0.889     2.165
n1783.out[0] (.names)                                                                                                         0.235     2.400
matrix_multiplication^c_reg_3~7_FF_NODE.D[0] (.latch)                                                                         0.000     2.400
data arrival time                                                                                                                       2.400

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~7_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.400
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.424


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2278.in[1] (.names)                                                                                                           0.886     2.162
n2278.out[0] (.names)                                                                                                          0.235     2.397
matrix_multiplication^c_reg_2~27_FF_NODE.D[0] (.latch)                                                                         0.000     2.397
data arrival time                                                                                                                        2.397

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~27_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.397
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.421


#Path 45
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data_out[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.a_data_in[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data_out[54] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.a_data_in[54] (matmul_4x4_systolic)                        2.093     2.355
data arrival time                                                                                                                                                                           2.355

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.355
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.407


#Path 46
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[21] (matmul_4x4_systolic)                       1.075     2.351
data arrival time                                                                                                                                                                       2.351

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.094    -0.052
data required time                                                                                                                                                                     -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.052
data arrival time                                                                                                                                                                      -2.351
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -2.403


#Path 47
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        2.084     2.346
data arrival time                                                                                                                                                                           2.346

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.346
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.398


#Path 48
Startpoint: matrix_multiplication^data_pi~56.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~56.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram)                       1.912     1.912
data arrival time                                                                                                                         1.912

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.912
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.379


#Path 49
Startpoint: matrix_multiplication^data_pi~32.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~32.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32.data[0] (single_port_ram)                       1.907     1.907
data arrival time                                                                                                                         1.907

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.907
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.373


#Path 50
Startpoint: matrix_multiplication^data_pi~34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~34.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram)                       1.904     1.904
data arrival time                                                                                                                         1.904

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.904
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.370


#Path 51
Startpoint: matrix_multiplication^data_pi~46.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~46.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram)                       1.901     1.901
data arrival time                                                                                                                         1.901

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.901
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.367


#Path 52
Startpoint: matrix_multiplication^data_pi~22.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~22.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22.data[0] (single_port_ram)                       1.899     1.899
data arrival time                                                                                                                         1.899

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.899
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.365


#Path 53
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[24] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[24] (matmul_4x4_systolic)                        2.050     2.313
data arrival time                                                                                                                                                                           2.313

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.313
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.364


#Path 54
Startpoint: matrix_multiplication^data_pi~29.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~29.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram)                       1.897     1.897
data arrival time                                                                                                                         1.897

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.897
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.363


#Path 55
Startpoint: matrix_multiplication^data_pi~4.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~4.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram)                       1.891     1.891
data arrival time                                                                                                                        1.891

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.891
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.358


#Path 56
Startpoint: matrix_multiplication^data_pi~38.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~38.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38.data[0] (single_port_ram)                       1.890     1.890
data arrival time                                                                                                                         1.890

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.890
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.357


#Path 57
Startpoint: matrix_multiplication^data_pi~4.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~4.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram)                       1.885     1.885
data arrival time                                                                                                                        1.885

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.885
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.352


#Path 58
Startpoint: matrix_multiplication^data_pi~30.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~30.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30.data[0] (single_port_ram)                       1.880     1.880
data arrival time                                                                                                                         1.880

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.880
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.346


#Path 59
Startpoint: matrix_multiplication^data_pi~34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~34.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram)                       1.876     1.876
data arrival time                                                                                                                         1.876

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.876
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.343


#Path 60
Startpoint: matrix_multiplication^data_pi~26.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~26.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26.data[0] (single_port_ram)                       1.876     1.876
data arrival time                                                                                                                         1.876

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.876
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.342


#Path 61
Startpoint: matrix_multiplication^data_pi~37.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~37.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram)                       1.873     1.873
data arrival time                                                                                                                         1.873

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.873
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.339


#Path 62
Startpoint: matrix_multiplication^data_pi~18.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~18.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18.data[0] (single_port_ram)                       1.872     1.872
data arrival time                                                                                                                         1.872

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.872
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.339


#Path 63
Startpoint: matrix_multiplication^data_pi~42.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~42.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42.data[0] (single_port_ram)                       1.871     1.871
data arrival time                                                                                                                         1.871

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.871
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.337


#Path 64
Startpoint: matrix_multiplication^data_pi~33.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~33.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33.data[0] (single_port_ram)                       1.870     1.870
data arrival time                                                                                                                         1.870

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.870
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.337


#Path 65
Startpoint: matrix_multiplication^data_pi~58.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~58.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58.data[0] (single_port_ram)                       1.865     1.865
data arrival time                                                                                                                         1.865

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.865
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.332


#Path 66
Startpoint: matrix_multiplication^data_pi~48.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~48.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram)                       1.861     1.861
data arrival time                                                                                                                         1.861

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.861
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.328


#Path 67
Startpoint: matrix_multiplication^data_pi~19.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~19.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19.data[0] (single_port_ram)                       1.861     1.861
data arrival time                                                                                                                         1.861

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.861
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.328


#Path 68
Startpoint: matrix_multiplication^data_pi~41.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~41.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram)                       1.857     1.857
data arrival time                                                                                                                         1.857

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.857
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.324


#Path 69
Startpoint: matrix_multiplication^data_pi~3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~3.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram)                       1.853     1.853
data arrival time                                                                                                                        1.853

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.853
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.319


#Path 70
Startpoint: matrix_multiplication^data_pi~6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~6.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6.data[0] (single_port_ram)                       1.852     1.852
data arrival time                                                                                                                        1.852

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -1.852
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.319


#Path 71
Startpoint: matrix_multiplication^data_pi~15.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~15.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15.data[0] (single_port_ram)                       1.846     1.846
data arrival time                                                                                                                         1.846

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.846
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.313


#Path 72
Startpoint: matrix_multiplication^data_pi~54.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~54.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54.data[0] (single_port_ram)                       1.843     1.843
data arrival time                                                                                                                         1.843

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.843
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.310


#Path 73
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        1.994     2.257
data arrival time                                                                                                                                                                           2.257

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.257
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.308


#Path 74
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2628.in[1] (.names)                                                                                                           0.771     2.047
n2628.out[0] (.names)                                                                                                          0.235     2.282
matrix_multiplication^c_reg_2~41_FF_NODE.D[0] (.latch)                                                                         0.000     2.282
data arrival time                                                                                                                        2.282

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~41_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.282
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.306


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n1678.in[1] (.names)                                                                                                          0.770     2.046
n1678.out[0] (.names)                                                                                                         0.235     2.281
matrix_multiplication^c_reg_2~3_FF_NODE.D[0] (.latch)                                                                         0.000     2.281
data arrival time                                                                                                                       2.281

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~3_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.281
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.305


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2553.in[1] (.names)                                                                                                           0.770     2.046
n2553.out[0] (.names)                                                                                                          0.235     2.281
matrix_multiplication^c_reg_2~38_FF_NODE.D[0] (.latch)                                                                         0.000     2.281
data arrival time                                                                                                                        2.281

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~38_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.281
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.305


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n3033.in[1] (.names)                                                                                                           0.768     2.044
n3033.out[0] (.names)                                                                                                          0.235     2.279
matrix_multiplication^c_reg_3~57_FF_NODE.D[0] (.latch)                                                                         0.000     2.279
data arrival time                                                                                                                        2.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~57_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.303


#Path 78
Startpoint: matrix_multiplication^data_pi~12.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~12.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.data[0] (single_port_ram)                       1.836     1.836
data arrival time                                                                                                                         1.836

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.836
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.303


#Path 79
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2053.in[1] (.names)                                                                                                           0.767     2.043
n2053.out[0] (.names)                                                                                                          0.235     2.278
matrix_multiplication^c_reg_2~18_FF_NODE.D[0] (.latch)                                                                         0.000     2.278
data arrival time                                                                                                                        2.278

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~18_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.278
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.302


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2603.in[1] (.names)                                                                                                           0.766     2.043
n2603.out[0] (.names)                                                                                                          0.235     2.278
matrix_multiplication^c_reg_2~40_FF_NODE.D[0] (.latch)                                                                         0.000     2.278
data arrival time                                                                                                                        2.278

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~40_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.278
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.301


#Path 81
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2508.in[1] (.names)                                                                                                           0.766     2.043
n2508.out[0] (.names)                                                                                                          0.235     2.278
matrix_multiplication^c_reg_3~36_FF_NODE.D[0] (.latch)                                                                         0.000     2.278
data arrival time                                                                                                                        2.278

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~36_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.278
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.301


#Path 82
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n3183.in[1] (.names)                                                                                                           0.766     2.042
n3183.out[0] (.names)                                                                                                          0.235     2.277
matrix_multiplication^c_reg_3~63_FF_NODE.D[0] (.latch)                                                                         0.000     2.277
data arrival time                                                                                                                        2.277

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~63_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.277
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.301


#Path 83
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2228.in[1] (.names)                                                                                                           0.766     2.042
n2228.out[0] (.names)                                                                                                          0.235     2.277
matrix_multiplication^c_reg_2~25_FF_NODE.D[0] (.latch)                                                                         0.000     2.277
data arrival time                                                                                                                        2.277

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~25_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.277
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.301


#Path 84
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2178.in[1] (.names)                                                                                                           0.765     2.041
n2178.out[0] (.names)                                                                                                          0.235     2.276
matrix_multiplication^c_reg_2~23_FF_NODE.D[0] (.latch)                                                                         0.000     2.276
data arrival time                                                                                                                        2.276

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~23_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.276
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.300


#Path 85
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2273.in[1] (.names)                                                                                                           0.764     2.040
n2273.out[0] (.names)                                                                                                          0.235     2.275
matrix_multiplication^c_reg_1~27_FF_NODE.D[0] (.latch)                                                                         0.000     2.275
data arrival time                                                                                                                        2.275

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~27_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.275
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.299


#Path 86
Startpoint: matrix_multiplication^data_pi~12.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~12.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12.data[0] (single_port_ram)                       1.832     1.832
data arrival time                                                                                                                         1.832

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.832
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.298


#Path 87
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2303.in[1] (.names)                                                                                                           0.763     2.040
n2303.out[0] (.names)                                                                                                          0.235     2.275
matrix_multiplication^c_reg_2~28_FF_NODE.D[0] (.latch)                                                                         0.000     2.275
data arrival time                                                                                                                        2.275

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~28_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.275
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.298


#Path 88
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2908.in[1] (.names)                                                                                                           0.763     2.039
n2908.out[0] (.names)                                                                                                          0.235     2.274
matrix_multiplication^c_reg_3~52_FF_NODE.D[0] (.latch)                                                                         0.000     2.274
data arrival time                                                                                                                        2.274

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~52_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.274
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.298


#Path 89
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2203.in[1] (.names)                                                                                                           0.763     2.039
n2203.out[0] (.names)                                                                                                          0.235     2.274
matrix_multiplication^c_reg_2~24_FF_NODE.D[0] (.latch)                                                                         0.000     2.274
data arrival time                                                                                                                        2.274

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~24_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.274
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.298


#Path 90
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n1728.in[1] (.names)                                                                                                          0.762     2.039
n1728.out[0] (.names)                                                                                                         0.235     2.274
matrix_multiplication^c_reg_2~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.274
data arrival time                                                                                                                       2.274

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.274
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.297


#Path 91
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2353.in[1] (.names)                                                                                                           0.762     2.039
n2353.out[0] (.names)                                                                                                          0.235     2.274
matrix_multiplication^c_reg_2~30_FF_NODE.D[0] (.latch)                                                                         0.000     2.274
data arrival time                                                                                                                        2.274

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~30_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.274
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.297


#Path 92
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2378.in[1] (.names)                                                                                                           0.762     2.038
n2378.out[0] (.names)                                                                                                          0.235     2.273
matrix_multiplication^c_reg_2~31_FF_NODE.D[0] (.latch)                                                                         0.000     2.273
data arrival time                                                                                                                        2.273

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~31_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.273
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.297


#Path 93
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2858.in[1] (.names)                                                                                                           0.761     2.037
n2858.out[0] (.names)                                                                                                          0.235     2.272
matrix_multiplication^c_reg_3~50_FF_NODE.D[0] (.latch)                                                                         0.000     2.272
data arrival time                                                                                                                        2.272

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~50_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.272
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.296


#Path 94
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n3133.in[1] (.names)                                                                                                           0.761     2.037
n3133.out[0] (.names)                                                                                                          0.235     2.272
matrix_multiplication^c_reg_3~61_FF_NODE.D[0] (.latch)                                                                         0.000     2.272
data arrival time                                                                                                                        2.272

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~61_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.272
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.296


#Path 95
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2578.in[1] (.names)                                                                                                           0.760     2.037
n2578.out[0] (.names)                                                                                                          0.235     2.272
matrix_multiplication^c_reg_2~39_FF_NODE.D[0] (.latch)                                                                         0.000     2.272
data arrival time                                                                                                                        2.272

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~39_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.272
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.295


#Path 96
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n1858.in[1] (.names)                                                                                                           0.760     2.036
n1858.out[0] (.names)                                                                                                          0.235     2.271
matrix_multiplication^c_reg_3~10_FF_NODE.D[0] (.latch)                                                                         0.000     2.271
data arrival time                                                                                                                        2.271

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~10_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.271
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.295


#Path 97
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2158.in[1] (.names)                                                                                                           0.759     2.035
n2158.out[0] (.names)                                                                                                          0.235     2.270
matrix_multiplication^c_reg_3~22_FF_NODE.D[0] (.latch)                                                                         0.000     2.270
data arrival time                                                                                                                        2.270

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~22_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.270
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.294


#Path 98
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2718.in[1] (.names)                                                                                                           0.759     2.035
n2718.out[0] (.names)                                                                                                          0.235     2.270
matrix_multiplication^c_reg_0~45_FF_NODE.D[0] (.latch)                                                                         0.000     2.270
data arrival time                                                                                                                        2.270

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~45_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.270
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.294


#Path 99
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n2618.in[1] (.names)                                                                                                           0.758     2.035
n2618.out[0] (.names)                                                                                                          0.235     2.270
matrix_multiplication^c_reg_0~41_FF_NODE.D[0] (.latch)                                                                         0.000     2.270
data arrival time                                                                                                                        2.270

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~41_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.270
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.293


#Path 100
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n1793.in[1] (.names)                                                                                                          0.758     2.034
n1793.out[0] (.names)                                                                                                         0.235     2.269
matrix_multiplication^c_reg_0~8_FF_NODE.D[0] (.latch)                                                                         0.000     2.269
data arrival time                                                                                                                       2.269

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~8_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.269
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.293


#End of timing report
