/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module primitive_example_design_3(A, B, i_buft_oe, ACC_FIR, Z, DLY_B, CLK, RESET, FEEDBACK, LOAD_ACC, SATURATE, SHIFT_RIGHT, ROUND, SUBTRACT, UNSIGNED_A, UNSIGNED_B, ibuf1_en, ibuf2_en, ibuf3_en, ibuf4_en);
  input [5:0] ibuf3_en;
  input [17:0] ibuf2_en;
  input [19:0] ibuf1_en;
  input [17:0] ibuf4_en;
  input [37:0] i_buft_oe;
  output [37:0] Z;
  input UNSIGNED_B;
  input UNSIGNED_A;
  input SUBTRACT;
  input [5:0] SHIFT_RIGHT;
  input SATURATE;
  input ROUND;
  input RESET;
  input LOAD_ACC;
  input [2:0] FEEDBACK;
  output [17:0] DLY_B;
  input CLK;
  input [17:0] B;
  input [5:0] ACC_FIR;
  input [19:0] A;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:332:add_wire_btw_prims$638 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:332:add_wire_btw_prims$637 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$636 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$635 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$634 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$633 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$632 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$631 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$630 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$629 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$628 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$627 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$626 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$625 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$624 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$623 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$622 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$621 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$620 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$619 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$618 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$617 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$616 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$615 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$614 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$613 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$612 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$611 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$610 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$609 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$608 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$607 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$606 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$605 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$604 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$603 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$602 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$601 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$600 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$599 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$598 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$597 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$596 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$595 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$594 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$593 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$592 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$591 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$590 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$589 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$588 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$587 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$586 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$585 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$584 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$583 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$582 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$581 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$580 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$579 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$578 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$577 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$576 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$575 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$574 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$573 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$572 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$571 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$570 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$569 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$568 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$567 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$566 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$565 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$564 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$563 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$562 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$561 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$560 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$559 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$558 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$557 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$556 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$555 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$554 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$553 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$552 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$551 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$550 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$549 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$548 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$547 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$546 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$545 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$544 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$543 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$542 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$541 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$540 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$539 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$538 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$537 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$536 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$535 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$534 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$533 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$532 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$531 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$530 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$529 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$528 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$527 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$526 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$525 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$524 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$523 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$522 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$521 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$520 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$519 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$518 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$517 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$516 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$515 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$514 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$513 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$512 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$511 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$510 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$509 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$508 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$507 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$506 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$505 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$504 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$503 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$502 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$501 ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[8] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[7] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[6] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[5] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[4] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[3] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[2] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[1] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.b_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.a_out[0] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[36] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[35] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[34] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[33] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[32] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.z_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[0] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[19] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[18] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[17] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[16] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[15] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[14] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[13] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[12] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[11] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[10] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[9] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[8] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[7] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[6] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[5] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[4] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[3] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[2] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[1] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[0] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[5] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[4] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[3] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[2] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[1] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[0] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[37] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[36] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[35] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[34] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[33] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[32] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[31] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[30] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[29] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[28] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[27] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[26] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[25] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[24] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[23] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[22] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[21] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[20] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[19] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[18] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[17] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[16] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[15] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[14] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[13] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[12] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[11] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[10] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[9] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[8] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[7] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[6] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[5] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[4] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[3] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[2] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:31.14-31.28" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[1] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[17] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[16] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[15] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[14] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[13] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[12] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[11] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[10] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[9] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[8] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[7] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[6] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[5] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[4] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[3] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[2] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[1] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[0] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[17] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[16] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[15] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[14] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[13] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[12] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[11] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[10] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[9] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[8] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[7] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[6] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[5] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[4] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[3] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[2] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[1] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[0] ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$clkbufmap.cc:266:execute$399 ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[11] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[13] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[10] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[12] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:2.18-2.19" *)
  wire [19:0] \$auto$rs_design_edit.cc:986:execute$677.A ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:5.17-5.24" *)
  wire [5:0] \$auto$rs_design_edit.cc:986:execute$677.ACC_FIR ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:3.18-3.19" *)
  wire [17:0] \$auto$rs_design_edit.cc:986:execute$677.B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:8.11-8.14" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.CLK ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:7.23-7.28" *)
  wire [17:0] \$auto$rs_design_edit.cc:986:execute$677.DLY_B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:10.17-10.25" *)
  wire [2:0] \$auto$rs_design_edit.cc:986:execute$677.FEEDBACK ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:11.11-11.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.LOAD_ACC ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:9.11-9.16" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.RESET ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:14.11-14.16" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.ROUND ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:12.11-12.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.SATURATE ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:13.17-13.28" *)
  wire [5:0] \$auto$rs_design_edit.cc:986:execute$677.SHIFT_RIGHT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:15.11-15.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.SUBTRACT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:16.11-16.21" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.UNSIGNED_A ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:17.11-17.21" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.UNSIGNED_B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:6.19-6.20" *)
  wire [37:0] \$auto$rs_design_edit.cc:986:execute$677.Z ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[16] ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:31.14-31.28" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:28.50-28.59" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:31.14-31.28" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:28.20-28.34" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_load_acc ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:28.8-28.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:33.8-33.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_round ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:28.35-28.49" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_saturate ;
  wire \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:33.20-33.34" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_subtract ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:33.35-33.51" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_unsigned_a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:33.52-33.68" *)
  wire \$auto$rs_design_edit.cc:986:execute$677.i_buf_unsigned_b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:4.18-4.27" *)
  wire [37:0] \$auto$rs_design_edit.cc:986:execute$677.i_buft_oe ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:21.18-21.26" *)
  wire [17:0] \$auto$rs_design_edit.cc:986:execute$677.ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:18.18-18.26" *)
  wire [19:0] \$auto$rs_design_edit.cc:986:execute$677.ibuf1_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:19.18-19.26" *)
  wire [17:0] \$auto$rs_design_edit.cc:986:execute$677.ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:20.17-20.25" *)
  wire [5:0] \$auto$rs_design_edit.cc:986:execute$677.ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:20.17-20.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:20.17-20.25" *)
  wire [5:0] ibuf3_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:19.18-19.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:19.18-19.26" *)
  wire [17:0] ibuf2_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:18.18-18.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:18.18-18.26" *)
  wire [19:0] ibuf1_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:21.18-21.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:21.18-21.26" *)
  wire [17:0] ibuf4_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:4.18-4.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:4.18-4.27" *)
  wire [37:0] i_buft_oe;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:33.52-33.68" *)
  wire i_buf_unsigned_b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:33.35-33.51" *)
  wire i_buf_unsigned_a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:33.20-33.34" *)
  wire i_buf_subtract;
  wire \o_buf_dly_b[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:28.35-28.49" *)
  wire i_buf_saturate;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:33.8-33.19" *)
  wire i_buf_round;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:28.8-28.19" *)
  wire i_buf_reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:28.20-28.34" *)
  wire i_buf_load_acc;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:31.14-31.28" *)
  wire \i_buf_feedback[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:28.50-28.59" *)
  wire i_buf_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:31.14-31.28" *)
  wire \i_buf_feedback[0] ;
  wire \o_buf_dly_b[17] ;
  wire \o_buf_dly_b[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:6.19-6.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:6.19-6.20" *)
  wire [37:0] Z;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:17.11-17.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:17.11-17.21" *)
  wire UNSIGNED_B;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:16.11-16.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:16.11-16.21" *)
  wire UNSIGNED_A;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:15.11-15.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:15.11-15.19" *)
  wire SUBTRACT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:13.17-13.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:13.17-13.28" *)
  wire [5:0] SHIFT_RIGHT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:12.11-12.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:12.11-12.19" *)
  wire SATURATE;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:14.11-14.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:14.11-14.16" *)
  wire ROUND;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:9.11-9.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:9.11-9.16" *)
  wire RESET;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:11.11-11.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:11.11-11.19" *)
  wire LOAD_ACC;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:10.17-10.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:10.17-10.25" *)
  wire [2:0] FEEDBACK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:7.23-7.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:7.23-7.28" *)
  wire [17:0] DLY_B;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:8.11-8.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:8.11-8.14" *)
  wire CLK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:3.18-3.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:3.18-3.19" *)
  wire [17:0] B;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:5.17-5.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:5.17-5.24" *)
  wire [5:0] ACC_FIR;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:2.18-2.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:2.18-2.19" *)
  wire [19:0] A;
  wire \o_buf_dly_b[9] ;
  wire \o_buf_dly_b[12] ;
  wire \o_buf_dly_b[10] ;
  wire \o_buf_dly_b[13] ;
  wire \o_buf_dly_b[11] ;
  wire \$auto$clkbufmap.cc:266:execute$399 ;
  wire \$iopadmap$ibuf4_en[0] ;
  wire \$iopadmap$ibuf4_en[1] ;
  wire \$iopadmap$ibuf4_en[2] ;
  wire \$iopadmap$ibuf4_en[3] ;
  wire \$iopadmap$ibuf4_en[4] ;
  wire \$iopadmap$ibuf4_en[5] ;
  wire \$iopadmap$ibuf4_en[6] ;
  wire \$iopadmap$ibuf4_en[7] ;
  wire \$iopadmap$ibuf4_en[8] ;
  wire \$iopadmap$ibuf4_en[9] ;
  wire \$iopadmap$ibuf4_en[10] ;
  wire \$iopadmap$ibuf4_en[11] ;
  wire \$iopadmap$ibuf4_en[12] ;
  wire \$iopadmap$ibuf4_en[13] ;
  wire \$iopadmap$ibuf4_en[14] ;
  wire \$iopadmap$ibuf4_en[15] ;
  wire \$iopadmap$ibuf4_en[16] ;
  wire \$iopadmap$ibuf4_en[17] ;
  wire \$iopadmap$ibuf2_en[0] ;
  wire \$iopadmap$ibuf2_en[1] ;
  wire \$iopadmap$ibuf2_en[2] ;
  wire \$iopadmap$ibuf2_en[3] ;
  wire \$iopadmap$ibuf2_en[4] ;
  wire \$iopadmap$ibuf2_en[5] ;
  wire \$iopadmap$ibuf2_en[6] ;
  wire \$iopadmap$ibuf2_en[7] ;
  wire \$iopadmap$ibuf2_en[8] ;
  wire \$iopadmap$ibuf2_en[9] ;
  wire \$iopadmap$ibuf2_en[10] ;
  wire \$iopadmap$ibuf2_en[11] ;
  wire \$iopadmap$ibuf2_en[12] ;
  wire \$iopadmap$ibuf2_en[13] ;
  wire \$iopadmap$ibuf2_en[14] ;
  wire \$iopadmap$ibuf2_en[15] ;
  wire \$iopadmap$ibuf2_en[16] ;
  wire \$iopadmap$ibuf2_en[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:31.14-31.28" *)
  wire \i_buf_feedback[1] ;
  wire \$iopadmap$i_buft_oe[1] ;
  wire \$iopadmap$i_buft_oe[2] ;
  wire \$iopadmap$i_buft_oe[3] ;
  wire \$iopadmap$i_buft_oe[4] ;
  wire \$iopadmap$i_buft_oe[5] ;
  wire \$iopadmap$i_buft_oe[6] ;
  wire \$iopadmap$i_buft_oe[7] ;
  wire \$iopadmap$i_buft_oe[8] ;
  wire \$iopadmap$i_buft_oe[9] ;
  wire \$iopadmap$i_buft_oe[10] ;
  wire \$iopadmap$i_buft_oe[11] ;
  wire \$iopadmap$i_buft_oe[12] ;
  wire \$iopadmap$i_buft_oe[13] ;
  wire \$iopadmap$i_buft_oe[14] ;
  wire \$iopadmap$i_buft_oe[15] ;
  wire \$iopadmap$i_buft_oe[16] ;
  wire \$iopadmap$i_buft_oe[17] ;
  wire \$iopadmap$i_buft_oe[18] ;
  wire \$iopadmap$i_buft_oe[19] ;
  wire \$iopadmap$i_buft_oe[20] ;
  wire \$iopadmap$i_buft_oe[21] ;
  wire \$iopadmap$i_buft_oe[22] ;
  wire \$iopadmap$i_buft_oe[23] ;
  wire \$iopadmap$i_buft_oe[24] ;
  wire \$iopadmap$i_buft_oe[25] ;
  wire \$iopadmap$i_buft_oe[26] ;
  wire \$iopadmap$i_buft_oe[27] ;
  wire \$iopadmap$i_buft_oe[28] ;
  wire \$iopadmap$i_buft_oe[29] ;
  wire \$iopadmap$i_buft_oe[30] ;
  wire \$iopadmap$i_buft_oe[31] ;
  wire \$iopadmap$i_buft_oe[32] ;
  wire \$iopadmap$i_buft_oe[33] ;
  wire \$iopadmap$i_buft_oe[34] ;
  wire \$iopadmap$i_buft_oe[35] ;
  wire \$iopadmap$i_buft_oe[36] ;
  wire \$iopadmap$i_buft_oe[37] ;
  wire \$iopadmap$ibuf3_en[0] ;
  wire \$iopadmap$ibuf3_en[1] ;
  wire \$iopadmap$ibuf3_en[2] ;
  wire \$iopadmap$ibuf3_en[3] ;
  wire \$iopadmap$ibuf3_en[4] ;
  wire \$iopadmap$ibuf3_en[5] ;
  wire \$iopadmap$ibuf1_en[0] ;
  wire \$iopadmap$ibuf1_en[1] ;
  wire \$iopadmap$ibuf1_en[2] ;
  wire \$iopadmap$ibuf1_en[3] ;
  wire \$iopadmap$ibuf1_en[4] ;
  wire \$iopadmap$ibuf1_en[5] ;
  wire \$iopadmap$ibuf1_en[6] ;
  wire \$iopadmap$ibuf1_en[7] ;
  wire \$iopadmap$ibuf1_en[8] ;
  wire \$iopadmap$ibuf1_en[9] ;
  wire \$iopadmap$ibuf1_en[10] ;
  wire \$iopadmap$ibuf1_en[11] ;
  wire \$iopadmap$ibuf1_en[12] ;
  wire \$iopadmap$ibuf1_en[13] ;
  wire \$iopadmap$ibuf1_en[14] ;
  wire \$iopadmap$ibuf1_en[15] ;
  wire \$iopadmap$ibuf1_en[16] ;
  wire \$iopadmap$ibuf1_en[17] ;
  wire \$iopadmap$ibuf1_en[18] ;
  wire \$iopadmap$ibuf1_en[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \i_buf_shift_right[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \i_buf_shift_right[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \i_buf_shift_right[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \i_buf_shift_right[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \i_buf_shift_right[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:32.14-32.31" *)
  wire \i_buf_shift_right[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[32] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[33] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[34] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[35] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:24.15-24.20" *)
  wire \z_out[36] ;
  wire \o_buf_dly_b[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:25.15-25.20" *)
  wire \a_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:26.15-26.20" *)
  wire \b_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \i_buf_ACC_FIR[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \i_buf_ACC_FIR[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \i_buf_ACC_FIR[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \i_buf_ACC_FIR[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \i_buf_ACC_FIR[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:29.14-29.27" *)
  wire \i_buf_ACC_FIR[5] ;
  wire \o_buf_dly_b[0] ;
  wire \o_buf_dly_b[1] ;
  wire \o_buf_dly_b[2] ;
  wire \o_buf_dly_b[3] ;
  wire \o_buf_dly_b[4] ;
  wire \o_buf_dly_b[5] ;
  wire \o_buf_dly_b[6] ;
  wire \o_buf_dly_b[7] ;
  wire \o_buf_dly_b[8] ;
  wire \$auto$rs_design_edit.cc:700:execute$501 ;
  wire \$auto$rs_design_edit.cc:700:execute$502 ;
  wire \$auto$rs_design_edit.cc:700:execute$503 ;
  wire \$auto$rs_design_edit.cc:700:execute$504 ;
  wire \$auto$rs_design_edit.cc:700:execute$505 ;
  wire \$auto$rs_design_edit.cc:700:execute$506 ;
  wire \$auto$rs_design_edit.cc:700:execute$507 ;
  wire \$auto$rs_design_edit.cc:700:execute$508 ;
  wire \$auto$rs_design_edit.cc:700:execute$509 ;
  wire \$auto$rs_design_edit.cc:700:execute$510 ;
  wire \$auto$rs_design_edit.cc:700:execute$511 ;
  wire \$auto$rs_design_edit.cc:700:execute$512 ;
  wire \$auto$rs_design_edit.cc:700:execute$513 ;
  wire \$auto$rs_design_edit.cc:700:execute$514 ;
  wire \$auto$rs_design_edit.cc:700:execute$515 ;
  wire \$auto$rs_design_edit.cc:700:execute$516 ;
  wire \$auto$rs_design_edit.cc:700:execute$517 ;
  wire \$auto$rs_design_edit.cc:700:execute$518 ;
  wire \$auto$rs_design_edit.cc:700:execute$519 ;
  wire \$auto$rs_design_edit.cc:700:execute$520 ;
  wire \$auto$rs_design_edit.cc:700:execute$521 ;
  wire \$auto$rs_design_edit.cc:700:execute$522 ;
  wire \$auto$rs_design_edit.cc:700:execute$523 ;
  wire \$auto$rs_design_edit.cc:700:execute$524 ;
  wire \$auto$rs_design_edit.cc:700:execute$525 ;
  wire \$auto$rs_design_edit.cc:700:execute$526 ;
  wire \$auto$rs_design_edit.cc:700:execute$527 ;
  wire \$auto$rs_design_edit.cc:700:execute$528 ;
  wire \$auto$rs_design_edit.cc:700:execute$529 ;
  wire \$auto$rs_design_edit.cc:700:execute$530 ;
  wire \$auto$rs_design_edit.cc:700:execute$531 ;
  wire \$auto$rs_design_edit.cc:700:execute$532 ;
  wire \$auto$rs_design_edit.cc:700:execute$533 ;
  wire \$auto$rs_design_edit.cc:700:execute$534 ;
  wire \$auto$rs_design_edit.cc:700:execute$535 ;
  wire \$auto$rs_design_edit.cc:700:execute$536 ;
  wire \$auto$rs_design_edit.cc:700:execute$537 ;
  wire \$auto$rs_design_edit.cc:700:execute$538 ;
  wire \$auto$rs_design_edit.cc:700:execute$539 ;
  wire \$auto$rs_design_edit.cc:700:execute$540 ;
  wire \$auto$rs_design_edit.cc:700:execute$541 ;
  wire \$auto$rs_design_edit.cc:700:execute$542 ;
  wire \$auto$rs_design_edit.cc:700:execute$543 ;
  wire \$auto$rs_design_edit.cc:700:execute$544 ;
  wire \$auto$rs_design_edit.cc:700:execute$545 ;
  wire \$auto$rs_design_edit.cc:700:execute$546 ;
  wire \$auto$rs_design_edit.cc:700:execute$547 ;
  wire \$auto$rs_design_edit.cc:700:execute$548 ;
  wire \$auto$rs_design_edit.cc:700:execute$549 ;
  wire \$auto$rs_design_edit.cc:700:execute$550 ;
  wire \$auto$rs_design_edit.cc:700:execute$551 ;
  wire \$auto$rs_design_edit.cc:700:execute$552 ;
  wire \$auto$rs_design_edit.cc:700:execute$553 ;
  wire \$auto$rs_design_edit.cc:700:execute$554 ;
  wire \$auto$rs_design_edit.cc:700:execute$555 ;
  wire \$auto$rs_design_edit.cc:700:execute$556 ;
  wire \$auto$rs_design_edit.cc:700:execute$557 ;
  wire \$auto$rs_design_edit.cc:700:execute$558 ;
  wire \$auto$rs_design_edit.cc:700:execute$559 ;
  wire \$auto$rs_design_edit.cc:700:execute$560 ;
  wire \$auto$rs_design_edit.cc:700:execute$561 ;
  wire \$auto$rs_design_edit.cc:700:execute$562 ;
  wire \$auto$rs_design_edit.cc:700:execute$563 ;
  wire \$auto$rs_design_edit.cc:700:execute$564 ;
  wire \$auto$rs_design_edit.cc:700:execute$565 ;
  wire \$auto$rs_design_edit.cc:700:execute$566 ;
  wire \$auto$rs_design_edit.cc:700:execute$567 ;
  wire \$auto$rs_design_edit.cc:700:execute$568 ;
  wire \$auto$rs_design_edit.cc:700:execute$569 ;
  wire \$auto$rs_design_edit.cc:700:execute$570 ;
  wire \$auto$rs_design_edit.cc:700:execute$571 ;
  wire \$auto$rs_design_edit.cc:700:execute$572 ;
  wire \$auto$rs_design_edit.cc:700:execute$573 ;
  wire \$auto$rs_design_edit.cc:700:execute$574 ;
  wire \$auto$rs_design_edit.cc:700:execute$575 ;
  wire \$auto$rs_design_edit.cc:700:execute$576 ;
  wire \$auto$rs_design_edit.cc:700:execute$577 ;
  wire \$auto$rs_design_edit.cc:700:execute$578 ;
  wire \$auto$rs_design_edit.cc:700:execute$579 ;
  wire \$auto$rs_design_edit.cc:700:execute$580 ;
  wire \$auto$rs_design_edit.cc:700:execute$581 ;
  wire \$auto$rs_design_edit.cc:700:execute$582 ;
  wire \$auto$rs_design_edit.cc:700:execute$583 ;
  wire \$auto$rs_design_edit.cc:700:execute$584 ;
  wire \$auto$rs_design_edit.cc:700:execute$585 ;
  wire \$auto$rs_design_edit.cc:700:execute$586 ;
  wire \$auto$rs_design_edit.cc:700:execute$587 ;
  wire \$auto$rs_design_edit.cc:700:execute$588 ;
  wire \$auto$rs_design_edit.cc:700:execute$589 ;
  wire \$auto$rs_design_edit.cc:700:execute$590 ;
  wire \$auto$rs_design_edit.cc:700:execute$591 ;
  wire \$auto$rs_design_edit.cc:700:execute$592 ;
  wire \$auto$rs_design_edit.cc:700:execute$593 ;
  wire \$auto$rs_design_edit.cc:700:execute$594 ;
  wire \$auto$rs_design_edit.cc:700:execute$595 ;
  wire \$auto$rs_design_edit.cc:700:execute$596 ;
  wire \$auto$rs_design_edit.cc:700:execute$597 ;
  wire \$auto$rs_design_edit.cc:700:execute$598 ;
  wire \$auto$rs_design_edit.cc:700:execute$599 ;
  wire \$auto$rs_design_edit.cc:700:execute$600 ;
  wire \$auto$rs_design_edit.cc:700:execute$601 ;
  wire \$auto$rs_design_edit.cc:700:execute$602 ;
  wire \$auto$rs_design_edit.cc:700:execute$603 ;
  wire \$auto$rs_design_edit.cc:700:execute$604 ;
  wire \$auto$rs_design_edit.cc:700:execute$605 ;
  wire \$auto$rs_design_edit.cc:700:execute$606 ;
  wire \$auto$rs_design_edit.cc:700:execute$607 ;
  wire \$auto$rs_design_edit.cc:700:execute$608 ;
  wire \$auto$rs_design_edit.cc:700:execute$609 ;
  wire \$auto$rs_design_edit.cc:700:execute$610 ;
  wire \$auto$rs_design_edit.cc:700:execute$611 ;
  wire \$auto$rs_design_edit.cc:700:execute$612 ;
  wire \$auto$rs_design_edit.cc:700:execute$613 ;
  wire \$auto$rs_design_edit.cc:700:execute$614 ;
  wire \$auto$rs_design_edit.cc:700:execute$615 ;
  wire \$auto$rs_design_edit.cc:700:execute$616 ;
  wire \$auto$rs_design_edit.cc:700:execute$617 ;
  wire \$auto$rs_design_edit.cc:700:execute$618 ;
  wire \$auto$rs_design_edit.cc:700:execute$619 ;
  wire \$auto$rs_design_edit.cc:700:execute$620 ;
  wire \$auto$rs_design_edit.cc:700:execute$621 ;
  wire \$auto$rs_design_edit.cc:700:execute$622 ;
  wire \$auto$rs_design_edit.cc:700:execute$623 ;
  wire \$auto$rs_design_edit.cc:700:execute$624 ;
  wire \$auto$rs_design_edit.cc:700:execute$625 ;
  wire \$auto$rs_design_edit.cc:700:execute$626 ;
  wire \$auto$rs_design_edit.cc:700:execute$627 ;
  wire \$auto$rs_design_edit.cc:700:execute$628 ;
  wire \$auto$rs_design_edit.cc:700:execute$629 ;
  wire \$auto$rs_design_edit.cc:700:execute$630 ;
  wire \$auto$rs_design_edit.cc:700:execute$631 ;
  wire \$auto$rs_design_edit.cc:700:execute$632 ;
  wire \$auto$rs_design_edit.cc:700:execute$633 ;
  wire \$auto$rs_design_edit.cc:700:execute$634 ;
  wire \$auto$rs_design_edit.cc:700:execute$635 ;
  wire \$auto$rs_design_edit.cc:700:execute$636 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$637 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$638 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.Z  (
    .I(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$501 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$502 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [1]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$503 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [2]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$504 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [11]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$505 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [12]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$506 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [13]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$507 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [14]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$508 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [15]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$509 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [16]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$510 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [17]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$511 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [18]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$512 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [19]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$513 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [20]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[20] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$514 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [3]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$515 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [21]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[21] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$516 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [22]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[22] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$517 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [23]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[23] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$518 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [24]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[24] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$519 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [25]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[25] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$520 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [26]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[26] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$521 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [27]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[27] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$522 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [28]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[28] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$523 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [29]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[29] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$524 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [30]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[30] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$525 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [4]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$526 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [31]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[31] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$527 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [32]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[32] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_32  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$528 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [33]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[33] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_33  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$529 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [34]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[34] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_34  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$530 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [35]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[35] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_35  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$531 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [36]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[36] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_36  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$532 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [37]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[37] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$533 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [5]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$534 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [6]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$535 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [7]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$536 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [8]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$537 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [9]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.i_buft_oe_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$538 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [10]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$539 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [0]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$540 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [1]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$541 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [10]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$542 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [11]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$543 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [12]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$544 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [13]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$545 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [14]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$546 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [15]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$547 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [16]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$548 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [17]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$549 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [18]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$550 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [19]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$551 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [2]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$552 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [3]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$553 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [4]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$554 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [5]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$555 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [6]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$556 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [7]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$557 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [8]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf1_en_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$558 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf1_en [9]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$559 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [0]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$560 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [1]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$561 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [10]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$562 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [11]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$563 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [12]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$564 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [13]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$565 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [14]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$566 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [15]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$567 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [16]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$568 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [17]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$569 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [2]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$570 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [3]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$571 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [4]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$572 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [5]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$573 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [6]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$574 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [7]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$575 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [8]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf2_en_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$576 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf2_en [9]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf3_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$577 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf3_en [0]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf3_en_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$578 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf3_en [1]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf3_en_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$579 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf3_en [2]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf3_en_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$580 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf3_en [3]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf3_en_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$581 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf3_en [4]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf3_en_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$582 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf3_en [5]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$583 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [0]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$584 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [1]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$585 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [10]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$586 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [11]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$587 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [12]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$588 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [13]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$589 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [14]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$590 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [15]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$591 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [16]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$592 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [17]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$593 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [2]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$594 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [3]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$595 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [4]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$596 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [5]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$597 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [6]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$598 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [7]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$599 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [8]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$primitive_example_design_3.ibuf4_en_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$600 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ibuf4_en [9]),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:63.9-63.79" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance9  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[7] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ACC_FIR [5]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[0].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[0] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [0]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[0].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[0] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [0]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:52.13-52.96" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[0].i_buf_instance_shift  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[0] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.SHIFT_RIGHT [0]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[10].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[10] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [10]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[10].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[10] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [10]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[11].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[11] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [11]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[11].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[11] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [11]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[12].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[12] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [12]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[12].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[12] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [12]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[13].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[13] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [13]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[13].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[13] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [13]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[14].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[14] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [14]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[14].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[14] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [14]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[15].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[15] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [15]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[15].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[15] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [15]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[16].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[16] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [16]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[16].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[16] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [16]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[17].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[17] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [17]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[17].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[17] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [17]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[18].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[18] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [18]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[19].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[19] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [19]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[1].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[1] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [1]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[1].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[1] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [1]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:52.13-52.96" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[1].i_buf_instance_shift  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[1] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.SHIFT_RIGHT [1]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[2].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[2] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [2]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[2].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[2] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [2]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:52.13-52.96" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[2].i_buf_instance_shift  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[2] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.SHIFT_RIGHT [2]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[3].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[3] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [3]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[3].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[3] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [3]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:52.13-52.96" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[3].i_buf_instance_shift  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[3] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.SHIFT_RIGHT [3]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[4].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[4] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [4]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[4].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[4] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [4]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:52.13-52.96" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[4].i_buf_instance_shift  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[4] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.SHIFT_RIGHT [4]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[5].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[5] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [5]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[5].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[5] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [5]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:52.13-52.96" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[5].i_buf_instance_shift  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf3_en[5] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.SHIFT_RIGHT [5]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[6].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[6] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [6]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[6].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[6] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [6]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[7].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[7] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [7]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[7].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[7] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [7]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[8].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[8] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [8]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[8].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[8] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [8]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:38.13-38.68" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[9].i_buf_instance  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf1_en[9] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.A [9]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.a_out[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:45.13-45.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_i_buf[9].i_buf_instance_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf2_en[9] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.B [9]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.b_out[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[0].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[0] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[10].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[10] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[11].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[11] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[12].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[12] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[13].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[13] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[14].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[14] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[15].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[15] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[16].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[16] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[17].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[17] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[1].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[1] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[2].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[2] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[3].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[3] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[4].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[4] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[5].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[5] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[6].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[6] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[7].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[7] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[8].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[8] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:86.13-86.63" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$677.gen_o_buf[9].o_buf_instance_a  (
    .I(\$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[9] ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.DLY_B [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[0].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:332:add_wire_btw_prims$637 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [0]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[10].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$601 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [10]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[11].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$602 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [11]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[12].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$603 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [12]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[13].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$604 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [13]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[14].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$605 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [14]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[15].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$606 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [15]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[16].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$607 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [16]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[17].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$608 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [17]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[18].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$609 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [18]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[19].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$610 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [19]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[1].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$611 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [1]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[20].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$612 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [20]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[21].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$613 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [21]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[22].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$614 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [22]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[23].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$615 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [23]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[24].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$616 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [24]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[25].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$617 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [25]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[26].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$618 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [26]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[27].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$619 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [27]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[28].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$620 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [28]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[29].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$621 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [29]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[2].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$622 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [2]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[30].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$623 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [30]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[30] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[31].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$624 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [31]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[31] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[32].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$625 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [32]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[32] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[33].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$626 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [33]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[33] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[34].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$627 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [34]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[34] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[35].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$628 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [35]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[35] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[36].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$629 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [36]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[36] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[3].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$630 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [3]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[4].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$631 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [4]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[5].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$632 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [5]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[6].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$633 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [6]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[7].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$634 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [7]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[8].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$635 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [8]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:79.16-79.71" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$677.gen_o_buft[9].o_buft_inst  (
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$636 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.Z [9]),
    .I(\$auto$rs_design_edit.cc:986:execute$677.z_out[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:64.9-64.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance10  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[8] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.RESET ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:65.9-65.82" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance11  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[9] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.FEEDBACK [0]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:66.9-66.83" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance12  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[10] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.FEEDBACK [1]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:67.9-67.83" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance13  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[11] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.FEEDBACK [2]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:68.9-68.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance14  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[12] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.LOAD_ACC ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_load_acc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:69.9-69.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance15  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[13] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.SATURATE ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_saturate )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:70.9-70.71" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance16  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[14] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ROUND ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_round )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:71.9-71.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance17  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[15] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.SUBTRACT ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_subtract )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:72.9-72.81" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance18  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[16] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.UNSIGNED_A ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_unsigned_a )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:73.9-73.81" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance19  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[17] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.UNSIGNED_B ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_unsigned_b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:56.9-56.65" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance2  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[0] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.CLK ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$clkbufmap.cc:266:execute$399 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:57.9-57.74" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance3  (
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:332:add_wire_btw_prims$638 ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.i_buft_oe [0]),
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:58.9-58.79" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance4  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[2] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ACC_FIR [0]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:59.9-59.79" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance5  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[3] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ACC_FIR [1]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:60.9-60.79" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance6  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[4] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ACC_FIR [2]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:61.9-61.79" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance7  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[5] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ACC_FIR [3]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v:62.9-62.79" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$677.i_buf_instance8  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$ibuf4_en[6] ),
    .I(\$auto$rs_design_edit.cc:986:execute$677.ACC_FIR [4]),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$clkbufmap.cc:265:execute$398  (
    .I(\$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$clkbufmap.cc:266:execute$399 ),
    .O(\$auto$rs_design_edit.cc:986:execute$677.i_buf_clk )
  );
  fabric_primitive_example_design_3 \$auto$rs_design_edit.cc:984:execute$676  (
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$638 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$638 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$637 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$637 ),
    .\$auto$rs_design_edit.cc:700:execute$636 (\$auto$rs_design_edit.cc:700:execute$636 ),
    .\$auto$rs_design_edit.cc:700:execute$635 (\$auto$rs_design_edit.cc:700:execute$635 ),
    .\$auto$rs_design_edit.cc:700:execute$634 (\$auto$rs_design_edit.cc:700:execute$634 ),
    .\$auto$rs_design_edit.cc:700:execute$633 (\$auto$rs_design_edit.cc:700:execute$633 ),
    .\$auto$rs_design_edit.cc:700:execute$632 (\$auto$rs_design_edit.cc:700:execute$632 ),
    .\$auto$rs_design_edit.cc:700:execute$631 (\$auto$rs_design_edit.cc:700:execute$631 ),
    .\$auto$rs_design_edit.cc:700:execute$630 (\$auto$rs_design_edit.cc:700:execute$630 ),
    .\$auto$rs_design_edit.cc:700:execute$629 (\$auto$rs_design_edit.cc:700:execute$629 ),
    .\$auto$rs_design_edit.cc:700:execute$628 (\$auto$rs_design_edit.cc:700:execute$628 ),
    .\$auto$rs_design_edit.cc:700:execute$627 (\$auto$rs_design_edit.cc:700:execute$627 ),
    .\$auto$rs_design_edit.cc:700:execute$626 (\$auto$rs_design_edit.cc:700:execute$626 ),
    .\$auto$rs_design_edit.cc:700:execute$625 (\$auto$rs_design_edit.cc:700:execute$625 ),
    .\$auto$rs_design_edit.cc:700:execute$624 (\$auto$rs_design_edit.cc:700:execute$624 ),
    .\$auto$rs_design_edit.cc:700:execute$623 (\$auto$rs_design_edit.cc:700:execute$623 ),
    .\$auto$rs_design_edit.cc:700:execute$622 (\$auto$rs_design_edit.cc:700:execute$622 ),
    .\$auto$rs_design_edit.cc:700:execute$621 (\$auto$rs_design_edit.cc:700:execute$621 ),
    .\$auto$rs_design_edit.cc:700:execute$620 (\$auto$rs_design_edit.cc:700:execute$620 ),
    .\$auto$rs_design_edit.cc:700:execute$619 (\$auto$rs_design_edit.cc:700:execute$619 ),
    .\$auto$rs_design_edit.cc:700:execute$618 (\$auto$rs_design_edit.cc:700:execute$618 ),
    .\$auto$rs_design_edit.cc:700:execute$617 (\$auto$rs_design_edit.cc:700:execute$617 ),
    .\$auto$rs_design_edit.cc:700:execute$616 (\$auto$rs_design_edit.cc:700:execute$616 ),
    .\$auto$rs_design_edit.cc:700:execute$615 (\$auto$rs_design_edit.cc:700:execute$615 ),
    .\$auto$rs_design_edit.cc:700:execute$614 (\$auto$rs_design_edit.cc:700:execute$614 ),
    .\$auto$rs_design_edit.cc:700:execute$613 (\$auto$rs_design_edit.cc:700:execute$613 ),
    .\$auto$rs_design_edit.cc:700:execute$612 (\$auto$rs_design_edit.cc:700:execute$612 ),
    .\$auto$rs_design_edit.cc:700:execute$611 (\$auto$rs_design_edit.cc:700:execute$611 ),
    .\$auto$rs_design_edit.cc:700:execute$610 (\$auto$rs_design_edit.cc:700:execute$610 ),
    .\$auto$rs_design_edit.cc:700:execute$609 (\$auto$rs_design_edit.cc:700:execute$609 ),
    .\$auto$rs_design_edit.cc:700:execute$608 (\$auto$rs_design_edit.cc:700:execute$608 ),
    .\$auto$rs_design_edit.cc:700:execute$607 (\$auto$rs_design_edit.cc:700:execute$607 ),
    .\$auto$rs_design_edit.cc:700:execute$606 (\$auto$rs_design_edit.cc:700:execute$606 ),
    .\$auto$rs_design_edit.cc:700:execute$605 (\$auto$rs_design_edit.cc:700:execute$605 ),
    .\$auto$rs_design_edit.cc:700:execute$604 (\$auto$rs_design_edit.cc:700:execute$604 ),
    .\$auto$rs_design_edit.cc:700:execute$603 (\$auto$rs_design_edit.cc:700:execute$603 ),
    .\$auto$rs_design_edit.cc:700:execute$602 (\$auto$rs_design_edit.cc:700:execute$602 ),
    .\$auto$rs_design_edit.cc:700:execute$601 (\$auto$rs_design_edit.cc:700:execute$601 ),
    .\$auto$rs_design_edit.cc:700:execute$600 (\$auto$rs_design_edit.cc:700:execute$600 ),
    .\$auto$rs_design_edit.cc:700:execute$599 (\$auto$rs_design_edit.cc:700:execute$599 ),
    .\$auto$rs_design_edit.cc:700:execute$598 (\$auto$rs_design_edit.cc:700:execute$598 ),
    .\$auto$rs_design_edit.cc:700:execute$597 (\$auto$rs_design_edit.cc:700:execute$597 ),
    .\$auto$rs_design_edit.cc:700:execute$596 (\$auto$rs_design_edit.cc:700:execute$596 ),
    .\$auto$rs_design_edit.cc:700:execute$595 (\$auto$rs_design_edit.cc:700:execute$595 ),
    .\$auto$rs_design_edit.cc:700:execute$594 (\$auto$rs_design_edit.cc:700:execute$594 ),
    .\$auto$rs_design_edit.cc:700:execute$593 (\$auto$rs_design_edit.cc:700:execute$593 ),
    .\$auto$rs_design_edit.cc:700:execute$592 (\$auto$rs_design_edit.cc:700:execute$592 ),
    .\$auto$rs_design_edit.cc:700:execute$591 (\$auto$rs_design_edit.cc:700:execute$591 ),
    .\$auto$rs_design_edit.cc:700:execute$590 (\$auto$rs_design_edit.cc:700:execute$590 ),
    .\$auto$rs_design_edit.cc:700:execute$589 (\$auto$rs_design_edit.cc:700:execute$589 ),
    .\$auto$rs_design_edit.cc:700:execute$588 (\$auto$rs_design_edit.cc:700:execute$588 ),
    .\$auto$rs_design_edit.cc:700:execute$587 (\$auto$rs_design_edit.cc:700:execute$587 ),
    .\$auto$rs_design_edit.cc:700:execute$586 (\$auto$rs_design_edit.cc:700:execute$586 ),
    .\$auto$rs_design_edit.cc:700:execute$585 (\$auto$rs_design_edit.cc:700:execute$585 ),
    .\$auto$rs_design_edit.cc:700:execute$584 (\$auto$rs_design_edit.cc:700:execute$584 ),
    .\$auto$rs_design_edit.cc:700:execute$583 (\$auto$rs_design_edit.cc:700:execute$583 ),
    .\$auto$rs_design_edit.cc:700:execute$582 (\$auto$rs_design_edit.cc:700:execute$582 ),
    .\$auto$rs_design_edit.cc:700:execute$581 (\$auto$rs_design_edit.cc:700:execute$581 ),
    .\$auto$rs_design_edit.cc:700:execute$580 (\$auto$rs_design_edit.cc:700:execute$580 ),
    .\$auto$rs_design_edit.cc:700:execute$579 (\$auto$rs_design_edit.cc:700:execute$579 ),
    .\$auto$rs_design_edit.cc:700:execute$578 (\$auto$rs_design_edit.cc:700:execute$578 ),
    .\$auto$rs_design_edit.cc:700:execute$577 (\$auto$rs_design_edit.cc:700:execute$577 ),
    .\$auto$rs_design_edit.cc:700:execute$576 (\$auto$rs_design_edit.cc:700:execute$576 ),
    .\$auto$rs_design_edit.cc:700:execute$575 (\$auto$rs_design_edit.cc:700:execute$575 ),
    .\$auto$rs_design_edit.cc:700:execute$574 (\$auto$rs_design_edit.cc:700:execute$574 ),
    .\$auto$rs_design_edit.cc:700:execute$573 (\$auto$rs_design_edit.cc:700:execute$573 ),
    .\$auto$rs_design_edit.cc:700:execute$572 (\$auto$rs_design_edit.cc:700:execute$572 ),
    .\$auto$rs_design_edit.cc:700:execute$571 (\$auto$rs_design_edit.cc:700:execute$571 ),
    .\$auto$rs_design_edit.cc:700:execute$570 (\$auto$rs_design_edit.cc:700:execute$570 ),
    .\$auto$rs_design_edit.cc:700:execute$569 (\$auto$rs_design_edit.cc:700:execute$569 ),
    .\$auto$rs_design_edit.cc:700:execute$568 (\$auto$rs_design_edit.cc:700:execute$568 ),
    .\$auto$rs_design_edit.cc:700:execute$567 (\$auto$rs_design_edit.cc:700:execute$567 ),
    .\$auto$rs_design_edit.cc:700:execute$566 (\$auto$rs_design_edit.cc:700:execute$566 ),
    .\$auto$rs_design_edit.cc:700:execute$565 (\$auto$rs_design_edit.cc:700:execute$565 ),
    .\$auto$rs_design_edit.cc:700:execute$564 (\$auto$rs_design_edit.cc:700:execute$564 ),
    .\$auto$rs_design_edit.cc:700:execute$563 (\$auto$rs_design_edit.cc:700:execute$563 ),
    .\$auto$rs_design_edit.cc:700:execute$562 (\$auto$rs_design_edit.cc:700:execute$562 ),
    .\$auto$rs_design_edit.cc:700:execute$561 (\$auto$rs_design_edit.cc:700:execute$561 ),
    .\$auto$rs_design_edit.cc:700:execute$560 (\$auto$rs_design_edit.cc:700:execute$560 ),
    .\$auto$rs_design_edit.cc:700:execute$559 (\$auto$rs_design_edit.cc:700:execute$559 ),
    .\$auto$rs_design_edit.cc:700:execute$558 (\$auto$rs_design_edit.cc:700:execute$558 ),
    .\$auto$rs_design_edit.cc:700:execute$557 (\$auto$rs_design_edit.cc:700:execute$557 ),
    .\$auto$rs_design_edit.cc:700:execute$556 (\$auto$rs_design_edit.cc:700:execute$556 ),
    .\$auto$rs_design_edit.cc:700:execute$555 (\$auto$rs_design_edit.cc:700:execute$555 ),
    .\$auto$rs_design_edit.cc:700:execute$554 (\$auto$rs_design_edit.cc:700:execute$554 ),
    .\$auto$rs_design_edit.cc:700:execute$553 (\$auto$rs_design_edit.cc:700:execute$553 ),
    .\$auto$rs_design_edit.cc:700:execute$552 (\$auto$rs_design_edit.cc:700:execute$552 ),
    .\$auto$rs_design_edit.cc:700:execute$551 (\$auto$rs_design_edit.cc:700:execute$551 ),
    .\$auto$rs_design_edit.cc:700:execute$550 (\$auto$rs_design_edit.cc:700:execute$550 ),
    .\$auto$rs_design_edit.cc:700:execute$549 (\$auto$rs_design_edit.cc:700:execute$549 ),
    .\$auto$rs_design_edit.cc:700:execute$548 (\$auto$rs_design_edit.cc:700:execute$548 ),
    .\$auto$rs_design_edit.cc:700:execute$547 (\$auto$rs_design_edit.cc:700:execute$547 ),
    .\$auto$rs_design_edit.cc:700:execute$546 (\$auto$rs_design_edit.cc:700:execute$546 ),
    .\$auto$rs_design_edit.cc:700:execute$545 (\$auto$rs_design_edit.cc:700:execute$545 ),
    .\$auto$rs_design_edit.cc:700:execute$544 (\$auto$rs_design_edit.cc:700:execute$544 ),
    .\$auto$rs_design_edit.cc:700:execute$543 (\$auto$rs_design_edit.cc:700:execute$543 ),
    .\$auto$rs_design_edit.cc:700:execute$542 (\$auto$rs_design_edit.cc:700:execute$542 ),
    .\$auto$rs_design_edit.cc:700:execute$541 (\$auto$rs_design_edit.cc:700:execute$541 ),
    .\$auto$rs_design_edit.cc:700:execute$540 (\$auto$rs_design_edit.cc:700:execute$540 ),
    .\$auto$rs_design_edit.cc:700:execute$539 (\$auto$rs_design_edit.cc:700:execute$539 ),
    .\$auto$rs_design_edit.cc:700:execute$538 (\$auto$rs_design_edit.cc:700:execute$538 ),
    .\$auto$rs_design_edit.cc:700:execute$537 (\$auto$rs_design_edit.cc:700:execute$537 ),
    .\$auto$rs_design_edit.cc:700:execute$536 (\$auto$rs_design_edit.cc:700:execute$536 ),
    .\$auto$rs_design_edit.cc:700:execute$535 (\$auto$rs_design_edit.cc:700:execute$535 ),
    .\$auto$rs_design_edit.cc:700:execute$534 (\$auto$rs_design_edit.cc:700:execute$534 ),
    .\$auto$rs_design_edit.cc:700:execute$533 (\$auto$rs_design_edit.cc:700:execute$533 ),
    .\$auto$rs_design_edit.cc:700:execute$532 (\$auto$rs_design_edit.cc:700:execute$532 ),
    .\$auto$rs_design_edit.cc:700:execute$531 (\$auto$rs_design_edit.cc:700:execute$531 ),
    .\$auto$rs_design_edit.cc:700:execute$530 (\$auto$rs_design_edit.cc:700:execute$530 ),
    .\$auto$rs_design_edit.cc:700:execute$529 (\$auto$rs_design_edit.cc:700:execute$529 ),
    .\$auto$rs_design_edit.cc:700:execute$528 (\$auto$rs_design_edit.cc:700:execute$528 ),
    .\$auto$rs_design_edit.cc:700:execute$527 (\$auto$rs_design_edit.cc:700:execute$527 ),
    .\$auto$rs_design_edit.cc:700:execute$526 (\$auto$rs_design_edit.cc:700:execute$526 ),
    .\$auto$rs_design_edit.cc:700:execute$525 (\$auto$rs_design_edit.cc:700:execute$525 ),
    .\$auto$rs_design_edit.cc:700:execute$524 (\$auto$rs_design_edit.cc:700:execute$524 ),
    .\$auto$rs_design_edit.cc:700:execute$523 (\$auto$rs_design_edit.cc:700:execute$523 ),
    .\$auto$rs_design_edit.cc:700:execute$522 (\$auto$rs_design_edit.cc:700:execute$522 ),
    .\$auto$rs_design_edit.cc:700:execute$521 (\$auto$rs_design_edit.cc:700:execute$521 ),
    .\$auto$rs_design_edit.cc:700:execute$520 (\$auto$rs_design_edit.cc:700:execute$520 ),
    .\$auto$rs_design_edit.cc:700:execute$519 (\$auto$rs_design_edit.cc:700:execute$519 ),
    .\$auto$rs_design_edit.cc:700:execute$518 (\$auto$rs_design_edit.cc:700:execute$518 ),
    .\$auto$rs_design_edit.cc:700:execute$517 (\$auto$rs_design_edit.cc:700:execute$517 ),
    .\$auto$rs_design_edit.cc:700:execute$516 (\$auto$rs_design_edit.cc:700:execute$516 ),
    .\$auto$rs_design_edit.cc:700:execute$515 (\$auto$rs_design_edit.cc:700:execute$515 ),
    .\$auto$rs_design_edit.cc:700:execute$514 (\$auto$rs_design_edit.cc:700:execute$514 ),
    .\$auto$rs_design_edit.cc:700:execute$513 (\$auto$rs_design_edit.cc:700:execute$513 ),
    .\$auto$rs_design_edit.cc:700:execute$512 (\$auto$rs_design_edit.cc:700:execute$512 ),
    .\$auto$rs_design_edit.cc:700:execute$511 (\$auto$rs_design_edit.cc:700:execute$511 ),
    .\$auto$rs_design_edit.cc:700:execute$510 (\$auto$rs_design_edit.cc:700:execute$510 ),
    .\$auto$rs_design_edit.cc:700:execute$509 (\$auto$rs_design_edit.cc:700:execute$509 ),
    .\$auto$rs_design_edit.cc:700:execute$508 (\$auto$rs_design_edit.cc:700:execute$508 ),
    .\$auto$rs_design_edit.cc:700:execute$507 (\$auto$rs_design_edit.cc:700:execute$507 ),
    .\$auto$rs_design_edit.cc:700:execute$506 (\$auto$rs_design_edit.cc:700:execute$506 ),
    .\$auto$rs_design_edit.cc:700:execute$505 (\$auto$rs_design_edit.cc:700:execute$505 ),
    .\$auto$rs_design_edit.cc:700:execute$504 (\$auto$rs_design_edit.cc:700:execute$504 ),
    .\$auto$rs_design_edit.cc:700:execute$503 (\$auto$rs_design_edit.cc:700:execute$503 ),
    .\$auto$rs_design_edit.cc:700:execute$502 (\$auto$rs_design_edit.cc:700:execute$502 ),
    .\$auto$rs_design_edit.cc:700:execute$501 (\$auto$rs_design_edit.cc:700:execute$501 ),
    .\o_buf_dly_b[8] (\o_buf_dly_b[8] ),
    .\o_buf_dly_b[7] (\o_buf_dly_b[7] ),
    .\o_buf_dly_b[6] (\o_buf_dly_b[6] ),
    .\o_buf_dly_b[5] (\o_buf_dly_b[5] ),
    .\o_buf_dly_b[4] (\o_buf_dly_b[4] ),
    .\o_buf_dly_b[3] (\o_buf_dly_b[3] ),
    .\o_buf_dly_b[2] (\o_buf_dly_b[2] ),
    .\o_buf_dly_b[1] (\o_buf_dly_b[1] ),
    .\o_buf_dly_b[0] (\o_buf_dly_b[0] ),
    .\i_buf_ACC_FIR[5] (\i_buf_ACC_FIR[5] ),
    .\i_buf_ACC_FIR[4] (\i_buf_ACC_FIR[4] ),
    .\i_buf_ACC_FIR[3] (\i_buf_ACC_FIR[3] ),
    .\i_buf_ACC_FIR[2] (\i_buf_ACC_FIR[2] ),
    .\i_buf_ACC_FIR[1] (\i_buf_ACC_FIR[1] ),
    .\i_buf_ACC_FIR[0] (\i_buf_ACC_FIR[0] ),
    .\b_out[17] (\b_out[17] ),
    .\b_out[16] (\b_out[16] ),
    .\b_out[15] (\b_out[15] ),
    .\b_out[14] (\b_out[14] ),
    .\b_out[13] (\b_out[13] ),
    .\b_out[12] (\b_out[12] ),
    .\b_out[11] (\b_out[11] ),
    .\b_out[10] (\b_out[10] ),
    .\b_out[9] (\b_out[9] ),
    .\b_out[8] (\b_out[8] ),
    .\b_out[7] (\b_out[7] ),
    .\b_out[6] (\b_out[6] ),
    .\b_out[5] (\b_out[5] ),
    .\b_out[4] (\b_out[4] ),
    .\b_out[3] (\b_out[3] ),
    .\b_out[2] (\b_out[2] ),
    .\b_out[1] (\b_out[1] ),
    .\b_out[0] (\b_out[0] ),
    .\a_out[19] (\a_out[19] ),
    .\a_out[18] (\a_out[18] ),
    .\a_out[17] (\a_out[17] ),
    .\a_out[16] (\a_out[16] ),
    .\a_out[15] (\a_out[15] ),
    .\a_out[14] (\a_out[14] ),
    .\a_out[13] (\a_out[13] ),
    .\a_out[12] (\a_out[12] ),
    .\a_out[11] (\a_out[11] ),
    .\a_out[10] (\a_out[10] ),
    .\a_out[9] (\a_out[9] ),
    .\a_out[8] (\a_out[8] ),
    .\a_out[7] (\a_out[7] ),
    .\a_out[6] (\a_out[6] ),
    .\a_out[5] (\a_out[5] ),
    .\a_out[4] (\a_out[4] ),
    .\a_out[3] (\a_out[3] ),
    .\a_out[2] (\a_out[2] ),
    .\a_out[1] (\a_out[1] ),
    .\a_out[0] (\a_out[0] ),
    .\z_out[36] (\z_out[36] ),
    .\z_out[35] (\z_out[35] ),
    .\z_out[34] (\z_out[34] ),
    .\z_out[33] (\z_out[33] ),
    .\z_out[32] (\z_out[32] ),
    .\z_out[31] (\z_out[31] ),
    .\z_out[30] (\z_out[30] ),
    .\z_out[29] (\z_out[29] ),
    .\z_out[28] (\z_out[28] ),
    .\z_out[27] (\z_out[27] ),
    .\z_out[26] (\z_out[26] ),
    .\z_out[25] (\z_out[25] ),
    .\z_out[24] (\z_out[24] ),
    .\z_out[23] (\z_out[23] ),
    .\z_out[22] (\z_out[22] ),
    .\z_out[21] (\z_out[21] ),
    .\z_out[20] (\z_out[20] ),
    .\z_out[19] (\z_out[19] ),
    .\z_out[18] (\z_out[18] ),
    .\z_out[17] (\z_out[17] ),
    .\z_out[16] (\z_out[16] ),
    .\z_out[15] (\z_out[15] ),
    .\z_out[14] (\z_out[14] ),
    .\z_out[13] (\z_out[13] ),
    .\z_out[12] (\z_out[12] ),
    .\z_out[11] (\z_out[11] ),
    .\z_out[10] (\z_out[10] ),
    .\z_out[9] (\z_out[9] ),
    .\z_out[8] (\z_out[8] ),
    .\z_out[7] (\z_out[7] ),
    .\z_out[6] (\z_out[6] ),
    .\z_out[5] (\z_out[5] ),
    .\z_out[4] (\z_out[4] ),
    .\z_out[3] (\z_out[3] ),
    .\z_out[2] (\z_out[2] ),
    .\z_out[1] (\z_out[1] ),
    .\z_out[0] (\z_out[0] ),
    .\i_buf_shift_right[5] (\i_buf_shift_right[5] ),
    .\i_buf_shift_right[4] (\i_buf_shift_right[4] ),
    .\i_buf_shift_right[3] (\i_buf_shift_right[3] ),
    .\i_buf_shift_right[2] (\i_buf_shift_right[2] ),
    .\i_buf_shift_right[1] (\i_buf_shift_right[1] ),
    .\i_buf_shift_right[0] (\i_buf_shift_right[0] ),
    .\$iopadmap$i_buft_oe[37] (\$iopadmap$i_buft_oe[37] ),
    .\$iopadmap$i_buft_oe[36] (\$iopadmap$i_buft_oe[36] ),
    .\$iopadmap$i_buft_oe[35] (\$iopadmap$i_buft_oe[35] ),
    .\$iopadmap$i_buft_oe[34] (\$iopadmap$i_buft_oe[34] ),
    .\$iopadmap$i_buft_oe[33] (\$iopadmap$i_buft_oe[33] ),
    .\$iopadmap$i_buft_oe[32] (\$iopadmap$i_buft_oe[32] ),
    .\$iopadmap$i_buft_oe[31] (\$iopadmap$i_buft_oe[31] ),
    .\$iopadmap$i_buft_oe[30] (\$iopadmap$i_buft_oe[30] ),
    .\$iopadmap$i_buft_oe[29] (\$iopadmap$i_buft_oe[29] ),
    .\$iopadmap$i_buft_oe[28] (\$iopadmap$i_buft_oe[28] ),
    .\$iopadmap$i_buft_oe[27] (\$iopadmap$i_buft_oe[27] ),
    .\$iopadmap$i_buft_oe[26] (\$iopadmap$i_buft_oe[26] ),
    .\$iopadmap$i_buft_oe[25] (\$iopadmap$i_buft_oe[25] ),
    .\$iopadmap$i_buft_oe[24] (\$iopadmap$i_buft_oe[24] ),
    .\$iopadmap$i_buft_oe[23] (\$iopadmap$i_buft_oe[23] ),
    .\$iopadmap$i_buft_oe[22] (\$iopadmap$i_buft_oe[22] ),
    .\$iopadmap$i_buft_oe[21] (\$iopadmap$i_buft_oe[21] ),
    .\$iopadmap$i_buft_oe[20] (\$iopadmap$i_buft_oe[20] ),
    .\$iopadmap$i_buft_oe[19] (\$iopadmap$i_buft_oe[19] ),
    .\$iopadmap$i_buft_oe[18] (\$iopadmap$i_buft_oe[18] ),
    .\$iopadmap$i_buft_oe[17] (\$iopadmap$i_buft_oe[17] ),
    .\$iopadmap$i_buft_oe[16] (\$iopadmap$i_buft_oe[16] ),
    .\$iopadmap$i_buft_oe[15] (\$iopadmap$i_buft_oe[15] ),
    .\$iopadmap$i_buft_oe[14] (\$iopadmap$i_buft_oe[14] ),
    .\$iopadmap$i_buft_oe[13] (\$iopadmap$i_buft_oe[13] ),
    .\$iopadmap$i_buft_oe[12] (\$iopadmap$i_buft_oe[12] ),
    .\$iopadmap$i_buft_oe[11] (\$iopadmap$i_buft_oe[11] ),
    .\$iopadmap$i_buft_oe[10] (\$iopadmap$i_buft_oe[10] ),
    .\$iopadmap$i_buft_oe[9] (\$iopadmap$i_buft_oe[9] ),
    .\$iopadmap$i_buft_oe[8] (\$iopadmap$i_buft_oe[8] ),
    .\$iopadmap$i_buft_oe[7] (\$iopadmap$i_buft_oe[7] ),
    .\$iopadmap$i_buft_oe[6] (\$iopadmap$i_buft_oe[6] ),
    .\$iopadmap$i_buft_oe[5] (\$iopadmap$i_buft_oe[5] ),
    .\$iopadmap$i_buft_oe[4] (\$iopadmap$i_buft_oe[4] ),
    .\$iopadmap$i_buft_oe[3] (\$iopadmap$i_buft_oe[3] ),
    .\$iopadmap$i_buft_oe[2] (\$iopadmap$i_buft_oe[2] ),
    .\$iopadmap$i_buft_oe[1] (\$iopadmap$i_buft_oe[1] ),
    .\o_buf_dly_b[11] (\o_buf_dly_b[11] ),
    .\o_buf_dly_b[13] (\o_buf_dly_b[13] ),
    .\o_buf_dly_b[10] (\o_buf_dly_b[10] ),
    .\o_buf_dly_b[12] (\o_buf_dly_b[12] ),
    .\o_buf_dly_b[9] (\o_buf_dly_b[9] ),
    .\o_buf_dly_b[16] (\o_buf_dly_b[16] ),
    .\o_buf_dly_b[17] (\o_buf_dly_b[17] ),
    .\i_buf_feedback[0] (\i_buf_feedback[0] ),
    .i_buf_clk(i_buf_clk),
    .\i_buf_feedback[2] (\i_buf_feedback[2] ),
    .i_buf_load_acc(i_buf_load_acc),
    .i_buf_reset(i_buf_reset),
    .i_buf_round(i_buf_round),
    .i_buf_saturate(i_buf_saturate),
    .\o_buf_dly_b[14] (\o_buf_dly_b[14] ),
    .i_buf_subtract(i_buf_subtract),
    .i_buf_unsigned_a(i_buf_unsigned_a),
    .i_buf_unsigned_b(i_buf_unsigned_b),
    .i_buft_oe(i_buft_oe),
    .\i_buf_feedback[1] (\i_buf_feedback[1] ),
    .\o_buf_dly_b[15] (\o_buf_dly_b[15] )
  );
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$638  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:332:add_wire_btw_prims$638 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:332:add_wire_btw_prims$637  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$637 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$636  = \$auto$rs_design_edit.cc:700:execute$636 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$635  = \$auto$rs_design_edit.cc:700:execute$635 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$634  = \$auto$rs_design_edit.cc:700:execute$634 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$633  = \$auto$rs_design_edit.cc:700:execute$633 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$632  = \$auto$rs_design_edit.cc:700:execute$632 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$631  = \$auto$rs_design_edit.cc:700:execute$631 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$630  = \$auto$rs_design_edit.cc:700:execute$630 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$629  = \$auto$rs_design_edit.cc:700:execute$629 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$628  = \$auto$rs_design_edit.cc:700:execute$628 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$627  = \$auto$rs_design_edit.cc:700:execute$627 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$626  = \$auto$rs_design_edit.cc:700:execute$626 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$625  = \$auto$rs_design_edit.cc:700:execute$625 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$624  = \$auto$rs_design_edit.cc:700:execute$624 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$623  = \$auto$rs_design_edit.cc:700:execute$623 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$622  = \$auto$rs_design_edit.cc:700:execute$622 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$621  = \$auto$rs_design_edit.cc:700:execute$621 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$620  = \$auto$rs_design_edit.cc:700:execute$620 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$619  = \$auto$rs_design_edit.cc:700:execute$619 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$618  = \$auto$rs_design_edit.cc:700:execute$618 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$617  = \$auto$rs_design_edit.cc:700:execute$617 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$616  = \$auto$rs_design_edit.cc:700:execute$616 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$615  = \$auto$rs_design_edit.cc:700:execute$615 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$614  = \$auto$rs_design_edit.cc:700:execute$614 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$613  = \$auto$rs_design_edit.cc:700:execute$613 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$612  = \$auto$rs_design_edit.cc:700:execute$612 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$611  = \$auto$rs_design_edit.cc:700:execute$611 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$610  = \$auto$rs_design_edit.cc:700:execute$610 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$609  = \$auto$rs_design_edit.cc:700:execute$609 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$608  = \$auto$rs_design_edit.cc:700:execute$608 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$607  = \$auto$rs_design_edit.cc:700:execute$607 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$606  = \$auto$rs_design_edit.cc:700:execute$606 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$605  = \$auto$rs_design_edit.cc:700:execute$605 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$604  = \$auto$rs_design_edit.cc:700:execute$604 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$603  = \$auto$rs_design_edit.cc:700:execute$603 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$602  = \$auto$rs_design_edit.cc:700:execute$602 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$601  = \$auto$rs_design_edit.cc:700:execute$601 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$600  = \$auto$rs_design_edit.cc:700:execute$600 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$599  = \$auto$rs_design_edit.cc:700:execute$599 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$598  = \$auto$rs_design_edit.cc:700:execute$598 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$597  = \$auto$rs_design_edit.cc:700:execute$597 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$596  = \$auto$rs_design_edit.cc:700:execute$596 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$595  = \$auto$rs_design_edit.cc:700:execute$595 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$594  = \$auto$rs_design_edit.cc:700:execute$594 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$593  = \$auto$rs_design_edit.cc:700:execute$593 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$592  = \$auto$rs_design_edit.cc:700:execute$592 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$591  = \$auto$rs_design_edit.cc:700:execute$591 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$590  = \$auto$rs_design_edit.cc:700:execute$590 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$589  = \$auto$rs_design_edit.cc:700:execute$589 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$588  = \$auto$rs_design_edit.cc:700:execute$588 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$587  = \$auto$rs_design_edit.cc:700:execute$587 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$586  = \$auto$rs_design_edit.cc:700:execute$586 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$585  = \$auto$rs_design_edit.cc:700:execute$585 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$584  = \$auto$rs_design_edit.cc:700:execute$584 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$583  = \$auto$rs_design_edit.cc:700:execute$583 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$582  = \$auto$rs_design_edit.cc:700:execute$582 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$581  = \$auto$rs_design_edit.cc:700:execute$581 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$580  = \$auto$rs_design_edit.cc:700:execute$580 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$579  = \$auto$rs_design_edit.cc:700:execute$579 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$578  = \$auto$rs_design_edit.cc:700:execute$578 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$577  = \$auto$rs_design_edit.cc:700:execute$577 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$576  = \$auto$rs_design_edit.cc:700:execute$576 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$575  = \$auto$rs_design_edit.cc:700:execute$575 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$574  = \$auto$rs_design_edit.cc:700:execute$574 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$573  = \$auto$rs_design_edit.cc:700:execute$573 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$572  = \$auto$rs_design_edit.cc:700:execute$572 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$571  = \$auto$rs_design_edit.cc:700:execute$571 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$570  = \$auto$rs_design_edit.cc:700:execute$570 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$569  = \$auto$rs_design_edit.cc:700:execute$569 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$568  = \$auto$rs_design_edit.cc:700:execute$568 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$567  = \$auto$rs_design_edit.cc:700:execute$567 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$566  = \$auto$rs_design_edit.cc:700:execute$566 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$565  = \$auto$rs_design_edit.cc:700:execute$565 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$564  = \$auto$rs_design_edit.cc:700:execute$564 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$563  = \$auto$rs_design_edit.cc:700:execute$563 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$562  = \$auto$rs_design_edit.cc:700:execute$562 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$561  = \$auto$rs_design_edit.cc:700:execute$561 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$560  = \$auto$rs_design_edit.cc:700:execute$560 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$559  = \$auto$rs_design_edit.cc:700:execute$559 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$558  = \$auto$rs_design_edit.cc:700:execute$558 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$557  = \$auto$rs_design_edit.cc:700:execute$557 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$556  = \$auto$rs_design_edit.cc:700:execute$556 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$555  = \$auto$rs_design_edit.cc:700:execute$555 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$554  = \$auto$rs_design_edit.cc:700:execute$554 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$553  = \$auto$rs_design_edit.cc:700:execute$553 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$552  = \$auto$rs_design_edit.cc:700:execute$552 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$551  = \$auto$rs_design_edit.cc:700:execute$551 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$550  = \$auto$rs_design_edit.cc:700:execute$550 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$549  = \$auto$rs_design_edit.cc:700:execute$549 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$548  = \$auto$rs_design_edit.cc:700:execute$548 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$547  = \$auto$rs_design_edit.cc:700:execute$547 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$546  = \$auto$rs_design_edit.cc:700:execute$546 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$545  = \$auto$rs_design_edit.cc:700:execute$545 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$544  = \$auto$rs_design_edit.cc:700:execute$544 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$543  = \$auto$rs_design_edit.cc:700:execute$543 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$542  = \$auto$rs_design_edit.cc:700:execute$542 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$541  = \$auto$rs_design_edit.cc:700:execute$541 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$540  = \$auto$rs_design_edit.cc:700:execute$540 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$539  = \$auto$rs_design_edit.cc:700:execute$539 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$538  = \$auto$rs_design_edit.cc:700:execute$538 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$537  = \$auto$rs_design_edit.cc:700:execute$537 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$536  = \$auto$rs_design_edit.cc:700:execute$536 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$535  = \$auto$rs_design_edit.cc:700:execute$535 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$534  = \$auto$rs_design_edit.cc:700:execute$534 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$533  = \$auto$rs_design_edit.cc:700:execute$533 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$532  = \$auto$rs_design_edit.cc:700:execute$532 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$531  = \$auto$rs_design_edit.cc:700:execute$531 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$530  = \$auto$rs_design_edit.cc:700:execute$530 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$529  = \$auto$rs_design_edit.cc:700:execute$529 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$528  = \$auto$rs_design_edit.cc:700:execute$528 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$527  = \$auto$rs_design_edit.cc:700:execute$527 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$526  = \$auto$rs_design_edit.cc:700:execute$526 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$525  = \$auto$rs_design_edit.cc:700:execute$525 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$524  = \$auto$rs_design_edit.cc:700:execute$524 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$523  = \$auto$rs_design_edit.cc:700:execute$523 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$522  = \$auto$rs_design_edit.cc:700:execute$522 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$521  = \$auto$rs_design_edit.cc:700:execute$521 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$520  = \$auto$rs_design_edit.cc:700:execute$520 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$519  = \$auto$rs_design_edit.cc:700:execute$519 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$518  = \$auto$rs_design_edit.cc:700:execute$518 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$517  = \$auto$rs_design_edit.cc:700:execute$517 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$516  = \$auto$rs_design_edit.cc:700:execute$516 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$515  = \$auto$rs_design_edit.cc:700:execute$515 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$514  = \$auto$rs_design_edit.cc:700:execute$514 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$513  = \$auto$rs_design_edit.cc:700:execute$513 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$512  = \$auto$rs_design_edit.cc:700:execute$512 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$511  = \$auto$rs_design_edit.cc:700:execute$511 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$510  = \$auto$rs_design_edit.cc:700:execute$510 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$509  = \$auto$rs_design_edit.cc:700:execute$509 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$508  = \$auto$rs_design_edit.cc:700:execute$508 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$507  = \$auto$rs_design_edit.cc:700:execute$507 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$506  = \$auto$rs_design_edit.cc:700:execute$506 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$505  = \$auto$rs_design_edit.cc:700:execute$505 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$504  = \$auto$rs_design_edit.cc:700:execute$504 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$503  = \$auto$rs_design_edit.cc:700:execute$503 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$502  = \$auto$rs_design_edit.cc:700:execute$502 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$677.$auto$rs_design_edit.cc:700:execute$501  = \$auto$rs_design_edit.cc:700:execute$501 ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[8]  = \o_buf_dly_b[8] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[7]  = \o_buf_dly_b[7] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[6]  = \o_buf_dly_b[6] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[5]  = \o_buf_dly_b[5] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[4]  = \o_buf_dly_b[4] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[3]  = \o_buf_dly_b[3] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[2]  = \o_buf_dly_b[2] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[1]  = \o_buf_dly_b[1] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[0]  = \o_buf_dly_b[0] ;
  assign \i_buf_ACC_FIR[5]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[5] ;
  assign \i_buf_ACC_FIR[4]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[4] ;
  assign \i_buf_ACC_FIR[3]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[3] ;
  assign \i_buf_ACC_FIR[2]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[2] ;
  assign \i_buf_ACC_FIR[1]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[1] ;
  assign \i_buf_ACC_FIR[0]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_ACC_FIR[0] ;
  assign \b_out[17]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[17] ;
  assign \b_out[16]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[16] ;
  assign \b_out[15]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[15] ;
  assign \b_out[14]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[14] ;
  assign \b_out[13]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[13] ;
  assign \b_out[12]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[12] ;
  assign \b_out[11]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[11] ;
  assign \b_out[10]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[10] ;
  assign \b_out[9]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[9] ;
  assign \b_out[8]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[8] ;
  assign \b_out[7]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[7] ;
  assign \b_out[6]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[6] ;
  assign \b_out[5]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[5] ;
  assign \b_out[4]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[4] ;
  assign \b_out[3]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[3] ;
  assign \b_out[2]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[2] ;
  assign \b_out[1]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[1] ;
  assign \b_out[0]  = \$auto$rs_design_edit.cc:986:execute$677.b_out[0] ;
  assign \a_out[19]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[19] ;
  assign \a_out[18]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[18] ;
  assign \a_out[17]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[17] ;
  assign \a_out[16]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[16] ;
  assign \a_out[15]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[15] ;
  assign \a_out[14]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[14] ;
  assign \a_out[13]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[13] ;
  assign \a_out[12]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[12] ;
  assign \a_out[11]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[11] ;
  assign \a_out[10]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[10] ;
  assign \a_out[9]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[9] ;
  assign \a_out[8]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[8] ;
  assign \a_out[7]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[7] ;
  assign \a_out[6]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[6] ;
  assign \a_out[5]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[5] ;
  assign \a_out[4]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[4] ;
  assign \a_out[3]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[3] ;
  assign \a_out[2]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[2] ;
  assign \a_out[1]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[1] ;
  assign \a_out[0]  = \$auto$rs_design_edit.cc:986:execute$677.a_out[0] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[36]  = \z_out[36] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[35]  = \z_out[35] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[34]  = \z_out[34] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[33]  = \z_out[33] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[32]  = \z_out[32] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[31]  = \z_out[31] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[30]  = \z_out[30] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[29]  = \z_out[29] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[28]  = \z_out[28] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[27]  = \z_out[27] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[26]  = \z_out[26] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[25]  = \z_out[25] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[24]  = \z_out[24] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[23]  = \z_out[23] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[22]  = \z_out[22] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[21]  = \z_out[21] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[20]  = \z_out[20] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[19]  = \z_out[19] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[18]  = \z_out[18] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[17]  = \z_out[17] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[16]  = \z_out[16] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[15]  = \z_out[15] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[14]  = \z_out[14] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[13]  = \z_out[13] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[12]  = \z_out[12] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[11]  = \z_out[11] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[10]  = \z_out[10] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[9]  = \z_out[9] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[8]  = \z_out[8] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[7]  = \z_out[7] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[6]  = \z_out[6] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[5]  = \z_out[5] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[4]  = \z_out[4] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[3]  = \z_out[3] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[2]  = \z_out[2] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[1]  = \z_out[1] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.z_out[0]  = \z_out[0] ;
  assign \i_buf_shift_right[5]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[5] ;
  assign \i_buf_shift_right[4]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[4] ;
  assign \i_buf_shift_right[3]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[3] ;
  assign \i_buf_shift_right[2]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[2] ;
  assign \i_buf_shift_right[1]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[1] ;
  assign \i_buf_shift_right[0]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_shift_right[0] ;
  assign \$iopadmap$i_buft_oe[37]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[37] ;
  assign \$iopadmap$i_buft_oe[36]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[36] ;
  assign \$iopadmap$i_buft_oe[35]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[35] ;
  assign \$iopadmap$i_buft_oe[34]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[34] ;
  assign \$iopadmap$i_buft_oe[33]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[33] ;
  assign \$iopadmap$i_buft_oe[32]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[32] ;
  assign \$iopadmap$i_buft_oe[31]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[31] ;
  assign \$iopadmap$i_buft_oe[30]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[30] ;
  assign \$iopadmap$i_buft_oe[29]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[29] ;
  assign \$iopadmap$i_buft_oe[28]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[28] ;
  assign \$iopadmap$i_buft_oe[27]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[27] ;
  assign \$iopadmap$i_buft_oe[26]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[26] ;
  assign \$iopadmap$i_buft_oe[25]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[25] ;
  assign \$iopadmap$i_buft_oe[24]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[24] ;
  assign \$iopadmap$i_buft_oe[23]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[23] ;
  assign \$iopadmap$i_buft_oe[22]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[22] ;
  assign \$iopadmap$i_buft_oe[21]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[21] ;
  assign \$iopadmap$i_buft_oe[20]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[20] ;
  assign \$iopadmap$i_buft_oe[19]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[19] ;
  assign \$iopadmap$i_buft_oe[18]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[18] ;
  assign \$iopadmap$i_buft_oe[17]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[17] ;
  assign \$iopadmap$i_buft_oe[16]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[16] ;
  assign \$iopadmap$i_buft_oe[15]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[15] ;
  assign \$iopadmap$i_buft_oe[14]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[14] ;
  assign \$iopadmap$i_buft_oe[13]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[13] ;
  assign \$iopadmap$i_buft_oe[12]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[12] ;
  assign \$iopadmap$i_buft_oe[11]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[11] ;
  assign \$iopadmap$i_buft_oe[10]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[10] ;
  assign \$iopadmap$i_buft_oe[9]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[9] ;
  assign \$iopadmap$i_buft_oe[8]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[8] ;
  assign \$iopadmap$i_buft_oe[7]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[7] ;
  assign \$iopadmap$i_buft_oe[6]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[6] ;
  assign \$iopadmap$i_buft_oe[5]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[5] ;
  assign \$iopadmap$i_buft_oe[4]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[4] ;
  assign \$iopadmap$i_buft_oe[3]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[3] ;
  assign \$iopadmap$i_buft_oe[2]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[2] ;
  assign \$iopadmap$i_buft_oe[1]  = \$flatten$auto$rs_design_edit.cc:986:execute$677.$iopadmap$i_buft_oe[1] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[11]  = \o_buf_dly_b[11] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[13]  = \o_buf_dly_b[13] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[10]  = \o_buf_dly_b[10] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[12]  = \o_buf_dly_b[12] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[9]  = \o_buf_dly_b[9] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.A  = A;
  assign \$auto$rs_design_edit.cc:986:execute$677.ACC_FIR  = ACC_FIR;
  assign \$auto$rs_design_edit.cc:986:execute$677.B  = B;
  assign \$auto$rs_design_edit.cc:986:execute$677.CLK  = CLK;
  assign DLY_B = \$auto$rs_design_edit.cc:986:execute$677.DLY_B ;
  assign \$auto$rs_design_edit.cc:986:execute$677.FEEDBACK  = FEEDBACK;
  assign \$auto$rs_design_edit.cc:986:execute$677.LOAD_ACC  = LOAD_ACC;
  assign \$auto$rs_design_edit.cc:986:execute$677.RESET  = RESET;
  assign \$auto$rs_design_edit.cc:986:execute$677.ROUND  = ROUND;
  assign \$auto$rs_design_edit.cc:986:execute$677.SATURATE  = SATURATE;
  assign \$auto$rs_design_edit.cc:986:execute$677.SHIFT_RIGHT  = SHIFT_RIGHT;
  assign \$auto$rs_design_edit.cc:986:execute$677.SUBTRACT  = SUBTRACT;
  assign \$auto$rs_design_edit.cc:986:execute$677.UNSIGNED_A  = UNSIGNED_A;
  assign \$auto$rs_design_edit.cc:986:execute$677.UNSIGNED_B  = UNSIGNED_B;
  assign Z = \$auto$rs_design_edit.cc:986:execute$677.Z ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[16]  = \o_buf_dly_b[16] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[17]  = \o_buf_dly_b[17] ;
  assign \i_buf_feedback[0]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[0] ;
  assign i_buf_clk = \$auto$rs_design_edit.cc:986:execute$677.i_buf_clk ;
  assign \i_buf_feedback[2]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[2] ;
  assign i_buf_load_acc = \$auto$rs_design_edit.cc:986:execute$677.i_buf_load_acc ;
  assign i_buf_reset = \$auto$rs_design_edit.cc:986:execute$677.i_buf_reset ;
  assign i_buf_round = \$auto$rs_design_edit.cc:986:execute$677.i_buf_round ;
  assign i_buf_saturate = \$auto$rs_design_edit.cc:986:execute$677.i_buf_saturate ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[14]  = \o_buf_dly_b[14] ;
  assign i_buf_subtract = \$auto$rs_design_edit.cc:986:execute$677.i_buf_subtract ;
  assign i_buf_unsigned_a = \$auto$rs_design_edit.cc:986:execute$677.i_buf_unsigned_a ;
  assign i_buf_unsigned_b = \$auto$rs_design_edit.cc:986:execute$677.i_buf_unsigned_b ;
  assign \$auto$rs_design_edit.cc:986:execute$677.i_buft_oe  = i_buft_oe;
  assign \$auto$rs_design_edit.cc:986:execute$677.ibuf1_en  = ibuf1_en;
  assign \$auto$rs_design_edit.cc:986:execute$677.ibuf2_en  = ibuf2_en;
  assign \$auto$rs_design_edit.cc:986:execute$677.ibuf3_en  = ibuf3_en;
  assign \$auto$rs_design_edit.cc:986:execute$677.ibuf4_en  = ibuf4_en;
  assign \i_buf_feedback[1]  = \$auto$rs_design_edit.cc:986:execute$677.i_buf_feedback[1] ;
  assign \$auto$rs_design_edit.cc:986:execute$677.o_buf_dly_b[15]  = \o_buf_dly_b[15] ;
endmodule
