/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [11:0] _05_;
  wire [19:0] _06_;
  wire [16:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [26:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire [5:0] celloutsig_0_56z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [38:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_55z = ~celloutsig_0_9z;
  assign celloutsig_0_14z = ~_01_;
  assign celloutsig_0_15z = ~in_data[44];
  assign celloutsig_0_17z = ~celloutsig_0_8z;
  assign celloutsig_0_22z = ~celloutsig_0_21z;
  assign celloutsig_0_36z = _02_ | _03_;
  assign celloutsig_0_38z = celloutsig_0_8z | celloutsig_0_23z;
  assign celloutsig_0_51z = celloutsig_0_9z | celloutsig_0_36z;
  assign celloutsig_1_7z = _04_ | celloutsig_1_4z;
  assign celloutsig_1_9z = celloutsig_1_4z | celloutsig_1_7z;
  assign celloutsig_0_28z = celloutsig_0_18z[1] | celloutsig_0_25z;
  reg [16:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _20_ <= 17'h00000;
    else _20_ <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, _05_[11], _00_, _05_[9:0] };
  assign { _07_[16:11], _01_, _07_[9:0] } = _20_;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= in_data[103:100];
  assign { _04_, _08_[2:0] } = _21_;
  reg [5:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z };
  assign { _06_[8], _03_, _06_[6:4], _02_ } = _22_;
  reg [11:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _23_ <= 12'h000;
    else _23_ <= { in_data[79:72], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _05_[11], _00_, _05_[9:0] } = _23_;
  assign celloutsig_1_5z = { in_data[105:103], celloutsig_1_4z } == in_data[152:149];
  assign celloutsig_0_10z = { _05_[11], _00_, _05_[9:2] } == { _00_, _05_[9:3], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_16z = { _07_[12:11], celloutsig_0_6z } == { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_47z = in_data[67:45] < { _05_[7:1], celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_1z, 1'h1, celloutsig_0_18z, celloutsig_0_29z };
  assign celloutsig_1_12z = { celloutsig_1_1z[11:2], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z } < { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z } < { celloutsig_1_6z[2:1], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_10z[8:4], celloutsig_1_15z } < { _04_, _08_[2:0], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_9z = { in_data[15:11], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z } < { in_data[9:6], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_6z = in_data[158:151] % { 1'h1, celloutsig_1_1z[12:10], _04_, _08_[2:0] };
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_10z, _04_, _08_[2:0] } % { 1'h1, celloutsig_1_1z[36:31], celloutsig_1_0z, _04_, _08_[2:0], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_18z = _07_[6:2] % { 1'h1, in_data[46:43] };
  assign celloutsig_0_24z = { celloutsig_0_6z, celloutsig_0_6z, _06_[8], _03_, _06_[6:4], _02_ } % { 1'h1, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_20z };
  assign { celloutsig_0_37z[26:24], celloutsig_0_37z[22:0] } = _02_ ? { celloutsig_0_26z[1:0], 1'h1, celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_36z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_35z, 1'h1, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_25z } : { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_16z, 2'h3, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_26z = celloutsig_0_23z ? { _03_, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_20z } : { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z[27:26], _04_, _08_[2:0], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_0z } !== { celloutsig_1_10z[9:1], celloutsig_1_13z };
  assign celloutsig_0_7z = | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_12z = | { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_25z = | { in_data[49:12], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_29z = | { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_26z };
  assign celloutsig_0_35z = celloutsig_0_1z & celloutsig_0_22z;
  assign celloutsig_1_2z = celloutsig_1_1z[36] & celloutsig_1_1z[28];
  assign celloutsig_1_4z = _08_[2] & in_data[104];
  assign celloutsig_1_15z = celloutsig_1_14z & celloutsig_1_8z;
  assign celloutsig_0_11z = celloutsig_0_10z & celloutsig_0_9z;
  assign celloutsig_0_21z = celloutsig_0_10z & celloutsig_0_3z;
  assign celloutsig_0_0z = | in_data[53:49];
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_1z[10:9], celloutsig_1_0z };
  assign celloutsig_0_1z = | in_data[70:63];
  assign celloutsig_0_33z = ~^ { celloutsig_0_31z[4:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_0z = ~^ in_data[155:138];
  assign celloutsig_0_6z = ~^ { _07_[5:2], celloutsig_0_1z, _05_[11], _00_, _05_[9:0] };
  assign celloutsig_1_11z = ~^ { in_data[106:105], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_14z = ~^ in_data[126:106];
  assign celloutsig_0_8z = ~^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_2z = ~^ in_data[56:49];
  assign celloutsig_0_3z = ~^ in_data[69:54];
  assign celloutsig_0_56z = celloutsig_0_37z[6:1] >> { celloutsig_0_37z[10:8], celloutsig_0_47z, celloutsig_0_51z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[167:129] >> in_data[181:143];
  assign celloutsig_1_10z = { celloutsig_1_1z[36:35], celloutsig_1_6z } >> { celloutsig_1_6z[3:1], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_31z = { celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_21z } >> { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_13z = ~((celloutsig_0_7z & celloutsig_0_2z) | (celloutsig_0_12z & _07_[7]));
  assign celloutsig_0_20z = ~((celloutsig_0_12z & celloutsig_0_0z) | (celloutsig_0_11z & celloutsig_0_1z));
  assign celloutsig_0_23z = ~((celloutsig_0_21z & celloutsig_0_6z) | (celloutsig_0_18z[3] & celloutsig_0_0z));
  assign _05_[10] = _00_;
  assign { _06_[19:9], _06_[7], _06_[3] } = { _00_, _05_[9:2], celloutsig_0_9z, celloutsig_0_28z, _03_, _02_ };
  assign _07_[10] = _01_;
  assign _08_[3] = _04_;
  assign celloutsig_0_37z[23] = celloutsig_0_2z;
  assign { out_data[128], out_data[114:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
