<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/otbn/rtl/otbn.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="cm">/**</span>
<a name="l-8"></a><span class="cm"> * OpenTitan Big Number Accelerator (OTBN)</span>
<a name="l-9"></a><span class="cm"> */</span>
<a name="l-10"></a><span class="k">module</span> <span class="n">otbn</span>
<a name="l-11"></a>  <span class="kn">import</span> <span class="nn">prim_alert_pkg::*</span><span class="p">;</span>
<a name="l-12"></a>  <span class="kn">import</span> <span class="nn">otbn_pkg::*</span><span class="p">;</span>
<a name="l-13"></a>  <span class="kn">import</span> <span class="nn">otbn_reg_pkg::*</span><span class="p">;</span>
<a name="l-14"></a><span class="p">#(</span>
<a name="l-15"></a>  <span class="k">parameter</span> <span class="n">regfile_e</span>             <span class="n">RegFile</span>      <span class="o">=</span> <span class="n">RegFileFF</span><span class="p">,</span>
<a name="l-16"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">NumAlerts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">AlertAsyncOn</span> <span class="o">=</span> <span class="p">{</span><span class="n">NumAlerts</span><span class="p">{</span><span class="mb">1&#39;b1</span><span class="p">}}</span>
<a name="l-17"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-18"></a>  <span class="k">input</span> <span class="n">clk_i</span><span class="p">,</span>
<a name="l-19"></a>  <span class="k">input</span> <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-20"></a>
<a name="l-21"></a>  <span class="k">input</span>  <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">tl_h2d_t</span> <span class="n">tl_i</span><span class="p">,</span>
<a name="l-22"></a>  <span class="k">output</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">tl_d2h_t</span> <span class="n">tl_o</span><span class="p">,</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="c1">// Inter-module signals</span>
<a name="l-25"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">idle_o</span><span class="p">,</span>
<a name="l-26"></a>
<a name="l-27"></a>  <span class="c1">// Interrupts</span>
<a name="l-28"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">intr_done_o</span><span class="p">,</span>
<a name="l-29"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">intr_err_o</span><span class="p">,</span>
<a name="l-30"></a>
<a name="l-31"></a>  <span class="c1">// Alerts</span>
<a name="l-32"></a>  <span class="k">input</span>  <span class="n">prim_alert_pkg</span><span class="o">::</span><span class="n">alert_rx_t</span> <span class="p">[</span><span class="n">NumAlerts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">alert_rx_i</span><span class="p">,</span>
<a name="l-33"></a>  <span class="k">output</span> <span class="n">prim_alert_pkg</span><span class="o">::</span><span class="n">alert_tx_t</span> <span class="p">[</span><span class="n">NumAlerts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">alert_tx_o</span>
<a name="l-34"></a>
<a name="l-35"></a>  <span class="c1">// CSRNG interface</span>
<a name="l-36"></a>  <span class="c1">// TODO: Needs to be connected to RNG distribution network (#2638)</span>
<a name="l-37"></a><span class="p">);</span>
<a name="l-38"></a>
<a name="l-39"></a>  <span class="kn">import</span> <span class="nn">prim_util_pkg::vbits</span><span class="p">;</span>
<a name="l-40"></a>
<a name="l-41"></a>  <span class="c1">// The OTBN_*_SIZE parameters are auto-generated by regtool and come from the</span>
<a name="l-42"></a>  <span class="c1">// bus window sizes; they are given in bytes.</span>
<a name="l-43"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">ImemSizeByte</span> <span class="o">=</span> <span class="n">otbn_reg_pkg</span><span class="o">::</span><span class="n">OTBN_IMEM_SIZE</span><span class="p">;</span>
<a name="l-44"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">DmemSizeByte</span> <span class="o">=</span> <span class="n">otbn_reg_pkg</span><span class="o">::</span><span class="n">OTBN_DMEM_SIZE</span><span class="p">;</span>
<a name="l-45"></a>
<a name="l-46"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">ImemAddrWidth</span> <span class="o">=</span> <span class="n">vbits</span><span class="p">(</span><span class="n">ImemSizeByte</span><span class="p">);</span>
<a name="l-47"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">DmemAddrWidth</span> <span class="o">=</span> <span class="n">vbits</span><span class="p">(</span><span class="n">DmemSizeByte</span><span class="p">);</span>
<a name="l-48"></a>
<a name="l-49"></a><span class="no">`ifdef</span> <span class="n">OTBN_MODEL</span>
<a name="l-50"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">OTBNModel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<a name="l-51"></a><span class="no">`else</span>
<a name="l-52"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">OTBNModel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-53"></a><span class="no">`endif</span>
<a name="l-54"></a>
<a name="l-55"></a>  <span class="kt">logic</span> <span class="n">start</span><span class="p">;</span>
<a name="l-56"></a>  <span class="kt">logic</span> <span class="n">busy_d</span><span class="p">,</span> <span class="n">busy_q</span><span class="p">;</span>
<a name="l-57"></a>  <span class="kt">logic</span> <span class="n">done</span><span class="p">;</span>
<a name="l-58"></a>
<a name="l-59"></a>  <span class="kt">logic</span>        <span class="n">err_valid</span><span class="p">;</span>
<a name="l-60"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">err_code</span><span class="p">;</span>
<a name="l-61"></a>
<a name="l-62"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ImemAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">start_addr</span><span class="p">;</span>
<a name="l-63"></a>
<a name="l-64"></a>  <span class="n">otbn_reg2hw_t</span> <span class="n">reg2hw</span><span class="p">;</span>
<a name="l-65"></a>  <span class="n">otbn_hw2reg_t</span> <span class="n">hw2reg</span><span class="p">;</span>
<a name="l-66"></a>
<a name="l-67"></a>  <span class="c1">// Bus device windows, as specified in otbn.hjson</span>
<a name="l-68"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">int</span> <span class="p">{</span>
<a name="l-69"></a>    <span class="n">TlWinImem</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<a name="l-70"></a>    <span class="n">TlWinDmem</span> <span class="o">=</span> <span class="mi">1</span>
<a name="l-71"></a>  <span class="p">}</span> <span class="n">tl_win_e</span><span class="p">;</span>
<a name="l-72"></a>
<a name="l-73"></a>  <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">tl_h2d_t</span> <span class="n">tl_win_h2d</span> <span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<a name="l-74"></a>  <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">tl_d2h_t</span> <span class="n">tl_win_d2h</span> <span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<a name="l-75"></a>
<a name="l-76"></a>
<a name="l-77"></a>  <span class="c1">// Inter-module signals ======================================================</span>
<a name="l-78"></a>
<a name="l-79"></a>  <span class="c1">// TODO: Better define what &quot;idle&quot; means -- only the core, or also the</span>
<a name="l-80"></a>  <span class="c1">// register interface?</span>
<a name="l-81"></a>  <span class="k">assign</span> <span class="n">idle_o</span> <span class="o">=</span> <span class="o">~</span><span class="n">busy_q</span> <span class="o">|</span> <span class="o">~</span><span class="n">start</span><span class="p">;</span>
<a name="l-82"></a>
<a name="l-83"></a>
<a name="l-84"></a>  <span class="c1">// Interrupts ================================================================</span>
<a name="l-85"></a>
<a name="l-86"></a>  <span class="n">prim_intr_hw</span> <span class="p">#(</span>
<a name="l-87"></a>    <span class="p">.</span><span class="n">Width</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
<a name="l-88"></a>  <span class="p">)</span> <span class="n">u_intr_hw_done</span> <span class="p">(</span>
<a name="l-89"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-90"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-91"></a>    <span class="p">.</span><span class="n">event_intr_i</span>           <span class="p">(</span><span class="n">done</span><span class="p">),</span>
<a name="l-92"></a>    <span class="p">.</span><span class="n">reg2hw_intr_enable_q_i</span> <span class="p">(</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_enable</span><span class="p">.</span><span class="n">done</span><span class="p">.</span><span class="n">q</span><span class="p">),</span>
<a name="l-93"></a>    <span class="p">.</span><span class="n">reg2hw_intr_test_q_i</span>   <span class="p">(</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_test</span><span class="p">.</span><span class="n">done</span><span class="p">.</span><span class="n">q</span><span class="p">),</span>
<a name="l-94"></a>    <span class="p">.</span><span class="n">reg2hw_intr_test_qe_i</span>  <span class="p">(</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_test</span><span class="p">.</span><span class="n">done</span><span class="p">.</span><span class="n">qe</span><span class="p">),</span>
<a name="l-95"></a>    <span class="p">.</span><span class="n">reg2hw_intr_state_q_i</span>  <span class="p">(</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_state</span><span class="p">.</span><span class="n">done</span><span class="p">.</span><span class="n">q</span><span class="p">),</span>
<a name="l-96"></a>    <span class="p">.</span><span class="n">hw2reg_intr_state_de_o</span> <span class="p">(</span><span class="n">hw2reg</span><span class="p">.</span><span class="n">intr_state</span><span class="p">.</span><span class="n">done</span><span class="p">.</span><span class="n">de</span><span class="p">),</span>
<a name="l-97"></a>    <span class="p">.</span><span class="n">hw2reg_intr_state_d_o</span>  <span class="p">(</span><span class="n">hw2reg</span><span class="p">.</span><span class="n">intr_state</span><span class="p">.</span><span class="n">done</span><span class="p">.</span><span class="n">d</span><span class="p">),</span>
<a name="l-98"></a>    <span class="p">.</span><span class="n">intr_o</span>                 <span class="p">(</span><span class="n">intr_done_o</span><span class="p">)</span>
<a name="l-99"></a>  <span class="p">);</span>
<a name="l-100"></a>  <span class="n">prim_intr_hw</span> <span class="p">#(</span>
<a name="l-101"></a>    <span class="p">.</span><span class="n">Width</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
<a name="l-102"></a>  <span class="p">)</span> <span class="n">u_intr_hw_err</span> <span class="p">(</span>
<a name="l-103"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-104"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-105"></a>    <span class="p">.</span><span class="n">event_intr_i</span>           <span class="p">(</span><span class="n">err_valid</span><span class="p">),</span>
<a name="l-106"></a>    <span class="p">.</span><span class="n">reg2hw_intr_enable_q_i</span> <span class="p">(</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_enable</span><span class="p">.</span><span class="n">err</span><span class="p">.</span><span class="n">q</span><span class="p">),</span>
<a name="l-107"></a>    <span class="p">.</span><span class="n">reg2hw_intr_test_q_i</span>   <span class="p">(</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_test</span><span class="p">.</span><span class="n">err</span><span class="p">.</span><span class="n">q</span><span class="p">),</span>
<a name="l-108"></a>    <span class="p">.</span><span class="n">reg2hw_intr_test_qe_i</span>  <span class="p">(</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_test</span><span class="p">.</span><span class="n">err</span><span class="p">.</span><span class="n">qe</span><span class="p">),</span>
<a name="l-109"></a>    <span class="p">.</span><span class="n">reg2hw_intr_state_q_i</span>  <span class="p">(</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_state</span><span class="p">.</span><span class="n">err</span><span class="p">.</span><span class="n">q</span><span class="p">),</span>
<a name="l-110"></a>    <span class="p">.</span><span class="n">hw2reg_intr_state_de_o</span> <span class="p">(</span><span class="n">hw2reg</span><span class="p">.</span><span class="n">intr_state</span><span class="p">.</span><span class="n">err</span><span class="p">.</span><span class="n">de</span><span class="p">),</span>
<a name="l-111"></a>    <span class="p">.</span><span class="n">hw2reg_intr_state_d_o</span>  <span class="p">(</span><span class="n">hw2reg</span><span class="p">.</span><span class="n">intr_state</span><span class="p">.</span><span class="n">err</span><span class="p">.</span><span class="n">d</span><span class="p">),</span>
<a name="l-112"></a>    <span class="p">.</span><span class="n">intr_o</span>                 <span class="p">(</span><span class="n">intr_err_o</span><span class="p">)</span>
<a name="l-113"></a>  <span class="p">);</span>
<a name="l-114"></a>
<a name="l-115"></a>
<a name="l-116"></a>  <span class="c1">// Registers =================================================================</span>
<a name="l-117"></a>
<a name="l-118"></a>  <span class="n">otbn_reg_top</span> <span class="n">u_reg</span> <span class="p">(</span>
<a name="l-119"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-120"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-121"></a>    <span class="p">.</span><span class="n">tl_i</span><span class="p">,</span>
<a name="l-122"></a>    <span class="p">.</span><span class="n">tl_o</span><span class="p">,</span>
<a name="l-123"></a>    <span class="p">.</span><span class="n">tl_win_o</span> <span class="p">(</span><span class="n">tl_win_h2d</span><span class="p">),</span>
<a name="l-124"></a>    <span class="p">.</span><span class="n">tl_win_i</span> <span class="p">(</span><span class="n">tl_win_d2h</span><span class="p">),</span>
<a name="l-125"></a>
<a name="l-126"></a>    <span class="p">.</span><span class="n">reg2hw</span><span class="p">,</span>
<a name="l-127"></a>    <span class="p">.</span><span class="n">hw2reg</span><span class="p">,</span>
<a name="l-128"></a>
<a name="l-129"></a>    <span class="p">.</span><span class="n">devmode_i</span> <span class="p">(</span><span class="mb">1&#39;b1</span><span class="p">)</span>
<a name="l-130"></a>  <span class="p">);</span>
<a name="l-131"></a>
<a name="l-132"></a>  <span class="c1">// CMD register</span>
<a name="l-133"></a>  <span class="k">assign</span> <span class="n">start</span> <span class="o">=</span> <span class="n">reg2hw</span><span class="p">.</span><span class="n">cmd</span><span class="p">.</span><span class="n">start</span><span class="p">.</span><span class="n">qe</span> <span class="o">&amp;</span> <span class="n">reg2hw</span><span class="p">.</span><span class="n">cmd</span><span class="p">.</span><span class="n">start</span><span class="p">.</span><span class="n">q</span><span class="p">;</span>
<a name="l-134"></a>
<a name="l-135"></a>  <span class="c1">// STATUS register</span>
<a name="l-136"></a>  <span class="k">assign</span> <span class="n">hw2reg</span><span class="p">.</span><span class="n">status</span><span class="p">.</span><span class="n">busy</span><span class="p">.</span><span class="n">d</span> <span class="o">=</span> <span class="n">busy_q</span><span class="p">;</span>
<a name="l-137"></a>  <span class="k">assign</span> <span class="n">hw2reg</span><span class="p">.</span><span class="n">status</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">d</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-138"></a>
<a name="l-139"></a>  <span class="c1">// ERR_CODE register</span>
<a name="l-140"></a>  <span class="k">assign</span> <span class="n">hw2reg</span><span class="p">.</span><span class="n">err_code</span><span class="p">.</span><span class="n">de</span> <span class="o">=</span> <span class="n">err_valid</span><span class="p">;</span>
<a name="l-141"></a>  <span class="k">assign</span> <span class="n">hw2reg</span><span class="p">.</span><span class="n">err_code</span><span class="p">.</span><span class="n">d</span>  <span class="o">=</span> <span class="n">err_code</span><span class="p">;</span>
<a name="l-142"></a>
<a name="l-143"></a>  <span class="c1">// START_ADDR register</span>
<a name="l-144"></a>  <span class="k">assign</span> <span class="n">start_addr</span> <span class="o">=</span> <span class="n">reg2hw</span><span class="p">.</span><span class="n">start_addr</span><span class="p">.</span><span class="n">q</span><span class="p">[</span><span class="n">ImemAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-145"></a>
<a name="l-146"></a>  <span class="c1">// Errors ====================================================================</span>
<a name="l-147"></a>
<a name="l-148"></a>  <span class="c1">// err_valid goes high if there is a new error this cycle. This causes the</span>
<a name="l-149"></a>  <span class="c1">// register block to take a new error code (stored as ERR_CODE) and triggers</span>
<a name="l-150"></a>  <span class="c1">// an interrupt. To ensure software on the host CPU only sees the first event</span>
<a name="l-151"></a>  <span class="c1">// in a series, err_valid is squashed if there is an existing error. Software</span>
<a name="l-152"></a>  <span class="c1">// should read the ERR_CODE register before clearing the interrupt to avoid</span>
<a name="l-153"></a>  <span class="c1">// race conditions.</span>
<a name="l-154"></a>  <span class="k">assign</span> <span class="n">err_valid</span> <span class="o">=</span> <span class="o">~</span><span class="n">reg2hw</span><span class="p">.</span><span class="n">intr_state</span><span class="p">.</span><span class="n">err</span><span class="p">.</span><span class="n">q</span> <span class="o">&amp;</span>
<a name="l-155"></a>    <span class="p">(</span><span class="mb">1&#39;b0</span><span class="p">);</span> <span class="c1">// TODO: OR error signals here.</span>
<a name="l-156"></a>
<a name="l-157"></a>  <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-158"></a>    <span class="n">err_code</span> <span class="o">=</span> <span class="n">ErrCodeNoError</span><span class="p">;</span>
<a name="l-159"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="mb">1&#39;b1</span><span class="p">)</span>
<a name="l-160"></a>      <span class="c1">// TODO: Add more errors here.</span>
<a name="l-161"></a>
<a name="l-162"></a>      <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-163"></a>        <span class="n">err_code</span> <span class="o">=</span> <span class="n">ErrCodeNoError</span><span class="p">;</span>
<a name="l-164"></a>      <span class="k">end</span>
<a name="l-165"></a>    <span class="k">endcase</span>
<a name="l-166"></a>  <span class="k">end</span>
<a name="l-167"></a>
<a name="l-168"></a>  <span class="c1">// Instruction Memory (IMEM) =================================================</span>
<a name="l-169"></a>
<a name="l-170"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">ImemSizeWords</span> <span class="o">=</span> <span class="n">ImemSizeByte</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
<a name="l-171"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">ImemIndexWidth</span> <span class="o">=</span> <span class="n">vbits</span><span class="p">(</span><span class="n">ImemSizeWords</span><span class="p">);</span>
<a name="l-172"></a>
<a name="l-173"></a>  <span class="c1">// Access select to IMEM: core (1), or bus (0)</span>
<a name="l-174"></a>  <span class="kt">logic</span> <span class="n">imem_access_core</span><span class="p">;</span>
<a name="l-175"></a>
<a name="l-176"></a>  <span class="kt">logic</span> <span class="n">imem_req</span><span class="p">;</span>
<a name="l-177"></a>  <span class="kt">logic</span> <span class="n">imem_write</span><span class="p">;</span>
<a name="l-178"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ImemIndexWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_index</span><span class="p">;</span>
<a name="l-179"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_wdata</span><span class="p">;</span>
<a name="l-180"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_wmask</span><span class="p">;</span>
<a name="l-181"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_rdata</span><span class="p">;</span>
<a name="l-182"></a>  <span class="kt">logic</span> <span class="n">imem_rvalid</span><span class="p">;</span>
<a name="l-183"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_rerror</span><span class="p">;</span>
<a name="l-184"></a>
<a name="l-185"></a>  <span class="kt">logic</span> <span class="n">imem_req_core</span><span class="p">;</span>
<a name="l-186"></a>  <span class="kt">logic</span> <span class="n">imem_write_core</span><span class="p">;</span>
<a name="l-187"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ImemIndexWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_index_core</span><span class="p">;</span>
<a name="l-188"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_wdata_core</span><span class="p">;</span>
<a name="l-189"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_rdata_core</span><span class="p">;</span>
<a name="l-190"></a>  <span class="kt">logic</span> <span class="n">imem_rvalid_core</span><span class="p">;</span>
<a name="l-191"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_rerror_core</span><span class="p">;</span>
<a name="l-192"></a>
<a name="l-193"></a>  <span class="kt">logic</span> <span class="n">imem_req_bus</span><span class="p">;</span>
<a name="l-194"></a>  <span class="kt">logic</span> <span class="n">imem_write_bus</span><span class="p">;</span>
<a name="l-195"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ImemIndexWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_index_bus</span><span class="p">;</span>
<a name="l-196"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_wdata_bus</span><span class="p">;</span>
<a name="l-197"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_wmask_bus</span><span class="p">;</span>
<a name="l-198"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_rdata_bus</span><span class="p">;</span>
<a name="l-199"></a>  <span class="kt">logic</span> <span class="n">imem_rvalid_bus</span><span class="p">;</span>
<a name="l-200"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_rerror_bus</span><span class="p">;</span>
<a name="l-201"></a>
<a name="l-202"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ImemAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">imem_addr_core</span><span class="p">;</span>
<a name="l-203"></a>  <span class="k">assign</span> <span class="n">imem_index_core</span> <span class="o">=</span> <span class="n">imem_addr_core</span><span class="p">[</span><span class="n">ImemAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">2</span><span class="p">];</span>
<a name="l-204"></a>
<a name="l-205"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_imem_addr_core_wordbits</span><span class="p">;</span>
<a name="l-206"></a>  <span class="k">assign</span> <span class="n">unused_imem_addr_core_wordbits</span> <span class="o">=</span> <span class="n">imem_addr_core</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-207"></a>
<a name="l-208"></a>  <span class="n">prim_ram_1p_adv</span> <span class="p">#(</span>
<a name="l-209"></a>    <span class="p">.</span><span class="n">Width</span>           <span class="p">(</span><span class="mi">32</span><span class="p">),</span>
<a name="l-210"></a>    <span class="p">.</span><span class="n">Depth</span>           <span class="p">(</span><span class="n">ImemSizeWords</span><span class="p">),</span>
<a name="l-211"></a>    <span class="p">.</span><span class="n">DataBitsPerMask</span> <span class="p">(</span><span class="mi">32</span><span class="p">),</span> <span class="c1">// Write masks are not supported.</span>
<a name="l-212"></a>    <span class="p">.</span><span class="n">CfgW</span>            <span class="p">(</span><span class="mi">8</span><span class="p">)</span>
<a name="l-213"></a>  <span class="p">)</span> <span class="n">u_imem</span> <span class="p">(</span>
<a name="l-214"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-215"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-216"></a>    <span class="p">.</span><span class="n">req_i</span>    <span class="p">(</span><span class="n">imem_req</span><span class="p">),</span>
<a name="l-217"></a>    <span class="p">.</span><span class="n">write_i</span>  <span class="p">(</span><span class="n">imem_write</span><span class="p">),</span>
<a name="l-218"></a>    <span class="p">.</span><span class="n">addr_i</span>   <span class="p">(</span><span class="n">imem_index</span><span class="p">),</span>
<a name="l-219"></a>    <span class="p">.</span><span class="n">wdata_i</span>  <span class="p">(</span><span class="n">imem_wdata</span><span class="p">),</span>
<a name="l-220"></a>    <span class="p">.</span><span class="n">wmask_i</span>  <span class="p">(</span><span class="n">imem_wmask</span><span class="p">),</span>
<a name="l-221"></a>    <span class="p">.</span><span class="n">rdata_o</span>  <span class="p">(</span><span class="n">imem_rdata</span><span class="p">),</span>
<a name="l-222"></a>    <span class="p">.</span><span class="n">rvalid_o</span> <span class="p">(</span><span class="n">imem_rvalid</span><span class="p">),</span>
<a name="l-223"></a>    <span class="p">.</span><span class="n">rerror_o</span> <span class="p">(</span><span class="n">imem_rerror</span><span class="p">),</span>
<a name="l-224"></a>    <span class="p">.</span><span class="n">cfg_i</span>    <span class="p">(</span><span class="m">&#39;0</span><span class="p">)</span>
<a name="l-225"></a>  <span class="p">);</span>
<a name="l-226"></a>
<a name="l-227"></a>  <span class="c1">// IMEM access from main TL-UL bus</span>
<a name="l-228"></a>  <span class="kt">logic</span> <span class="n">imem_gnt_bus</span><span class="p">;</span>
<a name="l-229"></a>  <span class="k">assign</span> <span class="n">imem_gnt_bus</span> <span class="o">=</span> <span class="n">imem_req_bus</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">imem_access_core</span><span class="p">;</span>
<a name="l-230"></a>
<a name="l-231"></a>  <span class="n">tlul_adapter_sram</span> <span class="p">#(</span>
<a name="l-232"></a>    <span class="p">.</span><span class="n">SramAw</span>      <span class="p">(</span><span class="n">ImemIndexWidth</span><span class="p">),</span>
<a name="l-233"></a>    <span class="p">.</span><span class="n">SramDw</span>      <span class="p">(</span><span class="mi">32</span><span class="p">),</span>
<a name="l-234"></a>    <span class="p">.</span><span class="n">Outstanding</span> <span class="p">(</span><span class="mi">1</span><span class="p">),</span>
<a name="l-235"></a>    <span class="p">.</span><span class="n">ByteAccess</span>  <span class="p">(</span><span class="mi">0</span><span class="p">),</span>
<a name="l-236"></a>    <span class="p">.</span><span class="n">ErrOnRead</span>   <span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<a name="l-237"></a>  <span class="p">)</span> <span class="n">u_tlul_adapter_sram_imem</span> <span class="p">(</span>
<a name="l-238"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-239"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-240"></a>    <span class="p">.</span><span class="n">tl_i</span>   <span class="p">(</span><span class="n">tl_win_h2d</span><span class="p">[</span><span class="n">TlWinImem</span><span class="p">]),</span>
<a name="l-241"></a>    <span class="p">.</span><span class="n">tl_o</span>   <span class="p">(</span><span class="n">tl_win_d2h</span><span class="p">[</span><span class="n">TlWinImem</span><span class="p">]),</span>
<a name="l-242"></a>
<a name="l-243"></a>    <span class="p">.</span><span class="n">req_o</span>    <span class="p">(</span><span class="n">imem_req_bus</span>   <span class="p">),</span>
<a name="l-244"></a>    <span class="p">.</span><span class="n">gnt_i</span>    <span class="p">(</span><span class="n">imem_gnt_bus</span>   <span class="p">),</span>
<a name="l-245"></a>    <span class="p">.</span><span class="n">we_o</span>     <span class="p">(</span><span class="n">imem_write_bus</span> <span class="p">),</span>
<a name="l-246"></a>    <span class="p">.</span><span class="n">addr_o</span>   <span class="p">(</span><span class="n">imem_index_bus</span> <span class="p">),</span>
<a name="l-247"></a>    <span class="p">.</span><span class="n">wdata_o</span>  <span class="p">(</span><span class="n">imem_wdata_bus</span> <span class="p">),</span>
<a name="l-248"></a>    <span class="p">.</span><span class="n">wmask_o</span>  <span class="p">(</span><span class="n">imem_wmask_bus</span> <span class="p">),</span>
<a name="l-249"></a>    <span class="p">.</span><span class="n">rdata_i</span>  <span class="p">(</span><span class="n">imem_rdata_bus</span> <span class="p">),</span>
<a name="l-250"></a>    <span class="p">.</span><span class="n">rvalid_i</span> <span class="p">(</span><span class="n">imem_rvalid_bus</span><span class="p">),</span>
<a name="l-251"></a>    <span class="p">.</span><span class="n">rerror_i</span> <span class="p">(</span><span class="n">imem_rerror_bus</span><span class="p">)</span>
<a name="l-252"></a>  <span class="p">);</span>
<a name="l-253"></a>
<a name="l-254"></a>  <span class="c1">// Mux core and bus access into IMEM</span>
<a name="l-255"></a>  <span class="k">assign</span> <span class="n">imem_access_core</span> <span class="o">=</span> <span class="n">busy_q</span><span class="p">;</span>
<a name="l-256"></a>
<a name="l-257"></a>  <span class="k">assign</span> <span class="n">imem_req</span>   <span class="o">=</span> <span class="n">imem_access_core</span> <span class="o">?</span> <span class="n">imem_req_core</span>   <span class="o">:</span> <span class="n">imem_req_bus</span><span class="p">;</span>
<a name="l-258"></a>  <span class="k">assign</span> <span class="n">imem_write</span> <span class="o">=</span> <span class="n">imem_access_core</span> <span class="o">?</span> <span class="n">imem_write_core</span> <span class="o">:</span> <span class="n">imem_write_bus</span><span class="p">;</span>
<a name="l-259"></a>  <span class="k">assign</span> <span class="n">imem_index</span> <span class="o">=</span> <span class="n">imem_access_core</span> <span class="o">?</span> <span class="n">imem_index_core</span> <span class="o">:</span> <span class="n">imem_index_bus</span><span class="p">;</span>
<a name="l-260"></a>  <span class="k">assign</span> <span class="n">imem_wdata</span> <span class="o">=</span> <span class="n">imem_access_core</span> <span class="o">?</span> <span class="n">imem_wdata_core</span> <span class="o">:</span> <span class="n">imem_wdata_bus</span><span class="p">;</span>
<a name="l-261"></a>
<a name="l-262"></a>  <span class="c1">// The instruction memory only supports 32b word writes, so we hardcode its</span>
<a name="l-263"></a>  <span class="c1">// wmask here.</span>
<a name="l-264"></a>  <span class="c1">//</span>
<a name="l-265"></a>  <span class="c1">// Since this could cause confusion if the bus tried to do a partial write</span>
<a name="l-266"></a>  <span class="c1">// (which wasn&#39;t caught in the TLUL adapter for some reason), we assert that</span>
<a name="l-267"></a>  <span class="c1">// the wmask signal from the bus is indeed &#39;1 when it requests a write. We</span>
<a name="l-268"></a>  <span class="c1">// don&#39;t have the corresponding check for writes from the core because the</span>
<a name="l-269"></a>  <span class="c1">// core cannot perform writes (and has no imem_wmask_o port).</span>
<a name="l-270"></a>  <span class="k">assign</span> <span class="n">imem_wmask</span> <span class="o">=</span> <span class="mh">32&#39;hFFFFFFFF</span><span class="p">;</span>
<a name="l-271"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">ImemWmaskBusIsFullWord_A</span><span class="p">,</span>
<a name="l-272"></a>      <span class="n">imem_req_bus</span> <span class="o">&amp;&amp;</span> <span class="n">imem_write_bus</span> <span class="o">|-&gt;</span> <span class="n">imem_wmask_bus</span> <span class="o">==</span> <span class="mh">32&#39;hFFFFFFFF</span><span class="p">)</span>
<a name="l-273"></a>
<a name="l-274"></a>  <span class="c1">// Explicitly tie off bus interface during core operation to avoid leaking</span>
<a name="l-275"></a>  <span class="c1">// the currently executed instruction from IMEM through the bus</span>
<a name="l-276"></a>  <span class="c1">// unintentionally.</span>
<a name="l-277"></a>  <span class="k">assign</span> <span class="n">imem_rdata_bus</span>  <span class="o">=</span> <span class="o">!</span><span class="n">imem_access_core</span> <span class="o">?</span> <span class="n">imem_rdata</span> <span class="o">:</span> <span class="mb">32&#39;b0</span><span class="p">;</span>
<a name="l-278"></a>  <span class="k">assign</span> <span class="n">imem_rdata_core</span> <span class="o">=</span> <span class="n">imem_rdata</span><span class="p">;</span>
<a name="l-279"></a>
<a name="l-280"></a>  <span class="k">assign</span> <span class="n">imem_rvalid_bus</span>  <span class="o">=</span> <span class="o">!</span><span class="n">imem_access_core</span> <span class="o">?</span> <span class="n">imem_rvalid</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-281"></a>  <span class="k">assign</span> <span class="n">imem_rvalid_core</span> <span class="o">=</span> <span class="n">imem_access_core</span> <span class="o">?</span> <span class="n">imem_rvalid</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-282"></a>
<a name="l-283"></a>  <span class="c1">// Since rerror depends on rvalid we could save this mux, but could</span>
<a name="l-284"></a>  <span class="c1">// potentially leak rerror to the bus. Err on the side of caution.</span>
<a name="l-285"></a>  <span class="k">assign</span> <span class="n">imem_rerror_bus</span>  <span class="o">=</span> <span class="o">!</span><span class="n">imem_access_core</span> <span class="o">?</span> <span class="n">imem_rerror</span> <span class="o">:</span> <span class="mb">2&#39;b00</span><span class="p">;</span>
<a name="l-286"></a>  <span class="k">assign</span> <span class="n">imem_rerror_core</span> <span class="o">=</span> <span class="n">imem_rerror</span><span class="p">;</span>
<a name="l-287"></a>
<a name="l-288"></a>
<a name="l-289"></a>  <span class="c1">// Data Memory (DMEM) ========================================================</span>
<a name="l-290"></a>
<a name="l-291"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">DmemSizeWords</span> <span class="o">=</span> <span class="n">DmemSizeByte</span> <span class="o">/</span> <span class="p">(</span><span class="n">WLEN</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
<a name="l-292"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">DmemIndexWidth</span> <span class="o">=</span> <span class="n">vbits</span><span class="p">(</span><span class="n">DmemSizeWords</span><span class="p">);</span>
<a name="l-293"></a>
<a name="l-294"></a>  <span class="c1">// Access select to DMEM: core (1), or bus (0)</span>
<a name="l-295"></a>  <span class="kt">logic</span> <span class="n">dmem_access_core</span><span class="p">;</span>
<a name="l-296"></a>
<a name="l-297"></a>  <span class="kt">logic</span> <span class="n">dmem_req</span><span class="p">;</span>
<a name="l-298"></a>  <span class="kt">logic</span> <span class="n">dmem_write</span><span class="p">;</span>
<a name="l-299"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DmemIndexWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_index</span><span class="p">;</span>
<a name="l-300"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_wdata</span><span class="p">;</span>
<a name="l-301"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_wmask</span><span class="p">;</span>
<a name="l-302"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_rdata</span><span class="p">;</span>
<a name="l-303"></a>  <span class="kt">logic</span> <span class="n">dmem_rvalid</span><span class="p">;</span>
<a name="l-304"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_rerror</span><span class="p">;</span>
<a name="l-305"></a>
<a name="l-306"></a>  <span class="kt">logic</span> <span class="n">dmem_req_core</span><span class="p">;</span>
<a name="l-307"></a>  <span class="kt">logic</span> <span class="n">dmem_write_core</span><span class="p">;</span>
<a name="l-308"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DmemIndexWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_index_core</span><span class="p">;</span>
<a name="l-309"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_wdata_core</span><span class="p">;</span>
<a name="l-310"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_wmask_core</span><span class="p">;</span>
<a name="l-311"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_rdata_core</span><span class="p">;</span>
<a name="l-312"></a>  <span class="kt">logic</span> <span class="n">dmem_rvalid_core</span><span class="p">;</span>
<a name="l-313"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_rerror_core</span><span class="p">;</span>
<a name="l-314"></a>
<a name="l-315"></a>  <span class="kt">logic</span> <span class="n">dmem_req_bus</span><span class="p">;</span>
<a name="l-316"></a>  <span class="kt">logic</span> <span class="n">dmem_write_bus</span><span class="p">;</span>
<a name="l-317"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DmemIndexWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_index_bus</span><span class="p">;</span>
<a name="l-318"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_wdata_bus</span><span class="p">;</span>
<a name="l-319"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_wmask_bus</span><span class="p">;</span>
<a name="l-320"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">WLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_rdata_bus</span><span class="p">;</span>
<a name="l-321"></a>  <span class="kt">logic</span> <span class="n">dmem_rvalid_bus</span><span class="p">;</span>
<a name="l-322"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_rerror_bus</span><span class="p">;</span>
<a name="l-323"></a>
<a name="l-324"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DmemAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dmem_addr_core</span><span class="p">;</span>
<a name="l-325"></a>  <span class="k">assign</span> <span class="n">dmem_index_core</span> <span class="o">=</span> <span class="n">dmem_addr_core</span><span class="p">[</span><span class="n">DmemAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="n">DmemAddrWidth</span><span class="o">-</span><span class="n">DmemIndexWidth</span><span class="p">];</span>
<a name="l-326"></a>
<a name="l-327"></a>  <span class="n">prim_ram_1p_adv</span> <span class="p">#(</span>
<a name="l-328"></a>    <span class="p">.</span><span class="n">Width</span>           <span class="p">(</span><span class="n">WLEN</span><span class="p">),</span>
<a name="l-329"></a>    <span class="p">.</span><span class="n">Depth</span>           <span class="p">(</span><span class="n">DmemSizeWords</span><span class="p">),</span>
<a name="l-330"></a>    <span class="p">.</span><span class="n">DataBitsPerMask</span> <span class="p">(</span><span class="mi">32</span><span class="p">),</span> <span class="c1">// 32b write masks for 32b word writes from bus</span>
<a name="l-331"></a>    <span class="p">.</span><span class="n">CfgW</span>            <span class="p">(</span><span class="mi">8</span><span class="p">)</span>
<a name="l-332"></a>  <span class="p">)</span> <span class="n">u_dmem</span> <span class="p">(</span>
<a name="l-333"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-334"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-335"></a>    <span class="p">.</span><span class="n">req_i</span>    <span class="p">(</span><span class="n">dmem_req</span><span class="p">),</span>
<a name="l-336"></a>    <span class="p">.</span><span class="n">write_i</span>  <span class="p">(</span><span class="n">dmem_write</span><span class="p">),</span>
<a name="l-337"></a>    <span class="p">.</span><span class="n">addr_i</span>   <span class="p">(</span><span class="n">dmem_index</span><span class="p">),</span>
<a name="l-338"></a>    <span class="p">.</span><span class="n">wdata_i</span>  <span class="p">(</span><span class="n">dmem_wdata</span><span class="p">),</span>
<a name="l-339"></a>    <span class="p">.</span><span class="n">wmask_i</span>  <span class="p">(</span><span class="n">dmem_wmask</span><span class="p">),</span>
<a name="l-340"></a>    <span class="p">.</span><span class="n">rdata_o</span>  <span class="p">(</span><span class="n">dmem_rdata</span><span class="p">),</span>
<a name="l-341"></a>    <span class="p">.</span><span class="n">rvalid_o</span> <span class="p">(</span><span class="n">dmem_rvalid</span><span class="p">),</span>
<a name="l-342"></a>    <span class="p">.</span><span class="n">rerror_o</span> <span class="p">(</span><span class="n">dmem_rerror</span><span class="p">),</span>
<a name="l-343"></a>    <span class="p">.</span><span class="n">cfg_i</span>    <span class="p">(</span><span class="m">&#39;0</span><span class="p">)</span>
<a name="l-344"></a>  <span class="p">);</span>
<a name="l-345"></a>
<a name="l-346"></a>  <span class="c1">// DMEM access from main TL-UL bus</span>
<a name="l-347"></a>  <span class="kt">logic</span> <span class="n">dmem_gnt_bus</span><span class="p">;</span>
<a name="l-348"></a>  <span class="k">assign</span> <span class="n">dmem_gnt_bus</span> <span class="o">=</span> <span class="n">dmem_req_bus</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dmem_access_core</span><span class="p">;</span>
<a name="l-349"></a>
<a name="l-350"></a>  <span class="n">tlul_adapter_sram</span> <span class="p">#(</span>
<a name="l-351"></a>    <span class="p">.</span><span class="n">SramAw</span>      <span class="p">(</span><span class="n">DmemIndexWidth</span><span class="p">),</span>
<a name="l-352"></a>    <span class="p">.</span><span class="n">SramDw</span>      <span class="p">(</span><span class="n">WLEN</span><span class="p">),</span>
<a name="l-353"></a>    <span class="p">.</span><span class="n">Outstanding</span> <span class="p">(</span><span class="mi">1</span><span class="p">),</span>
<a name="l-354"></a>    <span class="p">.</span><span class="n">ByteAccess</span>  <span class="p">(</span><span class="mi">0</span><span class="p">),</span>
<a name="l-355"></a>    <span class="p">.</span><span class="n">ErrOnRead</span>   <span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<a name="l-356"></a>  <span class="p">)</span> <span class="n">u_tlul_adapter_sram_dmem</span> <span class="p">(</span>
<a name="l-357"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-358"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-359"></a>
<a name="l-360"></a>    <span class="p">.</span><span class="n">tl_i</span>     <span class="p">(</span><span class="n">tl_win_h2d</span><span class="p">[</span><span class="n">TlWinDmem</span><span class="p">]),</span>
<a name="l-361"></a>    <span class="p">.</span><span class="n">tl_o</span>     <span class="p">(</span><span class="n">tl_win_d2h</span><span class="p">[</span><span class="n">TlWinDmem</span><span class="p">]),</span>
<a name="l-362"></a>
<a name="l-363"></a>    <span class="p">.</span><span class="n">req_o</span>    <span class="p">(</span><span class="n">dmem_req_bus</span>   <span class="p">),</span>
<a name="l-364"></a>    <span class="p">.</span><span class="n">gnt_i</span>    <span class="p">(</span><span class="n">dmem_gnt_bus</span>   <span class="p">),</span>
<a name="l-365"></a>    <span class="p">.</span><span class="n">we_o</span>     <span class="p">(</span><span class="n">dmem_write_bus</span> <span class="p">),</span>
<a name="l-366"></a>    <span class="p">.</span><span class="n">addr_o</span>   <span class="p">(</span><span class="n">dmem_index_bus</span> <span class="p">),</span>
<a name="l-367"></a>    <span class="p">.</span><span class="n">wdata_o</span>  <span class="p">(</span><span class="n">dmem_wdata_bus</span> <span class="p">),</span>
<a name="l-368"></a>    <span class="p">.</span><span class="n">wmask_o</span>  <span class="p">(</span><span class="n">dmem_wmask_bus</span> <span class="p">),</span>
<a name="l-369"></a>    <span class="p">.</span><span class="n">rdata_i</span>  <span class="p">(</span><span class="n">dmem_rdata_bus</span> <span class="p">),</span>
<a name="l-370"></a>    <span class="p">.</span><span class="n">rvalid_i</span> <span class="p">(</span><span class="n">dmem_rvalid_bus</span><span class="p">),</span>
<a name="l-371"></a>    <span class="p">.</span><span class="n">rerror_i</span> <span class="p">(</span><span class="n">dmem_rerror_bus</span><span class="p">)</span>
<a name="l-372"></a>  <span class="p">);</span>
<a name="l-373"></a>
<a name="l-374"></a>  <span class="c1">// Mux core and bus access into dmem</span>
<a name="l-375"></a>  <span class="k">assign</span> <span class="n">dmem_access_core</span> <span class="o">=</span> <span class="n">busy_q</span><span class="p">;</span>
<a name="l-376"></a>
<a name="l-377"></a>  <span class="k">assign</span> <span class="n">dmem_req</span>   <span class="o">=</span> <span class="n">dmem_access_core</span> <span class="o">?</span> <span class="n">dmem_req_core</span>   <span class="o">:</span> <span class="n">dmem_req_bus</span><span class="p">;</span>
<a name="l-378"></a>  <span class="k">assign</span> <span class="n">dmem_write</span> <span class="o">=</span> <span class="n">dmem_access_core</span> <span class="o">?</span> <span class="n">dmem_write_core</span> <span class="o">:</span> <span class="n">dmem_write_bus</span><span class="p">;</span>
<a name="l-379"></a>  <span class="k">assign</span> <span class="n">dmem_wmask</span> <span class="o">=</span> <span class="n">dmem_access_core</span> <span class="o">?</span> <span class="n">dmem_wmask_core</span> <span class="o">:</span> <span class="n">dmem_wmask_bus</span><span class="p">;</span>
<a name="l-380"></a>  <span class="k">assign</span> <span class="n">dmem_index</span> <span class="o">=</span> <span class="n">dmem_access_core</span> <span class="o">?</span> <span class="n">dmem_index_core</span> <span class="o">:</span> <span class="n">dmem_index_bus</span><span class="p">;</span>
<a name="l-381"></a>  <span class="k">assign</span> <span class="n">dmem_wdata</span> <span class="o">=</span> <span class="n">dmem_access_core</span> <span class="o">?</span> <span class="n">dmem_wdata_core</span> <span class="o">:</span> <span class="n">dmem_wdata_bus</span><span class="p">;</span>
<a name="l-382"></a>
<a name="l-383"></a>  <span class="c1">// Explicitly tie off bus interface during core operation to avoid leaking</span>
<a name="l-384"></a>  <span class="c1">// DMEM data through the bus unintentionally.</span>
<a name="l-385"></a>  <span class="k">assign</span> <span class="n">dmem_rdata_bus</span>  <span class="o">=</span> <span class="o">!</span><span class="n">dmem_access_core</span> <span class="o">?</span> <span class="n">dmem_rdata</span> <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-386"></a>  <span class="k">assign</span> <span class="n">dmem_rdata_core</span> <span class="o">=</span> <span class="n">dmem_rdata</span><span class="p">;</span>
<a name="l-387"></a>
<a name="l-388"></a>  <span class="k">assign</span> <span class="n">dmem_rvalid_bus</span>  <span class="o">=</span> <span class="o">!</span><span class="n">dmem_access_core</span> <span class="o">?</span> <span class="n">dmem_rvalid</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-389"></a>  <span class="k">assign</span> <span class="n">dmem_rvalid_core</span> <span class="o">=</span> <span class="n">dmem_access_core</span>  <span class="o">?</span> <span class="n">dmem_rvalid</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-390"></a>
<a name="l-391"></a>  <span class="c1">// Since rerror depends on rvalid we could save this mux, but could</span>
<a name="l-392"></a>  <span class="c1">// potentially leak rerror to the bus. Err on the side of caution.</span>
<a name="l-393"></a>  <span class="k">assign</span> <span class="n">dmem_rerror_bus</span>  <span class="o">=</span> <span class="o">!</span><span class="n">dmem_access_core</span> <span class="o">?</span> <span class="n">dmem_rerror</span> <span class="o">:</span> <span class="mb">2&#39;b00</span><span class="p">;</span>
<a name="l-394"></a>  <span class="k">assign</span> <span class="n">dmem_rerror_core</span> <span class="o">=</span> <span class="n">dmem_rerror</span><span class="p">;</span>
<a name="l-395"></a>
<a name="l-396"></a>
<a name="l-397"></a>  <span class="c1">// Alerts ====================================================================</span>
<a name="l-398"></a>
<a name="l-399"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumAlerts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">alerts</span><span class="p">;</span>
<a name="l-400"></a>  <span class="k">assign</span> <span class="n">alerts</span><span class="p">[</span><span class="n">AlertImemUncorrectable</span><span class="p">]</span> <span class="o">=</span> <span class="n">imem_rerror</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<a name="l-401"></a>  <span class="k">assign</span> <span class="n">alerts</span><span class="p">[</span><span class="n">AlertDmemUncorrectable</span><span class="p">]</span> <span class="o">=</span> <span class="n">dmem_rerror</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<a name="l-402"></a>  <span class="k">assign</span> <span class="n">alerts</span><span class="p">[</span><span class="n">AlertRegUncorrectable</span><span class="p">]</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span> <span class="c1">// TODO: Implement</span>
<a name="l-403"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NumAlerts</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">gen_alert_tx</span>
<a name="l-404"></a>    <span class="n">prim_alert_sender</span> <span class="p">#(</span>
<a name="l-405"></a>      <span class="p">.</span><span class="n">AsyncOn</span><span class="p">(</span><span class="n">AlertAsyncOn</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-406"></a>    <span class="p">)</span> <span class="n">i_prim_alert_sender</span> <span class="p">(</span>
<a name="l-407"></a>      <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-408"></a>      <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-409"></a>      <span class="p">.</span><span class="n">alert_i</span>    <span class="p">(</span><span class="n">alerts</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>    <span class="p">),</span>
<a name="l-410"></a>      <span class="p">.</span><span class="n">alert_rx_i</span> <span class="p">(</span><span class="n">alert_rx_i</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
<a name="l-411"></a>      <span class="p">.</span><span class="n">alert_tx_o</span> <span class="p">(</span><span class="n">alert_tx_o</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-412"></a>    <span class="p">);</span>
<a name="l-413"></a>  <span class="k">end</span>
<a name="l-414"></a>
<a name="l-415"></a>
<a name="l-416"></a>  <span class="c1">// OTBN Core =================================================================</span>
<a name="l-417"></a>
<a name="l-418"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-419"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-420"></a>      <span class="n">busy_q</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-421"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-422"></a>      <span class="n">busy_q</span> <span class="o">&lt;=</span> <span class="n">busy_d</span><span class="p">;</span>
<a name="l-423"></a>    <span class="k">end</span>
<a name="l-424"></a>  <span class="k">end</span>
<a name="l-425"></a>  <span class="k">assign</span> <span class="n">busy_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">busy_q</span> <span class="o">|</span> <span class="n">start</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">done</span><span class="p">;</span>
<a name="l-426"></a>
<a name="l-427"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">OTBNModel</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_impl_model</span>
<a name="l-428"></a>    <span class="k">localparam</span> <span class="n">ImemScope</span> <span class="o">=</span> <span class="s">&quot;..u_imem.u_mem.gen_generic.u_impl_generic&quot;</span><span class="p">;</span>
<a name="l-429"></a>    <span class="k">localparam</span> <span class="n">DmemScope</span> <span class="o">=</span> <span class="s">&quot;..u_dmem.u_mem.gen_generic.u_impl_generic&quot;</span><span class="p">;</span>
<a name="l-430"></a>
<a name="l-431"></a>    <span class="n">otbn_core_model</span> <span class="p">#(</span>
<a name="l-432"></a>      <span class="p">.</span><span class="n">DmemSizeByte</span><span class="p">(</span><span class="n">DmemSizeByte</span><span class="p">),</span>
<a name="l-433"></a>      <span class="p">.</span><span class="n">ImemSizeByte</span><span class="p">(</span><span class="n">ImemSizeByte</span><span class="p">),</span>
<a name="l-434"></a>      <span class="p">.</span><span class="n">DmemScope</span><span class="p">(</span><span class="n">DmemScope</span><span class="p">),</span>
<a name="l-435"></a>      <span class="p">.</span><span class="n">ImemScope</span><span class="p">(</span><span class="n">ImemScope</span><span class="p">),</span>
<a name="l-436"></a>      <span class="p">.</span><span class="n">DesignScope</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">)</span>
<a name="l-437"></a>    <span class="p">)</span> <span class="n">u_otbn_core_model</span> <span class="p">(</span>
<a name="l-438"></a>      <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-439"></a>      <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-440"></a>
<a name="l-441"></a>      <span class="p">.</span><span class="n">start_i</span> <span class="p">(</span><span class="n">start</span><span class="p">),</span>
<a name="l-442"></a>      <span class="p">.</span><span class="n">done_o</span>  <span class="p">(</span><span class="n">done</span><span class="p">),</span>
<a name="l-443"></a>
<a name="l-444"></a>      <span class="p">.</span><span class="n">start_addr_i</span>  <span class="p">(</span><span class="n">start_addr</span><span class="p">),</span>
<a name="l-445"></a>
<a name="l-446"></a>      <span class="p">.</span><span class="n">err_o</span> <span class="p">()</span>
<a name="l-447"></a>    <span class="p">);</span>
<a name="l-448"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_impl_rtl</span>
<a name="l-449"></a>    <span class="n">otbn_core</span> <span class="p">#(</span>
<a name="l-450"></a>      <span class="p">.</span><span class="n">RegFile</span><span class="p">(</span><span class="n">RegFile</span><span class="p">),</span>
<a name="l-451"></a>      <span class="p">.</span><span class="n">DmemSizeByte</span><span class="p">(</span><span class="n">DmemSizeByte</span><span class="p">),</span>
<a name="l-452"></a>      <span class="p">.</span><span class="n">ImemSizeByte</span><span class="p">(</span><span class="n">ImemSizeByte</span><span class="p">)</span>
<a name="l-453"></a>    <span class="p">)</span> <span class="n">u_otbn_core</span> <span class="p">(</span>
<a name="l-454"></a>      <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-455"></a>      <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-456"></a>
<a name="l-457"></a>      <span class="p">.</span><span class="n">start_i</span> <span class="p">(</span><span class="n">start</span><span class="p">),</span>
<a name="l-458"></a>      <span class="p">.</span><span class="n">done_o</span>  <span class="p">(</span><span class="n">done</span><span class="p">),</span>
<a name="l-459"></a>
<a name="l-460"></a>      <span class="p">.</span><span class="n">start_addr_i</span>  <span class="p">(</span><span class="n">start_addr</span><span class="p">),</span>
<a name="l-461"></a>
<a name="l-462"></a>      <span class="p">.</span><span class="n">imem_req_o</span>    <span class="p">(</span><span class="n">imem_req_core</span><span class="p">),</span>
<a name="l-463"></a>      <span class="p">.</span><span class="n">imem_addr_o</span>   <span class="p">(</span><span class="n">imem_addr_core</span><span class="p">),</span>
<a name="l-464"></a>      <span class="p">.</span><span class="n">imem_wdata_o</span>  <span class="p">(</span><span class="n">imem_wdata_core</span><span class="p">),</span>
<a name="l-465"></a>      <span class="p">.</span><span class="n">imem_rdata_i</span>  <span class="p">(</span><span class="n">imem_rdata_core</span><span class="p">),</span>
<a name="l-466"></a>      <span class="p">.</span><span class="n">imem_rvalid_i</span> <span class="p">(</span><span class="n">imem_rvalid_core</span><span class="p">),</span>
<a name="l-467"></a>      <span class="p">.</span><span class="n">imem_rerror_i</span> <span class="p">(</span><span class="n">imem_rerror_core</span><span class="p">),</span>
<a name="l-468"></a>
<a name="l-469"></a>      <span class="p">.</span><span class="n">dmem_req_o</span>    <span class="p">(</span><span class="n">dmem_req_core</span><span class="p">),</span>
<a name="l-470"></a>      <span class="p">.</span><span class="n">dmem_write_o</span>  <span class="p">(</span><span class="n">dmem_write_core</span><span class="p">),</span>
<a name="l-471"></a>      <span class="p">.</span><span class="n">dmem_addr_o</span>   <span class="p">(</span><span class="n">dmem_addr_core</span><span class="p">),</span>
<a name="l-472"></a>      <span class="p">.</span><span class="n">dmem_wdata_o</span>  <span class="p">(</span><span class="n">dmem_wdata_core</span><span class="p">),</span>
<a name="l-473"></a>      <span class="p">.</span><span class="n">dmem_wmask_o</span>  <span class="p">(</span><span class="n">dmem_wmask_core</span><span class="p">),</span>
<a name="l-474"></a>      <span class="p">.</span><span class="n">dmem_rdata_i</span>  <span class="p">(</span><span class="n">dmem_rdata_core</span><span class="p">),</span>
<a name="l-475"></a>      <span class="p">.</span><span class="n">dmem_rvalid_i</span> <span class="p">(</span><span class="n">dmem_rvalid_core</span><span class="p">),</span>
<a name="l-476"></a>      <span class="p">.</span><span class="n">dmem_rerror_i</span> <span class="p">(</span><span class="n">dmem_rerror_core</span><span class="p">)</span>
<a name="l-477"></a>    <span class="p">);</span>
<a name="l-478"></a>  <span class="k">end</span>
<a name="l-479"></a>
<a name="l-480"></a>  <span class="c1">// The core can never signal a write to IMEM</span>
<a name="l-481"></a>  <span class="k">assign</span> <span class="n">imem_write_core</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-482"></a>
<a name="l-483"></a>  <span class="c1">// LFSR ======================================================================</span>
<a name="l-484"></a>
<a name="l-485"></a>  <span class="c1">// TODO: Potentially insert local LFSR, or use output from RNG distribution</span>
<a name="l-486"></a>  <span class="c1">// network directly, depending on availability. Revisit once CSRNG interface</span>
<a name="l-487"></a>  <span class="c1">// is known (#2638).</span>
<a name="l-488"></a>
<a name="l-489"></a>
<a name="l-490"></a>  <span class="c1">// Asserts ===================================================================</span>
<a name="l-491"></a>
<a name="l-492"></a>  <span class="c1">// All outputs should be known value after reset</span>
<a name="l-493"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">TlODValidKnown_A</span><span class="p">,</span> <span class="n">tl_o</span><span class="p">.</span><span class="n">d_valid</span><span class="p">)</span>
<a name="l-494"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">TlOAReadyKnown_A</span><span class="p">,</span> <span class="n">tl_o</span><span class="p">.</span><span class="n">a_ready</span><span class="p">)</span>
<a name="l-495"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">IntrDoneOKnown_A</span><span class="p">,</span> <span class="n">intr_done_o</span><span class="p">)</span>
<a name="l-496"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">IntrErrOKnown_A</span><span class="p">,</span> <span class="n">intr_err_o</span><span class="p">)</span>
<a name="l-497"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">AlertTxOKnown_A</span><span class="p">,</span> <span class="n">alert_tx_o</span><span class="p">)</span>
<a name="l-498"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">IdleOKnown_A</span><span class="p">,</span> <span class="n">idle_o</span><span class="p">)</span>
<a name="l-499"></a>
<a name="l-500"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>