

================================================================
== Vivado HLS Report for 'Block_Mat_exit1120_p'
================================================================
* Date:           Wed Dec  5 15:35:24 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.260|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      27|
|Register         |        -|      -|      19|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      19|      29|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |cols1           |   9|          2|   17|         34|
    |dst_cols_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  27|          6|   19|         38|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |cols1_preg   |  17|   0|   32|         15|
    +-------------+----+----+-----+-----------+
    |Total        |  19|   0|   34|         15|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Block_Mat.exit1120_p | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Block_Mat.exit1120_p | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Block_Mat.exit1120_p | return value |
|ap_done           | out |    1| ap_ctrl_hs | Block_Mat.exit1120_p | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | Block_Mat.exit1120_p | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Block_Mat.exit1120_p | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Block_Mat.exit1120_p | return value |
|dst_cols_dout     |  in |   17|   ap_fifo  |       dst_cols       |    pointer   |
|dst_cols_empty_n  |  in |    1|   ap_fifo  |       dst_cols       |    pointer   |
|dst_cols_read     | out |    1|   ap_fifo  |       dst_cols       |    pointer   |
|cols1             | out |   32|   ap_vld   |         cols1        |    pointer   |
|cols1_ap_vld      | out |    1|   ap_vld   |         cols1        |    pointer   |
+------------------+-----+-----+------------+----------------------+--------------+

