cat: _CWE_468_.txt: No such file or directory
cat: _CWE_457_.txt: No such file or directory
=== Array-index variable with unchecked min/max value ===
1: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:372..372
   372  				k->rev = network->vertices[DESTIN(k)]->head; /* sets the reverse of the main graph's edge */

2: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:372..372
   372  				k->rev = network->vertices[DESTIN(k)]->head; /* sets the reverse of the main graph's edge */

3: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:371..371
   371  				insert_list(network->vertices[DESTIN(k)], i, 0, 0, k);

4: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:371..371
   371  				insert_list(network->vertices[DESTIN(k)], i, 0, 0, k);

5: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:369..369
   369  		for (k = network->vertices[i]->head; k != NULL; k = k->next) {

6: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:364..364
   364  			insert_list(network->vertices[REP(o, suppliers)+1], REP(d, suppliers), c, 1, NULL); /* if the edge comes out of a station, it is added to the corresp out vertice */

7: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:364..364
   364  			insert_list(network->vertices[REP(o, suppliers)+1], REP(d, suppliers), c, 1, NULL); /* if the edge comes out of a station, it is added to the corresp out vertice */

8: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:364..364
   364  			insert_list(network->vertices[REP(o, suppliers)+1], REP(d, suppliers), c, 1, NULL); /* if the edge comes out of a station, it is added to the corresp out vertice */

9: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:362..362
   362  			insert_list(network->vertices[o], REP(d, suppliers), c, 1, NULL); 

10: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:355..355
   355  		insert_list(network->vertices[i], i+1, c, 1, NULL); /* stations are represented by 2 vertices each - in and out */

11: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:346..346
   346  		network->vertices[i] = init_list();

12: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:319..319
   319  					critical[j] = 0;

13: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:317..317
   317  				if (critical[j])	{

14: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:313..313
   313  					critical[REAL(DESTIN(k), g->numSuppliers)] = 1;

15: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:313..313
   313  					critical[REAL(DESTIN(k), g->numSuppliers)] = 1;

16: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:313..313
   313  					critical[REAL(DESTIN(k), g->numSuppliers)] = 1;

17: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:313..313
   313  					critical[REAL(DESTIN(k), g->numSuppliers)] = 1;

18: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:313..313
   313  					critical[REAL(DESTIN(k), g->numSuppliers)] = 1;

19: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:312..312
   312  				if (MAIN(k) != 0 && reach[DESTIN(k)] == 1)

20: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:312..312
   312  				if (MAIN(k) != 0 && reach[DESTIN(k)] == 1)

21: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:310..310
   310  		if (reach[i] == 0) {

22: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:300..300
   300  		if (reach[i] == 0 && reach[i+1] == 1) {

23: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:300..300
   300  		if (reach[i] == 0 && reach[i+1] == 1) {

24: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:285..285
   285  		reach[i] = 0;

25: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:284..284
   284  		critical[i] = 0;

26: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:265..265
   265  			reach[DESTIN(k)] = 1;

27: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:265..265
   265  			reach[DESTIN(k)] = 1;

28: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:264..264
   264  		if ((CAP(k->rev) - FLOW(k->rev)) != 0 && reach[DESTIN(k)] == 0) {

29: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:264..264
   264  		if ((CAP(k->rev) - FLOW(k->rev)) != 0 && reach[DESTIN(k)] == 0) {

30: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:234..234
   234  			e[DESTIN(k)] = CAP(k);

31: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:234..234
   234  			e[DESTIN(k)] = CAP(k);

32: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:225..225
   225  		e[i] = 0;

33: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:224..224
   224  		h[i] = 0;

34: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:204..204
   204  	if (e[u] != 0) { /* if 'u' still has excess, it is relabeled and enqueued again */

35: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:196..196
   196  			prev_e = e[DESTIN(k)];

36: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:196..196
   196  			prev_e = e[DESTIN(k)];

37: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:195..195
   195  		if ((curr_f = CAP(k) - FLOW(k)) > 0 && h[u] > h[DESTIN(k)]) { /* if 'u' can push to the adjacent vertice */

38: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:195..195
   195  		if ((curr_f = CAP(k) - FLOW(k)) > 0 && h[u] > h[DESTIN(k)]) { /* if 'u' can push to the adjacent vertice */

39: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:195..195
   195  		if ((curr_f = CAP(k) - FLOW(k)) > 0 && h[u] > h[DESTIN(k)]) { /* if 'u' can push to the adjacent vertice */

40: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:194..194
   194  	for (k = ADJ(u)->head; k != NULL && e[u] != 0; k = k->next) {

41: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:182..182
   182  	h[u] = min + 1;

42: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:180..180
   180  		min = (min == -1) ? h[DESTIN(k)] : MIN(min, h[DESTIN(k)]); /* finds the lowest adjacent vertice that can receive flow */

43: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:180..180
   180  		min = (min == -1) ? h[DESTIN(k)] : MIN(min, h[DESTIN(k)]); /* finds the lowest adjacent vertice that can receive flow */

44: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:180..180
   180  		min = (min == -1) ? h[DESTIN(k)] : MIN(min, h[DESTIN(k)]); /* finds the lowest adjacent vertice that can receive flow */

45: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:180..180
   180  		min = (min == -1) ? h[DESTIN(k)] : MIN(min, h[DESTIN(k)]); /* finds the lowest adjacent vertice that can receive flow */

46: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:166..166
   166  	e[v] += flow;

47: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:165..165
   165  	e[u] -= flow;

48: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:164..164
   164  	int flow = MIN(e[u], curr_f);

49: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:146..146
   146  		free(g->vertices[i]);

50: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:145..145
   145  			clear_list(g->vertices[i]);

51: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:144..144
   144  		if (g->vertices[i] != NULL)
=== Unchecked parameter value used in array index ===
1: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:313..313
   313  					critical[REAL(DESTIN(k), g->numSuppliers)] = 1;

2: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:194..194
   194  	for (k = ADJ(u)->head; k != NULL && e[u] != 0; k = k->next) {

3: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:182..182
   182  	h[u] = min + 1;

4: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:166..166
   166  	e[v] += flow;

5: /home/fmarques/sbugs/projects/alunos/asa_1819_p2/al113/proj.c:164..164
   164  	int flow = MIN(e[u], curr_f);
