// Seed: 4059286141
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wand id_7,
    output wor id_8,
    input tri0 id_9,
    input wand id_10,
    input wand id_11,
    output supply1 id_12,
    input tri id_13,
    input wand id_14
    , id_19,
    output uwire id_15,
    input supply0 id_16,
    input uwire id_17
);
  logic id_20 = 1;
  assign id_12 = id_9;
  logic id_21;
  if (1 - 1) begin : LABEL_0
    wire id_22;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_1 = 32'd26
) (
    input  wand  _id_0,
    input  tri   _id_1
    , id_7,
    input  uwire id_2,
    output uwire id_3,
    input  wire  id_4,
    input  wor   id_5
);
  assign id_7 = 1'h0 - id_7;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_3,
      id_2,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_2,
      id_5,
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_15 = 0;
  wire [id_0 : id_1] id_8;
  if (1) logic id_9;
  else begin : LABEL_0
    wire id_10;
  end
  logic [id_1 : 1] id_11;
  ;
  assign id_11 = id_4;
endmodule
