DMA_DEV_TO_MEM,VAR_0
DMA_MEM_TO_DEV,VAR_1
DMA_MEM_TO_MEM,VAR_2
EINVAL,VAR_3
GDMA_REG_CTRL0,FUNC_0
GDMA_REG_CTRL0_BURST_SHIFT,VAR_4
GDMA_REG_CTRL0_DONE_INT,VAR_5
GDMA_REG_CTRL0_DST_ADDR_FIXED,VAR_6
GDMA_REG_CTRL0_ENABLE,VAR_7
GDMA_REG_CTRL0_SRC_ADDR_FIXED,VAR_8
GDMA_REG_CTRL0_SW_MODE,VAR_9
GDMA_REG_CTRL0_TX_SHIFT,VAR_10
GDMA_REG_CTRL1,FUNC_1
GDMA_REG_CTRL1_COHERENT,VAR_11
GDMA_REG_CTRL1_DST_REQ_SHIFT,VAR_12
GDMA_REG_CTRL1_NEXT_SHIFT,VAR_13
GDMA_REG_CTRL1_SRC_REQ_SHIFT,VAR_14
GDMA_REG_DST_ADDR,FUNC_2
GDMA_REG_SRC_ADDR,FUNC_3
dev_err,FUNC_4
gdma_dma_chan_get_dev,FUNC_5
gdma_dma_read,FUNC_6
gdma_dma_write,FUNC_7
rt3883_dump_reg,FUNC_8
unlikely,FUNC_9
wmb,FUNC_10
rt3883_gdma_start_transfer,FUNC_11
chan,VAR_15
dma_dev,VAR_16
src_addr,VAR_17
dst_addr,VAR_18
sg,VAR_19
ctrl0,VAR_20
ctrl1,VAR_21
