Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/05-openroad-globalplacement/generic_ripple_carry_adder.odb'…
Reading design constraints file at '/nix/store/giv9dbfir1g36hiqrccwznrmafdg2jhb-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 17 input buffers.
[INFO RSZ-0028] Inserted 9 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |        94
       10 |       9 |       0 |             0 |        84
       20 |      19 |       0 |             0 |        74
       30 |      29 |       0 |             0 |        64
       40 |      39 |       0 |             0 |        54
       50 |      48 |       0 |             0 |        44
       60 |      58 |       0 |             0 |        34
       70 |      66 |       0 |             0 |        24
       80 |      73 |       0 |             0 |        14
       90 |      73 |       0 |             0 |         4
    final |      73 |       0 |             0 |         0
---------------------------------------------------------
[INFO RSZ-0039] Resized 73 instances.
Placement Analysis
---------------------------------
total displacement        175.6 u
average displacement        2.3 u
max displacement            6.7 u
original HPWL             564.4 u
legalized HPWL            779.4 u
delta HPWL                   38 %

[INFO DPL-0020] Mirrored 38 instances
[INFO DPL-0021] HPWL before             779.4 u
[INFO DPL-0022] HPWL after              728.8 u
[INFO DPL-0023] HPWL delta               -6.5 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Buffer                                    8      30.03
  Timing Repair Buffer                     26     108.85
  Inverter                                  1       3.75
  Multi-Input combinational cell           42     255.24
  Total                                    77     397.88
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/06-openroad-repairdesignpostgpl/generic_ripple_carry_adder.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/06-openroad-repairdesignpostgpl/generic_ripple_carry_adder.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/06-openroad-repairdesignpostgpl/generic_ripple_carry_adder.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/06-openroad-repairdesignpostgpl/generic_ripple_carry_adder.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/06-openroad-repairdesignpostgpl/generic_ripple_carry_adder.sdc'…
