$date
	Sat Oct 22 19:44:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#617349
b100 !
1"
#617350
b100 &
b100 %
1$
#617351
0"
#617354
b10 &
b10 %
#617358
b1 &
1#
b1 %
#617362
b0 &
b0 %
0#
0$
#1608717
b10 !
1"
#1608718
b10 &
b10 %
1$
#1608719
0"
#1608722
b1 &
b1 %
1#
#1608726
b0 &
0#
b0 %
0$
#2629209
b10111 !
1"
#2629210
b10111 &
b10111 %
1$
#2629211
0"
#2629214
b1000110 &
b1000110 %
#2629218
b100011 &
b100011 %
#2629222
b1101010 &
b1101010 %
#2629226
b110101 &
b110101 %
#2629230
b10100000 &
b10100000 %
#2629234
b1010000 &
b1010000 %
#2629238
b101000 &
b101000 %
#2629242
b10100 &
b10100 %
#2629246
b1010 &
b1010 %
#2629250
b101 &
b101 %
#2629254
b10000 &
b10000 %
#2629258
b1000 &
b1000 %
#2629262
b100 &
b100 %
#2629266
b10 &
b10 %
#2629270
b1 &
1#
b1 %
#2629274
b0 &
b0 %
0#
0$
#4500012
