{"vcs1":{"timestamp_begin":1739439236.733522037, "rt":0.27, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739439237.079789717, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739439237.395728399, "rt":0.16, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739439236.503291373}
{"VCS_COMP_START_TIME": 1739439236.503291373}
{"VCS_COMP_END_TIME": 1739439237.619276846}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150356}}
