[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/AllBinding/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/AllBinding/enum.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<40> s<39> l<1:1> el<1:0>
n<> u<2> t<IntVec_TypeLogic> p<13> s<12> l<1:14> el<1:19>
n<1> u<3> t<IntConst> p<4> l<1:20> el<1:21>
n<> u<4> t<Primary_literal> p<5> c<3> l<1:20> el<1:21>
n<> u<5> t<Constant_primary> p<6> c<4> l<1:20> el<1:21>
n<> u<6> t<Constant_expression> p<11> c<5> s<10> l<1:20> el<1:21>
n<0> u<7> t<IntConst> p<8> l<1:22> el<1:23>
n<> u<8> t<Primary_literal> p<9> c<7> l<1:22> el<1:23>
n<> u<9> t<Constant_primary> p<10> c<8> l<1:22> el<1:23>
n<> u<10> t<Constant_expression> p<11> c<9> l<1:22> el<1:23>
n<> u<11> t<Constant_range> p<12> c<6> l<1:20> el<1:23>
n<> u<12> t<Packed_dimension> p<13> c<11> l<1:19> el<1:24>
n<> u<13> t<Enum_base_type> p<32> c<2> s<19> l<1:14> el<1:24>
n<SCR1_MEM_RESP_NOTRDY> u<14> t<StringConst> p<19> s<18> l<2:5> el<2:25>
n<2'b00> u<15> t<IntConst> p<16> l<2:31> el<2:36>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:31> el<2:36>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:31> el<2:36>
n<> u<18> t<Constant_expression> p<19> c<17> l<2:31> el<2:36>
n<> u<19> t<Enum_name_declaration> p<32> c<14> s<25> l<2:5> el<2:36>
n<SCR1_MEM_RESP_RDY_OK> u<20> t<StringConst> p<25> s<24> l<3:5> el<3:25>
n<2'b01> u<21> t<IntConst> p<22> l<3:31> el<3:36>
n<> u<22> t<Primary_literal> p<23> c<21> l<3:31> el<3:36>
n<> u<23> t<Constant_primary> p<24> c<22> l<3:31> el<3:36>
n<> u<24> t<Constant_expression> p<25> c<23> l<3:31> el<3:36>
n<> u<25> t<Enum_name_declaration> p<32> c<20> s<31> l<3:5> el<3:36>
n<SCR1_MEM_RESP_RDY_ER> u<26> t<StringConst> p<31> s<30> l<4:5> el<4:25>
n<2'b10> u<27> t<IntConst> p<28> l<4:31> el<4:36>
n<> u<28> t<Primary_literal> p<29> c<27> l<4:31> el<4:36>
n<> u<29> t<Constant_primary> p<30> c<28> l<4:31> el<4:36>
n<> u<30> t<Constant_expression> p<31> c<29> l<4:31> el<4:36>
n<> u<31> t<Enum_name_declaration> p<32> c<26> l<4:5> el<4:36>
n<> u<32> t<Data_type> p<34> c<13> s<33> l<1:9> el<5:2>
n<type_scr1_mem_resp_e> u<33> t<StringConst> p<34> l<5:3> el<5:23>
n<> u<34> t<Type_declaration> p<35> c<32> l<1:1> el<5:24>
n<> u<35> t<Data_declaration> p<36> c<34> l<1:1> el<5:24>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<1:1> el<5:24>
n<> u<37> t<Package_item> p<38> c<36> l<1:1> el<5:24>
n<> u<38> t<Description> p<39> c<37> l<1:1> el<5:24>
n<> u<39> t<Source_text> p<40> c<38> l<1:1> el<5:24>
n<> u<40> t<Top_level_rule> c<1> l<1:1> el<6:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/AllBinding/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<28> s<27> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<9> s<8> l<1:13> el<1:18>
n<type_scr1_mem_resp_e> u<5> t<StringConst> p<6> l<1:21> el<1:41>
n<> u<6> t<Data_type> p<7> c<5> l<1:21> el<1:41>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:21> el<1:41>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:21> el<1:41>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:13> el<1:41>
n<dmem2exu_resp_i> u<10> t<StringConst> p<11> l<1:57> el<1:72>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:13> el<1:72>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:73>
n<> u<13> t<Module_ansi_header> p<25> c<2> s<23> l<1:1> el<1:74>
n<type_scr1_mem_resp_e> u<14> t<StringConst> p<18> s<17> l<3:1> el<3:21>
n<dmem2exu_resp_ii> u<15> t<StringConst> p<16> l<3:37> el<3:53>
n<> u<16> t<Net_decl_assignment> p<17> c<15> l<3:37> el<3:53>
n<> u<17> t<List_of_net_decl_assignments> p<18> c<16> l<3:37> el<3:53>
n<> u<18> t<Net_declaration> p<19> c<14> l<3:1> el<3:54>
n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<3:1> el<3:54>
n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<3:1> el<3:54>
n<> u<21> t<Module_common_item> p<22> c<20> l<3:1> el<3:54>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<3:1> el<3:54>
n<> u<23> t<Non_port_module_item> p<25> c<22> s<24> l<3:1> el<3:54>
n<> u<24> t<ENDMODULE> p<25> l<5:1> el<5:10>
n<> u<25> t<Module_declaration> p<26> c<13> l<1:1> el<5:10>
n<> u<26> t<Description> p<27> c<25> l<1:1> el<5:10>
n<> u<27> t<Source_text> p<28> c<26> l<1:1> el<5:10>
n<> u<28> t<Top_level_rule> c<1> l<1:1> el<6:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AllBinding/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/AllBinding/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/AllBinding/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               8
design                                                 1
enum_const                                             3
enum_typespec                                          1
enum_var                                               2
logic_net                                              2
logic_typespec                                         1
module_inst                                            3
port                                                   2
range                                                  1
ref_obj                                                8
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               8
design                                                 1
enum_const                                             3
enum_typespec                                          1
enum_var                                               2
logic_net                                              2
logic_typespec                                         1
module_inst                                            3
port                                                   3
range                                                  1
ref_obj                                               10
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AllBinding/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/AllBinding/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/AllBinding/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiName:dmem2exu_resp_i
    |vpiFullName:work@top.dmem2exu_resp_i
  |vpiNet:
  \_logic_net: (work@top.dmem2exu_resp_ii), line:3:37, endln:3:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_obj: (work@top.dmem2exu_resp_ii)
      |vpiParent:
      \_logic_net: (work@top.dmem2exu_resp_ii), line:3:37, endln:3:53
      |vpiFullName:work@top.dmem2exu_resp_ii
      |vpiActual:
      \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
    |vpiName:dmem2exu_resp_ii
    |vpiFullName:work@top.dmem2exu_resp_ii
  |vpiPort:
  \_port: (dmem2exu_resp_i), line:1:57, endln:1:72
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiName:dmem2exu_resp_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.dmem2exu_resp_i.dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiParent:
      \_port: (dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiName:dmem2exu_resp_i
      |vpiFullName:work@top.dmem2exu_resp_i.dmem2exu_resp_i
      |vpiActual:
      \_logic_net: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
    |vpiTypedef:
    \_ref_obj: (work@top.dmem2exu_resp_i)
      |vpiParent:
      \_port: (dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiFullName:work@top.dmem2exu_resp_i
      |vpiActual:
      \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
|vpiTypedef:
\_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
  |vpiParent:
  \_design: (work@top)
  |vpiName:type_scr1_mem_resp_e
  |vpiInstance:
  \_design: (work@top)
  |vpiBaseTypespec:
  \_ref_obj: (type_scr1_mem_resp_e)
    |vpiParent:
    \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
    |vpiFullName:type_scr1_mem_resp_e
    |vpiActual:
    \_logic_typespec: , line:1:14, endln:1:24
  |vpiEnumConst:
  \_enum_const: (SCR1_MEM_RESP_NOTRDY), line:2:5, endln:2:36
    |vpiParent:
    \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
    |vpiName:SCR1_MEM_RESP_NOTRDY
    |BIN:00
    |vpiDecompile:2'b00
    |vpiSize:2
  |vpiEnumConst:
  \_enum_const: (SCR1_MEM_RESP_RDY_OK), line:3:5, endln:3:36
    |vpiParent:
    \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
    |vpiName:SCR1_MEM_RESP_RDY_OK
    |BIN:01
    |vpiDecompile:2'b01
    |vpiSize:2
  |vpiEnumConst:
  \_enum_const: (SCR1_MEM_RESP_RDY_ER), line:4:5, endln:4:36
    |vpiParent:
    \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
    |vpiName:SCR1_MEM_RESP_RDY_ER
    |BIN:10
    |vpiDecompile:2'b10
    |vpiSize:2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
  |vpiName:work@top
  |vpiVariables:
  \_enum_var: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_obj: (work@top.dmem2exu_resp_i)
      |vpiParent:
      \_enum_var: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiFullName:work@top.dmem2exu_resp_i
      |vpiActual:
      \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
    |vpiName:dmem2exu_resp_i
    |vpiFullName:work@top.dmem2exu_resp_i
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@top.dmem2exu_resp_ii), line:3:37, endln:3:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_obj: (work@top.dmem2exu_resp_ii)
      |vpiParent:
      \_enum_var: (work@top.dmem2exu_resp_ii), line:3:37, endln:3:53
      |vpiFullName:work@top.dmem2exu_resp_ii
      |vpiActual:
      \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
    |vpiName:dmem2exu_resp_ii
    |vpiFullName:work@top.dmem2exu_resp_ii
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (dmem2exu_resp_i), line:1:57, endln:1:72
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiName:dmem2exu_resp_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiParent:
      \_port: (dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiName:dmem2exu_resp_i
      |vpiFullName:work@top.dmem2exu_resp_i
      |vpiActual:
      \_enum_var: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
    |vpiTypedef:
    \_ref_obj: (work@top.dmem2exu_resp_i)
      |vpiParent:
      \_port: (dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiFullName:work@top.dmem2exu_resp_i
      |vpiActual:
      \_enum_typespec: (type_scr1_mem_resp_e), line:1:1, endln:5:24
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
\_weaklyReferenced:
\_logic_typespec: , line:1:14, endln:1:24
  |vpiRange:
  \_range: , line:1:19, endln:1:24
    |vpiParent:
    \_logic_typespec: , line:1:14, endln:1:24
    |vpiLeftRange:
    \_constant: , line:1:20, endln:1:21
      |vpiParent:
      \_range: , line:1:19, endln:1:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:22, endln:1:23
      |vpiParent:
      \_range: , line:1:19, endln:1:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/AllBinding/dut.sv  | ${SURELOG_DIR}/build/regression/AllBinding/roundtrip/dut_000.sv  | 2 | 5 |
[roundtrip]: ${SURELOG_DIR}/tests/AllBinding/enum.sv | ${SURELOG_DIR}/build/regression/AllBinding/roundtrip/enum_000.sv | 0 | 5 |