$date
	Thu Mar 20 13:24:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module part3_TB $end
$var wire 2 ! output1 [1:0] $end
$var reg 4 " count [3:0] $end
$var reg 2 # input1 [1:0] $end
$var reg 2 $ input2 [1:0] $end
$var reg 2 % input3 [1:0] $end
$var reg 2 & input4 [1:0] $end
$var reg 2 ' select [1:0] $end
$scope module instantiate_mux4_2bit $end
$var wire 2 ( s [1:0] $end
$var wire 2 ) u [1:0] $end
$var wire 2 * v [1:0] $end
$var wire 2 + w [1:0] $end
$var wire 2 , x [1:0] $end
$var wire 2 - m [1:0] $end
$scope module mux1 $end
$var wire 2 . s [1:0] $end
$var wire 1 / u $end
$var wire 1 0 v $end
$var wire 1 1 w $end
$var wire 1 2 x $end
$var reg 1 3 m $end
$var reg 1 4 t1 $end
$var reg 1 5 t2 $end
$upscope $end
$scope module mux2 $end
$var wire 2 6 s [1:0] $end
$var wire 1 7 u $end
$var wire 1 8 v $end
$var wire 1 9 w $end
$var wire 1 : x $end
$var reg 1 ; m $end
$var reg 1 < t1 $end
$var reg 1 = t2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0=
0<
0;
0:
09
08
07
b0 6
05
14
13
02
01
00
1/
b0 .
b1 -
b0 ,
b0 +
b0 *
b1 )
b0 (
b0 '
b0 &
b0 %
b0 $
b1 #
b0 "
b1 !
$end
#50000
b0 !
b0 -
03
04
b1 '
b1 (
b1 .
b1 6
b1 "
#100000
14
b10 '
b10 (
b10 .
b10 6
b10 "
#150000
04
b11 '
b11 (
b11 .
b11 6
b11 "
#200000
10
0/
b0 '
b0 (
b0 .
b0 6
b1 $
b1 *
b0 #
b0 )
b100 "
#250000
b1 !
b1 -
13
14
b1 '
b1 (
b1 .
b1 6
b101 "
#300000
04
b0 !
b0 -
03
b10 '
b10 (
b10 .
b10 6
b110 "
#350000
14
b11 '
b11 (
b11 .
b11 6
b111 "
#400000
04
00
b0 '
b0 (
b0 .
b0 6
b0 $
b0 *
b1000 "
#450000
b1001 "
#500000
b1010 "
