

================================================================
== Vitis HLS Report for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'
================================================================
* Date:           Wed Jun  7 23:11:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  1.636 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.198 us|  0.198 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_PREPARE_WT16  |       16|       16|         2|          1|          1|    16|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     552|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     552|     139|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mux_16_4_32_1_1_U75  |mux_16_4_32_1_1  |        0|   0|  0|  65|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0|  65|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln541_fu_437_p2        |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln541_fu_431_p2       |      icmp|   0|  0|  13|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_6     |   9|          2|    5|         10|
    |t_fu_140                 |   9|          2|    5|         10|
    |w_strm_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |W_10_fu_184              |  32|   0|   32|          0|
    |W_11_fu_188              |  32|   0|   32|          0|
    |W_12_fu_192              |  32|   0|   32|          0|
    |W_13_fu_196              |  32|   0|   32|          0|
    |W_14_fu_200              |  32|   0|   32|          0|
    |W_15_fu_204              |  32|   0|   32|          0|
    |W_17_reg_743             |  32|   0|   32|          0|
    |W_1_fu_148               |  32|   0|   32|          0|
    |W_2_fu_152               |  32|   0|   32|          0|
    |W_3_fu_156               |  32|   0|   32|          0|
    |W_4_fu_160               |  32|   0|   32|          0|
    |W_5_fu_164               |  32|   0|   32|          0|
    |W_6_fu_168               |  32|   0|   32|          0|
    |W_7_fu_172               |  32|   0|   32|          0|
    |W_8_fu_176               |  32|   0|   32|          0|
    |W_9_fu_180               |  32|   0|   32|          0|
    |W_fu_144                 |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |t_fu_140                 |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 552|   0|  552|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16|  return value|
|w_strm_din             |  out|   32|     ap_fifo|                                                 w_strm|       pointer|
|w_strm_num_data_valid  |   in|    6|     ap_fifo|                                                 w_strm|       pointer|
|w_strm_fifo_cap        |   in|    6|     ap_fifo|                                                 w_strm|       pointer|
|w_strm_full_n          |   in|    1|     ap_fifo|                                                 w_strm|       pointer|
|w_strm_write           |  out|    1|     ap_fifo|                                                 w_strm|       pointer|
|blk                    |   in|   32|     ap_none|                                                    blk|        scalar|
|blk_1                  |   in|   32|     ap_none|                                                  blk_1|        scalar|
|blk_2                  |   in|   32|     ap_none|                                                  blk_2|        scalar|
|blk_3                  |   in|   32|     ap_none|                                                  blk_3|        scalar|
|blk_4                  |   in|   32|     ap_none|                                                  blk_4|        scalar|
|blk_5                  |   in|   32|     ap_none|                                                  blk_5|        scalar|
|blk_6                  |   in|   32|     ap_none|                                                  blk_6|        scalar|
|blk_7                  |   in|   32|     ap_none|                                                  blk_7|        scalar|
|blk_8                  |   in|   32|     ap_none|                                                  blk_8|        scalar|
|blk_9                  |   in|   32|     ap_none|                                                  blk_9|        scalar|
|blk_13                 |   in|   32|     ap_none|                                                 blk_13|        scalar|
|blk_10                 |   in|   32|     ap_none|                                                 blk_10|        scalar|
|blk_11                 |   in|   32|     ap_none|                                                 blk_11|        scalar|
|blk_12                 |   in|   32|     ap_none|                                                 blk_12|        scalar|
|blk_15                 |   in|   32|     ap_none|                                                 blk_15|        scalar|
|blk_14                 |   in|   32|     ap_none|                                                 blk_14|        scalar|
|W_15_out               |  out|   32|      ap_vld|                                               W_15_out|       pointer|
|W_15_out_ap_vld        |  out|    1|      ap_vld|                                               W_15_out|       pointer|
|W_14_out               |  out|   32|      ap_vld|                                               W_14_out|       pointer|
|W_14_out_ap_vld        |  out|    1|      ap_vld|                                               W_14_out|       pointer|
|W_13_out               |  out|   32|      ap_vld|                                               W_13_out|       pointer|
|W_13_out_ap_vld        |  out|    1|      ap_vld|                                               W_13_out|       pointer|
|W_12_out               |  out|   32|      ap_vld|                                               W_12_out|       pointer|
|W_12_out_ap_vld        |  out|    1|      ap_vld|                                               W_12_out|       pointer|
|W_11_out               |  out|   32|      ap_vld|                                               W_11_out|       pointer|
|W_11_out_ap_vld        |  out|    1|      ap_vld|                                               W_11_out|       pointer|
|W_10_out               |  out|   32|      ap_vld|                                               W_10_out|       pointer|
|W_10_out_ap_vld        |  out|    1|      ap_vld|                                               W_10_out|       pointer|
|W_9_out                |  out|   32|      ap_vld|                                                W_9_out|       pointer|
|W_9_out_ap_vld         |  out|    1|      ap_vld|                                                W_9_out|       pointer|
|W_8_out                |  out|   32|      ap_vld|                                                W_8_out|       pointer|
|W_8_out_ap_vld         |  out|    1|      ap_vld|                                                W_8_out|       pointer|
|W_7_out                |  out|   32|      ap_vld|                                                W_7_out|       pointer|
|W_7_out_ap_vld         |  out|    1|      ap_vld|                                                W_7_out|       pointer|
|W_6_out                |  out|   32|      ap_vld|                                                W_6_out|       pointer|
|W_6_out_ap_vld         |  out|    1|      ap_vld|                                                W_6_out|       pointer|
|W_5_out                |  out|   32|      ap_vld|                                                W_5_out|       pointer|
|W_5_out_ap_vld         |  out|    1|      ap_vld|                                                W_5_out|       pointer|
|W_4_out                |  out|   32|      ap_vld|                                                W_4_out|       pointer|
|W_4_out_ap_vld         |  out|    1|      ap_vld|                                                W_4_out|       pointer|
|W_3_out                |  out|   32|      ap_vld|                                                W_3_out|       pointer|
|W_3_out_ap_vld         |  out|    1|      ap_vld|                                                W_3_out|       pointer|
|W_2_out                |  out|   32|      ap_vld|                                                W_2_out|       pointer|
|W_2_out_ap_vld         |  out|    1|      ap_vld|                                                W_2_out|       pointer|
|W_1_out                |  out|   32|      ap_vld|                                                W_1_out|       pointer|
|W_1_out_ap_vld         |  out|    1|      ap_vld|                                                W_1_out|       pointer|
|W_out                  |  out|   32|      ap_vld|                                                  W_out|       pointer|
|W_out_ap_vld           |  out|    1|      ap_vld|                                                  W_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+

