--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml topLevel.twx topLevel.ncd -o topLevel.twr topLevel.pcf -ucf
topLevel.ucf

Design file:              topLevel.ncd
Physical constraint file: topLevel.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
enable      |    1.564(R)|      SLOW  |    2.069(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
test<0>     |        22.578(R)|      SLOW  |         6.569(R)|      FAST  |clk_BUFGP         |   0.000|
test<1>     |        22.024(R)|      SLOW  |         6.686(R)|      FAST  |clk_BUFGP         |   0.000|
test<2>     |        21.980(R)|      SLOW  |         6.400(R)|      FAST  |clk_BUFGP         |   0.000|
test<3>     |        21.499(R)|      SLOW  |         6.125(R)|      FAST  |clk_BUFGP         |   0.000|
test<4>     |        22.167(R)|      SLOW  |         6.752(R)|      FAST  |clk_BUFGP         |   0.000|
test<5>     |        21.433(R)|      SLOW  |         6.306(R)|      FAST  |clk_BUFGP         |   0.000|
test<6>     |        21.324(R)|      SLOW  |         6.787(R)|      FAST  |clk_BUFGP         |   0.000|
test<7>     |        21.051(R)|      SLOW  |         6.930(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.694|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn1           |test<0>        |   10.266|
btn1           |test<1>        |    9.836|
btn1           |test<2>        |    9.310|
btn1           |test<3>        |    9.198|
btn1           |test<4>        |    9.908|
btn1           |test<5>        |    9.468|
btn1           |test<6>        |   10.313|
btn1           |test<7>        |    9.652|
btn2           |test<0>        |   10.862|
btn2           |test<1>        |   10.456|
btn2           |test<2>        |   10.431|
btn2           |test<3>        |   10.095|
btn2           |test<4>        |   10.665|
btn2           |test<5>        |   10.396|
btn2           |test<6>        |   11.059|
btn2           |test<7>        |   11.084|
btn3           |test<0>        |   11.398|
btn3           |test<1>        |   10.939|
btn3           |test<2>        |    9.948|
btn3           |test<3>        |   10.267|
btn3           |test<4>        |   10.180|
btn3           |test<5>        |   10.086|
btn3           |test<6>        |   11.169|
btn3           |test<7>        |   10.204|
---------------+---------------+---------+


Analysis completed Sun Jan 25 15:25:32 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



