{"vcs1":{"timestamp_begin":1739442438.609251107, "rt":0.24, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1739442438.923662501, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739442439.224657261, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739442438.393204931}
{"VCS_COMP_START_TIME": 1739442438.393204931}
{"VCS_COMP_END_TIME": 1739442439.433658107}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150344}}
