WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1251935 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1251935 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 5574649 heartbeat IPC: 1.794 cumulative IPC: 1.157 (Simulation time: 00 hr 02 min 04 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 4322715 cumulative IPC: 1.157 (Simulation time: 00 hr 02 min 04 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 4322715 cumulative IPC: 1.157 (Simulation time: 00 hr 02 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.157 instructions: 5000003 cycles: 4322715
CPU 0 Branch Prediction Accuracy: 97.78% MPKI: 6.96 Average ROB Occupancy at Mispredict: 71.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0684
BRANCH_INDIRECT: 0.263
BRANCH_CONDITIONAL: 3.98
BRANCH_DIRECT_CALL: 0.109
BRANCH_INDIRECT_CALL: 0.544
BRANCH_RETURN: 1.99

LLC TOTAL        ACCESS:      52399 HIT:      35641 MISS:      16758
LLC LOAD         ACCESS:      23971 HIT:      15212 MISS:       8759
LLC RFO          ACCESS:       3693 HIT:        939 MISS:       2754
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16216 HIT:      16211 MISS:          5
LLC TRANSLATION  ACCESS:       8519 HIT:       3279 MISS:       5240
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 360.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1325255 HIT:    1235569 MISS:      89686
cpu0_DTLB LOAD         ACCESS:    1325255 HIT:    1235569 MISS:      89686
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 40.26 cycles
cpu0_ITLB TOTAL        ACCESS:     163717 HIT:     153826 MISS:       9891
cpu0_ITLB LOAD         ACCESS:     163717 HIT:     153826 MISS:       9891
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.523 cycles
cpu0_L1D TOTAL        ACCESS:    1531667 HIT:    1398922 MISS:     132745
cpu0_L1D LOAD         ACCESS:    1118548 HIT:    1017335 MISS:     101213
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     399547 HIT:     378667 MISS:      20880
cpu0_L1D TRANSLATION  ACCESS:      13572 HIT:       2920 MISS:      10652
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 52.02 cycles
cpu0_L1I TOTAL        ACCESS:     179535 HIT:     167561 MISS:      11974
cpu0_L1I LOAD         ACCESS:     179535 HIT:     167561 MISS:      11974
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 31.98 cycles
cpu0_L2C TOTAL        ACCESS:      89386 HIT:      53160 MISS:      36226
cpu0_L2C LOAD         ACCESS:      56326 HIT:      32355 MISS:      23971
cpu0_L2C RFO          ACCESS:       5067 HIT:       1374 MISS:       3693
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17436 HIT:      17393 MISS:         43
cpu0_L2C TRANSLATION  ACCESS:      10557 HIT:       2038 MISS:       8519
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 187.1 cycles
cpu0_STLB TOTAL        ACCESS:      53362 HIT:      44270 MISS:       9092
cpu0_STLB LOAD         ACCESS:      53362 HIT:      44270 MISS:       9092
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 387.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4614
  ROW_BUFFER_MISS:      12137
 AVG DBUS CONGESTED CYCLE: 3.901
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        452
  FULL:       2298
