#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_00000261bc03b0c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000261bc03e410 .scope module, "crcc_tb" "crcc_tb" 3 4;
 .timescale -9 -12;
v00000261bc0b74d0_0 .var "axiid", 0 0;
v00000261bc0b7890_0 .var "axiid_alt", 7 0;
v00000261bc0b7cf0_0 .var "axiiv", 0 0;
v00000261bc0b72f0_0 .net "axiod", 7 0, v00000261bc0b6f80_0;  1 drivers
L_00000261bc150088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000261bc0b7430_0 .net "axiov", 0 0, L_00000261bc150088;  1 drivers
v00000261bc0b7f70_0 .var "clk", 0 0;
v00000261bc0b7390_0 .var "rst", 0 0;
v00000261bc0b7c50_0 .var "test1", 15 0;
v00000261bc0b7e30_0 .var "test2", 31 0;
v00000261bc0b7610_0 .var "test3", 71 0;
S_00000261bc0444d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 41, 3 41 0, S_00000261bc03e410;
 .timescale -9 -12;
v00000261bc012720_0 .var/2s "i", 31 0;
S_00000261bc044660 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 43, 3 43 0, S_00000261bc0444d0;
 .timescale -9 -12;
v00000261bc0447f0_0 .var/2s "j", 31 0;
S_00000261bc0127c0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 65, 3 65 0, S_00000261bc03e410;
 .timescale -9 -12;
v00000261bc0b5ef0_0 .var/2s "i", 31 0;
S_00000261bc012950 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 67, 3 67 0, S_00000261bc0127c0;
 .timescale -9 -12;
v00000261bc012ae0_0 .var/2s "j", 31 0;
S_00000261bc0b5f90 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 88, 3 88 0, S_00000261bc03e410;
 .timescale -9 -12;
v00000261bc0b6350_0 .var/2s "i", 31 0;
S_00000261bc0b6120 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 90, 3 90 0, S_00000261bc0b5f90;
 .timescale -9 -12;
v00000261bc0b62b0_0 .var/2s "j", 31 0;
S_00000261bc0b63f0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 111, 3 111 0, S_00000261bc03e410;
 .timescale -9 -12;
v00000261bc0b67b0_0 .var/2s "i", 31 0;
S_00000261bc0b6580 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 3 113, 3 113 0, S_00000261bc0b63f0;
 .timescale -9 -12;
v00000261bc0b6710_0 .var/2s "j", 31 0;
S_00000261bc0b6850 .scope module, "my_crcc" "crcc" 3 13, 4 12 0, S_00000261bc03e410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 1 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 8 "axiod";
v00000261bc0b6e40_0 .net "axiid", 0 0, v00000261bc0b74d0_0;  1 drivers
v00000261bc0b6ee0_0 .net "axiiv", 0 0, v00000261bc0b7cf0_0;  1 drivers
v00000261bc0b6f80_0 .var "axiod", 7 0;
v00000261bc0b7a70_0 .net "axiov", 0 0, L_00000261bc150088;  alias, 1 drivers
v00000261bc0b7570_0 .net "clk", 0 0, v00000261bc0b7f70_0;  1 drivers
v00000261bc0b76b0_0 .net "rst", 0 0, v00000261bc0b7390_0;  1 drivers
v00000261bc0b7250_0 .var "saxiod", 7 0;
v00000261bc0b7bb0_0 .var "taxiod", 7 0;
E_00000261bc043220 .event posedge, v00000261bc0b7570_0;
E_00000261bc043060 .event anyedge, v00000261bc0b7bb0_0, v00000261bc0b6e40_0;
S_00000261bc0b69e0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 4 29, 4 29 0, S_00000261bc0b6850;
 .timescale -9 -12;
v00000261bc0b6b70_0 .var/2s "i", 31 0;
S_00000261bc0b6c10 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 4 37, 4 37 0, S_00000261bc0b6850;
 .timescale -9 -12;
v00000261bc0b6da0_0 .var/2s "k", 31 0;
    .scope S_00000261bc0b6850;
T_0 ;
    %wait E_00000261bc043060;
    %fork t_1, S_00000261bc0b69e0;
    %jmp t_0;
    .scope S_00000261bc0b69e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000261bc0b6b70_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000261bc0b6b70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000261bc0b6b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %load/vec4 v00000261bc0b7bb0_0;
    %load/vec4 v00000261bc0b6b70_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v00000261bc0b6b70_0;
    %store/vec4 v00000261bc0b7250_0, 4, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v00000261bc0b7bb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000261bc0b6e40_0;
    %xor;
    %ix/getv/s 4, v00000261bc0b6b70_0;
    %store/vec4 v00000261bc0b7250_0, 4, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v00000261bc0b7bb0_0;
    %load/vec4 v00000261bc0b6b70_0;
    %subi 1, 0, 32;
    %part/s 1;
    %load/vec4 v00000261bc0b7bb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000261bc0b6e40_0;
    %xor;
    %xor;
    %ix/getv/s 4, v00000261bc0b6b70_0;
    %store/vec4 v00000261bc0b7250_0, 4, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v00000261bc0b7bb0_0;
    %load/vec4 v00000261bc0b6b70_0;
    %subi 1, 0, 32;
    %part/s 1;
    %load/vec4 v00000261bc0b7bb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000261bc0b6e40_0;
    %xor;
    %xor;
    %ix/getv/s 4, v00000261bc0b6b70_0;
    %store/vec4 v00000261bc0b7250_0, 4, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v00000261bc0b7bb0_0;
    %load/vec4 v00000261bc0b6b70_0;
    %subi 1, 0, 32;
    %part/s 1;
    %load/vec4 v00000261bc0b7bb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000261bc0b6e40_0;
    %xor;
    %xor;
    %ix/getv/s 4, v00000261bc0b6b70_0;
    %store/vec4 v00000261bc0b7250_0, 4, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v00000261bc0b6b70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b6b70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000261bc0b6850;
t_0 %join;
    %fork t_3, S_00000261bc0b6c10;
    %jmp t_2;
    .scope S_00000261bc0b6c10;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000261bc0b6da0_0, 0, 32;
T_0.8 ;
    %load/vec4 v00000261bc0b6da0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v00000261bc0b7bb0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v00000261bc0b6da0_0;
    %sub;
    %part/s 1;
    %ix/getv/s 4, v00000261bc0b6da0_0;
    %store/vec4 v00000261bc0b6f80_0, 4, 1;
    %load/vec4 v00000261bc0b6da0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b6da0_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %end;
    .scope S_00000261bc0b6850;
t_2 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000261bc0b6850;
T_1 ;
    %wait E_00000261bc043220;
    %load/vec4 v00000261bc0b76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000261bc0b7bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000261bc0b6ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v00000261bc0b7250_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v00000261bc0b7bb0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v00000261bc0b7bb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000261bc03e410;
T_2 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000261bc0b7c50_0, 0, 16;
    %pushi/vec4 313210061, 0, 32;
    %store/vec4 v00000261bc0b7e30_0, 0, 32;
    %pushi/vec4 3301493968, 0, 34;
    %concati/vec4 3570982112, 0, 32;
    %concati/vec4 57, 0, 6;
    %store/vec4 v00000261bc0b7610_0, 0, 72;
    %end;
    .thread T_2, $init;
    .scope S_00000261bc03e410;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v00000261bc0b7f70_0;
    %nor/r;
    %store/vec4 v00000261bc0b7f70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000261bc03e410;
T_4 ;
    %vpi_call/w 3 27 "$dumpfile", "crcc.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000261bc03e410 {0 0 0};
    %vpi_call/w 3 29 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7cf0_0, 0, 1;
    %fork t_5, S_00000261bc0444d0;
    %jmp t_4;
    .scope S_00000261bc0444d0;
t_5 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v00000261bc012720_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000261bc012720_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.1, 5;
    %load/vec4 v00000261bc0b7c50_0;
    %load/vec4 v00000261bc012720_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v00000261bc0b7890_0, 0, 8;
    %fork t_7, S_00000261bc044660;
    %jmp t_6;
    .scope S_00000261bc044660;
t_7 ;
    %load/vec4 v00000261bc012720_0;
    %subi 7, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0447f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000261bc0447f0_0;
    %load/vec4 v00000261bc012720_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v00000261bc0b7c50_0;
    %load/vec4 v00000261bc0447f0_0;
    %part/s 1;
    %store/vec4 v00000261bc0b74d0_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v00000261bc0447f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0447f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_00000261bc0444d0;
t_6 %join;
    %load/vec4 v00000261bc012720_0;
    %subi 8, 0, 32;
    %cast2;
    %store/vec4 v00000261bc012720_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_00000261bc03e410;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7cf0_0, 0, 1;
    %load/vec4 v00000261bc0b72f0_0;
    %cmpi/e 35, 0, 8;
    %jmp/0xz  T_4.4, 4;
    %vpi_call/w 3 50 "$display", "TEST 1 PASSED" {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call/w 3 52 "$display", "TEST 1 FAILED" {0 0 0};
    %vpi_call/w 3 53 "$display", "%h", v00000261bc0b72f0_0 {0 0 0};
T_4.5 ;
    %vpi_call/w 3 55 "$display", "---------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7cf0_0, 0, 1;
    %fork t_9, S_00000261bc0127c0;
    %jmp t_8;
    .scope S_00000261bc0127c0;
t_9 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000261bc0b5ef0_0, 0, 32;
T_4.6 ;
    %load/vec4 v00000261bc0b5ef0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.7, 5;
    %load/vec4 v00000261bc0b7e30_0;
    %load/vec4 v00000261bc0b5ef0_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v00000261bc0b7890_0, 0, 8;
    %fork t_11, S_00000261bc012950;
    %jmp t_10;
    .scope S_00000261bc012950;
t_11 ;
    %load/vec4 v00000261bc0b5ef0_0;
    %subi 7, 0, 32;
    %cast2;
    %store/vec4 v00000261bc012ae0_0, 0, 32;
T_4.8 ;
    %load/vec4 v00000261bc012ae0_0;
    %load/vec4 v00000261bc0b5ef0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v00000261bc0b7e30_0;
    %load/vec4 v00000261bc012ae0_0;
    %part/s 1;
    %store/vec4 v00000261bc0b74d0_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v00000261bc012ae0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000261bc012ae0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %end;
    .scope S_00000261bc0127c0;
t_10 %join;
    %load/vec4 v00000261bc0b5ef0_0;
    %subi 8, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b5ef0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %end;
    .scope S_00000261bc03e410;
t_8 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7cf0_0, 0, 1;
    %load/vec4 v00000261bc0b72f0_0;
    %cmpi/e 241, 0, 8;
    %jmp/0xz  T_4.10, 4;
    %vpi_call/w 3 74 "$display", "TEST 2 PASSED" {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %vpi_call/w 3 76 "$display", "TEST 2 FAILED" {0 0 0};
T_4.11 ;
    %vpi_call/w 3 78 "$display", "---------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7cf0_0, 0, 1;
    %fork t_13, S_00000261bc0b5f90;
    %jmp t_12;
    .scope S_00000261bc0b5f90;
t_13 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000261bc0b6350_0, 0, 32;
T_4.12 ;
    %load/vec4 v00000261bc0b6350_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.13, 5;
    %load/vec4 v00000261bc0b7e30_0;
    %load/vec4 v00000261bc0b6350_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v00000261bc0b7890_0, 0, 8;
    %fork t_15, S_00000261bc0b6120;
    %jmp t_14;
    .scope S_00000261bc0b6120;
t_15 ;
    %load/vec4 v00000261bc0b6350_0;
    %subi 7, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b62b0_0, 0, 32;
T_4.14 ;
    %load/vec4 v00000261bc0b62b0_0;
    %load/vec4 v00000261bc0b6350_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_4.15, 5;
    %load/vec4 v00000261bc0b7e30_0;
    %load/vec4 v00000261bc0b62b0_0;
    %part/s 1;
    %store/vec4 v00000261bc0b74d0_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v00000261bc0b62b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b62b0_0, 0, 32;
    %jmp T_4.14;
T_4.15 ;
    %end;
    .scope S_00000261bc0b5f90;
t_14 %join;
    %load/vec4 v00000261bc0b6350_0;
    %subi 8, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b6350_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %end;
    .scope S_00000261bc03e410;
t_12 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7cf0_0, 0, 1;
    %load/vec4 v00000261bc0b72f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_4.16, 4;
    %vpi_call/w 3 97 "$display", "TEST 3 PASSED" {0 0 0};
    %jmp T_4.17;
T_4.16 ;
    %vpi_call/w 3 99 "$display", "TEST 3 FAILED" {0 0 0};
T_4.17 ;
    %vpi_call/w 3 101 "$display", "---------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7cf0_0, 0, 1;
    %fork t_17, S_00000261bc0b63f0;
    %jmp t_16;
    .scope S_00000261bc0b63f0;
t_17 ;
    %pushi/vec4 71, 0, 32;
    %store/vec4 v00000261bc0b67b0_0, 0, 32;
T_4.18 ;
    %load/vec4 v00000261bc0b67b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.19, 5;
    %load/vec4 v00000261bc0b7610_0;
    %load/vec4 v00000261bc0b67b0_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v00000261bc0b7890_0, 0, 8;
    %fork t_19, S_00000261bc0b6580;
    %jmp t_18;
    .scope S_00000261bc0b6580;
t_19 ;
    %load/vec4 v00000261bc0b67b0_0;
    %subi 7, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b6710_0, 0, 32;
T_4.20 ;
    %load/vec4 v00000261bc0b6710_0;
    %load/vec4 v00000261bc0b67b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_4.21, 5;
    %load/vec4 v00000261bc0b7610_0;
    %load/vec4 v00000261bc0b6710_0;
    %part/s 1;
    %store/vec4 v00000261bc0b74d0_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v00000261bc0b6710_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b6710_0, 0, 32;
    %jmp T_4.20;
T_4.21 ;
    %end;
    .scope S_00000261bc0b63f0;
t_18 %join;
    %load/vec4 v00000261bc0b67b0_0;
    %subi 8, 0, 32;
    %cast2;
    %store/vec4 v00000261bc0b67b0_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %end;
    .scope S_00000261bc03e410;
t_16 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261bc0b7cf0_0, 0, 1;
    %load/vec4 v00000261bc0b72f0_0;
    %cmpi/e 151, 0, 8;
    %jmp/0xz  T_4.22, 4;
    %vpi_call/w 3 120 "$display", "TEST 4 PASSED" {0 0 0};
    %jmp T_4.23;
T_4.22 ;
    %vpi_call/w 3 122 "$display", "TEST 4 FAILED" {0 0 0};
T_4.23 ;
    %vpi_call/w 3 124 "$display", "---------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261bc0b7390_0, 0, 1;
    %delay 400000, 0;
    %vpi_call/w 3 129 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/crcc_tb.sv";
    "src/crcc.sv";
