{
  "module_name": "hi6210-i2s.h",
  "hash_id": "5e33418e4195602e33398c707c1ed9f0e20fd30ee0fd2c3b4a5a6e99a52a94e1",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/hisilicon/hi6210-i2s.h",
  "human_readable_source": " \n \n\n#ifndef _HI6210_I2S_H\n#define _HI6210_I2S_H\n\n#define HII2S_SW_RST_N\t\t\t\t0\n\n#define HII2S_SW_RST_N__STEREO_UPLINK_WORDLEN_SHIFT\t\t\t28\n#define HII2S_SW_RST_N__STEREO_UPLINK_WORDLEN_MASK\t\t\t3\n#define HII2S_SW_RST_N__THIRDMD_UPLINK_WORDLEN_SHIFT\t\t\t26\n#define HII2S_SW_RST_N__THIRDMD_UPLINK_WORDLEN_MASK\t\t\t3\n#define HII2S_SW_RST_N__VOICE_UPLINK_WORDLEN_SHIFT\t\t\t24\n#define HII2S_SW_RST_N__VOICE_UPLINK_WORDLEN_MASK\t\t\t3\n#define HII2S_SW_RST_N__ST_DL_WORDLEN_SHIFT\t\t\t\t20\n#define HII2S_SW_RST_N__ST_DL_WORDLEN_MASK\t\t\t\t3\n#define HII2S_SW_RST_N__THIRDMD_DLINK_WORDLEN_SHIFT\t\t\t18\n#define HII2S_SW_RST_N__THIRDMD_DLINK_WORDLEN_MASK\t\t\t3\n#define HII2S_SW_RST_N__VOICE_DLINK_WORDLEN_SHIFT\t\t\t16\n#define HII2S_SW_RST_N__VOICE_DLINK_WORDLEN_MASK\t\t\t3\n\n#define HII2S_SW_RST_N__SW_RST_N\t\t\t\t\tBIT(0)\n\nenum hi6210_bits {\n\tHII2S_BITS_16,\n\tHII2S_BITS_18,\n\tHII2S_BITS_20,\n\tHII2S_BITS_24,\n};\n\n\n#define HII2S_IF_CLK_EN_CFG\t\t\t4\n\n#define HII2S_IF_CLK_EN_CFG__THIRDMD_UPLINK_EN\t\t\t\tBIT(25)\n#define HII2S_IF_CLK_EN_CFG__THIRDMD_DLINK_EN\t\t\t\tBIT(24)\n#define HII2S_IF_CLK_EN_CFG__S3_IF_CLK_EN\t\t\t\tBIT(20)\n#define HII2S_IF_CLK_EN_CFG__S2_IF_CLK_EN\t\t\t\tBIT(16)\n#define HII2S_IF_CLK_EN_CFG__S2_OL_MIXER_EN\t\t\t\tBIT(15)\n#define HII2S_IF_CLK_EN_CFG__S2_OL_SRC_EN\t\t\t\tBIT(14)\n#define HII2S_IF_CLK_EN_CFG__S2_IR_PGA_EN\t\t\t\tBIT(13)\n#define HII2S_IF_CLK_EN_CFG__S2_IL_PGA_EN\t\t\t\tBIT(12)\n#define HII2S_IF_CLK_EN_CFG__S1_IR_PGA_EN\t\t\t\tBIT(10)\n#define HII2S_IF_CLK_EN_CFG__S1_IL_PGA_EN\t\t\t\tBIT(9)\n#define HII2S_IF_CLK_EN_CFG__S1_IF_CLK_EN\t\t\t\tBIT(8)\n#define HII2S_IF_CLK_EN_CFG__VOICE_DLINK_SRC_EN\t\t\t\tBIT(7)\n#define HII2S_IF_CLK_EN_CFG__VOICE_DLINK_EN\t\t\t\tBIT(6)\n#define HII2S_IF_CLK_EN_CFG__ST_DL_R_EN\t\t\t\t\tBIT(5)\n#define HII2S_IF_CLK_EN_CFG__ST_DL_L_EN\t\t\t\t\tBIT(4)\n#define HII2S_IF_CLK_EN_CFG__VOICE_UPLINK_R_EN\t\t\t\tBIT(3)\n#define HII2S_IF_CLK_EN_CFG__VOICE_UPLINK_L_EN\t\t\t\tBIT(2)\n#define HII2S_IF_CLK_EN_CFG__STEREO_UPLINK_R_EN\t\t\t\tBIT(1)\n#define HII2S_IF_CLK_EN_CFG__STEREO_UPLINK_L_EN\t\t\t\tBIT(0)\n\n#define HII2S_DIG_FILTER_CLK_EN_CFG\t\t8\n#define HII2S_DIG_FILTER_CLK_EN_CFG__DACR_SDM_EN\t\t\tBIT(30)\n#define HII2S_DIG_FILTER_CLK_EN_CFG__DACR_HBF2I_EN\t\t\tBIT(28)\n#define HII2S_DIG_FILTER_CLK_EN_CFG__DACR_MIXER_EN\t\t\tBIT(25)\n#define HII2S_DIG_FILTER_CLK_EN_CFG__DACR_AGC_EN\t\t\tBIT(24)\n#define HII2S_DIG_FILTER_CLK_EN_CFG__DACL_SDM_EN\t\t\tBIT(22)\n#define HII2S_DIG_FILTER_CLK_EN_CFG__DACL_HBF2I_EN\t\t\tBIT(20)\n#define HII2S_DIG_FILTER_CLK_EN_CFG__DACL_MIXER_EN\t\t\tBIT(17)\n#define HII2S_DIG_FILTER_CLK_EN_CFG__DACL_AGC_EN\t\t\tBIT(16)\n\n#define HII2S_FS_CFG\t\t\t\t0xc\n\n#define HII2S_FS_CFG__FS_S2_SHIFT\t\t\t\t\t28\n#define HII2S_FS_CFG__FS_S2_MASK\t\t\t\t\t7\n#define HII2S_FS_CFG__FS_S1_SHIFT\t\t\t\t\t24\n#define HII2S_FS_CFG__FS_S1_MASK\t\t\t\t\t7\n#define HII2S_FS_CFG__FS_ADCLR_SHIFT\t\t\t\t\t20\n#define HII2S_FS_CFG__FS_ADCLR_MASK\t\t\t\t\t7\n#define HII2S_FS_CFG__FS_DACLR_SHIFT\t\t\t\t\t16\n#define HII2S_FS_CFG__FS_DACLR_MASK\t\t\t\t\t7\n#define HII2S_FS_CFG__FS_ST_DL_R_SHIFT\t\t\t\t\t8\n#define HII2S_FS_CFG__FS_ST_DL_R_MASK\t\t\t\t\t7\n#define HII2S_FS_CFG__FS_ST_DL_L_SHIFT\t\t\t\t\t4\n#define HII2S_FS_CFG__FS_ST_DL_L_MASK\t\t\t\t\t7\n#define HII2S_FS_CFG__FS_VOICE_DLINK_SHIFT\t\t\t\t0\n#define HII2S_FS_CFG__FS_VOICE_DLINK_MASK\t\t\t\t7\n\nenum hi6210_i2s_rates {\n\tHII2S_FS_RATE_8KHZ = 0,\n\tHII2S_FS_RATE_16KHZ = 1,\n\tHII2S_FS_RATE_32KHZ = 2,\n\tHII2S_FS_RATE_48KHZ = 4,\n\tHII2S_FS_RATE_96KHZ = 5,\n\tHII2S_FS_RATE_192KHZ = 6,\n};\n\n#define HII2S_I2S_CFG\t\t\t\t0x10\n\n#define HII2S_I2S_CFG__S2_IF_TX_EN\t\t\t\t\tBIT(31)\n#define HII2S_I2S_CFG__S2_IF_RX_EN\t\t\t\t\tBIT(30)\n#define HII2S_I2S_CFG__S2_FRAME_MODE\t\t\t\t\tBIT(29)\n#define HII2S_I2S_CFG__S2_MST_SLV\t\t\t\t\tBIT(28)\n#define HII2S_I2S_CFG__S2_LRCK_MODE\t\t\t\t\tBIT(27)\n#define HII2S_I2S_CFG__S2_CHNNL_MODE\t\t\t\t\tBIT(26)\n#define HII2S_I2S_CFG__S2_CODEC_IO_WORDLENGTH_SHIFT\t\t\t24\n#define HII2S_I2S_CFG__S2_CODEC_IO_WORDLENGTH_MASK\t\t\t3\n#define HII2S_I2S_CFG__S2_DIRECT_LOOP_SHIFT\t\t\t\t22\n#define HII2S_I2S_CFG__S2_DIRECT_LOOP_MASK\t\t\t\t3\n#define HII2S_I2S_CFG__S2_TX_CLK_SEL\t\t\t\t\tBIT(21)\n#define HII2S_I2S_CFG__S2_RX_CLK_SEL\t\t\t\t\tBIT(20)\n#define HII2S_I2S_CFG__S2_CODEC_DATA_FORMAT\t\t\t\tBIT(19)\n#define HII2S_I2S_CFG__S2_FUNC_MODE_SHIFT\t\t\t\t16\n#define HII2S_I2S_CFG__S2_FUNC_MODE_MASK\t\t\t\t7\n#define HII2S_I2S_CFG__S1_IF_TX_EN\t\t\t\t\tBIT(15)\n#define HII2S_I2S_CFG__S1_IF_RX_EN\t\t\t\t\tBIT(14)\n#define HII2S_I2S_CFG__S1_FRAME_MODE\t\t\t\t\tBIT(13)\n#define HII2S_I2S_CFG__S1_MST_SLV\t\t\t\t\tBIT(12)\n#define HII2S_I2S_CFG__S1_LRCK_MODE\t\t\t\t\tBIT(11)\n#define HII2S_I2S_CFG__S1_CHNNL_MODE\t\t\t\t\tBIT(10)\n#define HII2S_I2S_CFG__S1_CODEC_IO_WORDLENGTH_SHIFT\t\t\t8\n#define HII2S_I2S_CFG__S1_CODEC_IO_WORDLENGTH_MASK\t\t\t3\n#define HII2S_I2S_CFG__S1_DIRECT_LOOP_SHIFT\t\t\t\t6\n#define HII2S_I2S_CFG__S1_DIRECT_LOOP_MASK\t\t\t\t3\n#define HII2S_I2S_CFG__S1_TX_CLK_SEL\t\t\t\t\tBIT(5)\n#define HII2S_I2S_CFG__S1_RX_CLK_SEL\t\t\t\t\tBIT(4)\n#define HII2S_I2S_CFG__S1_CODEC_DATA_FORMAT\t\t\t\tBIT(3)\n#define HII2S_I2S_CFG__S1_FUNC_MODE_SHIFT\t\t\t\t0\n#define HII2S_I2S_CFG__S1_FUNC_MODE_MASK\t\t\t\t7\n\nenum hi6210_i2s_formats {\n\tHII2S_FORMAT_I2S,\n\tHII2S_FORMAT_PCM_STD,\n\tHII2S_FORMAT_PCM_USER,\n\tHII2S_FORMAT_LEFT_JUST,\n\tHII2S_FORMAT_RIGHT_JUST,\n};\n\n#define HII2S_DIG_FILTER_MODULE_CFG\t\t0x14\n\n#define HII2S_DIG_FILTER_MODULE_CFG__DACR_MIXER_GAIN_SHIFT\t\t28\n#define HII2S_DIG_FILTER_MODULE_CFG__DACR_MIXER_GAIN_MASK\t\t3\n#define HII2S_DIG_FILTER_MODULE_CFG__DACR_MIXER_IN4_MUTE\t\tBIT(27)\n#define HII2S_DIG_FILTER_MODULE_CFG__DACR_MIXER_IN3_MUTE\t\tBIT(26)\n#define HII2S_DIG_FILTER_MODULE_CFG__DACR_MIXER_IN2_MUTE\t\tBIT(25)\n#define HII2S_DIG_FILTER_MODULE_CFG__DACR_MIXER_IN1_MUTE\t\tBIT(24)\n#define HII2S_DIG_FILTER_MODULE_CFG__DACL_MIXER_GAIN_SHIFT\t\t20\n#define HII2S_DIG_FILTER_MODULE_CFG__DACL_MIXER_GAIN_MASK\t\t3\n#define HII2S_DIG_FILTER_MODULE_CFG__DACL_MIXER_IN4_MUTE\t\tBIT(19)\n#define HII2S_DIG_FILTER_MODULE_CFG__DACL_MIXER_IN3_MUTE\t\tBIT(18)\n#define HII2S_DIG_FILTER_MODULE_CFG__DACL_MIXER_IN2_MUTE\t\tBIT(17)\n#define HII2S_DIG_FILTER_MODULE_CFG__DACL_MIXER_IN1_MUTE\t\tBIT(16)\n#define HII2S_DIG_FILTER_MODULE_CFG__SW_DACR_SDM_DITHER\t\t\tBIT(9)\n#define HII2S_DIG_FILTER_MODULE_CFG__SW_DACL_SDM_DITHER\t\t\tBIT(8)\n#define HII2S_DIG_FILTER_MODULE_CFG__LM_CODEC_DAC2ADC_SHIFT\t\t4\n#define HII2S_DIG_FILTER_MODULE_CFG__LM_CODEC_DAC2ADC_MASK\t\t7\n#define HII2S_DIG_FILTER_MODULE_CFG__RM_CODEC_DAC2ADC_SHIFT\t\t0\n#define HII2S_DIG_FILTER_MODULE_CFG__RM_CODEC_DAC2ADC_MASK\t\t7\n\nenum hi6210_gains {\n\tHII2S_GAIN_100PC,\n\tHII2S_GAIN_50PC,\n\tHII2S_GAIN_25PC,\n};\n\n#define HII2S_MUX_TOP_MODULE_CFG\t\t0x18\n\n#define HII2S_MUX_TOP_MODULE_CFG__VOICE_DLINK_MIXER_GAIN_SHIFT\t\t14\n#define HII2S_MUX_TOP_MODULE_CFG__VOICE_DLINK_MIXER_GAIN_MASK\t\t3\n#define HII2S_MUX_TOP_MODULE_CFG__VOICE_DLINK_MIXER_IN2_MUTE\t\tBIT(13)\n#define HII2S_MUX_TOP_MODULE_CFG__VOICE_DLINK_MIXER_IN1_MUTE\t\tBIT(12)\n#define HII2S_MUX_TOP_MODULE_CFG__S2_OL_MIXER_GAIN_SHIFT\t\t10\n#define HII2S_MUX_TOP_MODULE_CFG__S2_OL_MIXER_GAIN_MASK\t\t\t3\n#define HII2S_MUX_TOP_MODULE_CFG__S2_OL_MIXER_IN2_MUTE\t\t\tBIT(9)\n#define HII2S_MUX_TOP_MODULE_CFG__S2_OL_MIXER_IN1_MUTE\t\t\tBIT(8)\n#define HII2S_MUX_TOP_MODULE_CFG__S2_OL_SRC_RDY\t\t\t\tBIT(6)\n#define HII2S_MUX_TOP_MODULE_CFG__S2_OL_SRC_MODE_SHIFT\t\t\t4\n#define HII2S_MUX_TOP_MODULE_CFG__S2_OL_SRC_MODE_MASK\t\t\t3\n#define HII2S_MUX_TOP_MODULE_CFG__VOICE_DLINK_SRC_RDY\t\t\tBIT(3)\n#define HII2S_MUX_TOP_MODULE_CFG__VOICE_DLINK_SRC_MODE_SHIFT\t\t0\n#define HII2S_MUX_TOP_MODULE_CFG__VOICE_DLINK_SRC_MODE_MASK\t\t7\n\nenum hi6210_s2_src_mode {\n\tHII2S_S2_SRC_MODE_3,\n\tHII2S_S2_SRC_MODE_12,\n\tHII2S_S2_SRC_MODE_6,\n\tHII2S_S2_SRC_MODE_2,\n};\n\nenum hi6210_voice_dlink_src_mode {\n\tHII2S_VOICE_DL_SRC_MODE_12 = 1,\n\tHII2S_VOICE_DL_SRC_MODE_6,\n\tHII2S_VOICE_DL_SRC_MODE_2,\n\tHII2S_VOICE_DL_SRC_MODE_3,\n};\n\n#define HII2S_ADC_PGA_CFG\t\t\t0x1c\n#define HII2S_S1_INPUT_PGA_CFG\t\t\t0x20\n#define HII2S_S2_INPUT_PGA_CFG\t\t\t0x24\n#define HII2S_ST_DL_PGA_CFG\t\t\t0x28\n#define HII2S_VOICE_SIDETONE_DLINK_PGA_CFG\t0x2c\n#define HII2S_APB_AFIFO_CFG_1\t\t\t0x30\n#define HII2S_APB_AFIFO_CFG_2\t\t\t0x34\n#define HII2S_ST_DL_FIFO_TH_CFG\t\t\t0x38\n\n#define HII2S_ST_DL_FIFO_TH_CFG__ST_DL_R_AEMPTY_SHIFT\t\t\t24\n#define HII2S_ST_DL_FIFO_TH_CFG__ST_DL_R_AEMPTY_MASK\t\t\t0x1f\n#define HII2S_ST_DL_FIFO_TH_CFG__ST_DL_R_AFULL_SHIFT\t\t\t16\n#define HII2S_ST_DL_FIFO_TH_CFG__ST_DL_R_AFULL_MASK\t\t\t0x1f\n#define HII2S_ST_DL_FIFO_TH_CFG__ST_DL_L_AEMPTY_SHIFT\t\t\t8\n#define HII2S_ST_DL_FIFO_TH_CFG__ST_DL_L_AEMPTY_MASK\t\t\t0x1f\n#define HII2S_ST_DL_FIFO_TH_CFG__ST_DL_L_AFULL_SHIFT\t\t\t0\n#define HII2S_ST_DL_FIFO_TH_CFG__ST_DL_L_AFULL_MASK\t\t\t0x1f\n\n#define HII2S_STEREO_UPLINK_FIFO_TH_CFG\t\t0x3c\n#define HII2S_VOICE_UPLINK_FIFO_TH_CFG\t\t0x40\n#define HII2S_CODEC_IRQ_MASK\t\t\t0x44\n#define HII2S_CODEC_IRQ\t\t\t\t0x48\n#define HII2S_DACL_AGC_CFG_1\t\t\t0x4c\n#define HII2S_DACL_AGC_CFG_2\t\t\t0x50\n#define HII2S_DACR_AGC_CFG_1\t\t\t0x54\n#define HII2S_DACR_AGC_CFG_2\t\t\t0x58\n#define HII2S_DMIC_SIF_CFG\t\t\t0x5c\n#define HII2S_MISC_CFG\t\t\t\t0x60\n\n#define HII2S_MISC_CFG__THIRDMD_DLINK_TEST_SEL\t\t\t\tBIT(17)\n#define HII2S_MISC_CFG__THIRDMD_DLINK_DIN_SEL\t\t\t\tBIT(16)\n#define HII2S_MISC_CFG__S3_DOUT_RIGHT_SEL\t\t\t\tBIT(14)\n#define HII2S_MISC_CFG__S3_DOUT_LEFT_SEL\t\t\t\tBIT(13)\n#define HII2S_MISC_CFG__S3_DIN_TEST_SEL\t\t\t\t\tBIT(12)\n#define HII2S_MISC_CFG__VOICE_DLINK_SRC_UP_DOUT_VLD_SEL\t\t\tBIT(8)\n#define HII2S_MISC_CFG__VOICE_DLINK_TEST_SEL\t\t\t\tBIT(7)\n#define HII2S_MISC_CFG__VOICE_DLINK_DIN_SEL\t\t\t\tBIT(6)\n#define HII2S_MISC_CFG__ST_DL_TEST_SEL\t\t\t\t\tBIT(4)\n#define HII2S_MISC_CFG__S2_DOUT_RIGHT_SEL\t\t\t\tBIT(3)\n#define HII2S_MISC_CFG__S2_DOUT_TEST_SEL\t\t\t\tBIT(2)\n#define HII2S_MISC_CFG__S1_DOUT_TEST_SEL\t\t\t\tBIT(1)\n#define HII2S_MISC_CFG__S2_DOUT_LEFT_SEL\t\t\t\tBIT(0)\n\n#define HII2S_S2_SRC_CFG\t\t\t0x64\n#define HII2S_MEM_CFG\t\t\t\t0x68\n#define HII2S_THIRDMD_PCM_PGA_CFG\t\t0x6c\n#define HII2S_THIRD_MODEM_FIFO_TH\t\t0x70\n#define HII2S_S3_ANTI_FREQ_JITTER_TX_INC_CNT\t0x74\n#define HII2S_S3_ANTI_FREQ_JITTER_TX_DEC_CNT\t0x78\n#define HII2S_S3_ANTI_FREQ_JITTER_RX_INC_CNT\t0x7c\n#define HII2S_S3_ANTI_FREQ_JITTER_RX_DEC_CNT\t0x80\n#define HII2S_ANTI_FREQ_JITTER_EN\t\t0x84\n#define HII2S_CLK_SEL\t\t\t\t0x88\n\n \n#define HII2S_CLK_SEL__I2S_BT_FM_SEL\t\t\t\t\tBIT(0)\n \n#define HII2S_CLK_SEL__EXT_12_288MHZ_SEL\t\t\t\tBIT(1)\n\n\n#define HII2S_THIRDMD_DLINK_CHANNEL\t\t0xe8\n#define HII2S_THIRDMD_ULINK_CHANNEL\t\t0xec\n#define HII2S_VOICE_DLINK_CHANNEL\t\t0xf0\n\n \n#define HII2S_ST_DL_CHANNEL\t\t\t0xf4\n#define HII2S_STEREO_UPLINK_CHANNEL\t\t0xf8\n#define HII2S_VOICE_UPLINK_CHANNEL\t\t0xfc\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}