INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A7_Demo/S01_CH08_UART/UART/UART.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A7_Demo/S01_CH08_UART/UART/UART.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A7_Demo/S01_CH08_UART/UART/UART.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A7_Demo/S01_CH08_UART/UART/UART.srcs/sim_1/new/uart_top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A7_Demo/S01_CH08_UART/UART/UART.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
