University of Maryland, Baltimore County \
CMPE 640 \
Custom VLSI Design \
Fall 2023 \
Lab 6: Importing VHDL Into Cadence \
Jordan Kieltyka

This repository contains implementations of different logic devices using VHDL and Virtuoso. The included report explains the logic device designs, layouts, simulation procedures, and test results.
