============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 15 2023  05:35:04 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (724 ps) Late External Delay Assertion at pin A[14]
          Group: C2O
     Startpoint: (R) gen_pipe[15].Pipe_Zo_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) A[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     200                  
     Required Time:=     800                  
      Launch Clock:-       0                  
         Data Path:-      76                  
             Slack:=     724                  

Exceptions/Constraints:
  output_delay             200             test.sdc_line_18_52_1 

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  gen_pipe[15].Pipe_Zo_reg[18]/CK -       -     R     (arrival)    844    -     0     0       0    (-,-) 
  gen_pipe[15].Pipe_Zo_reg[18]/Q  -       CK->Q F     DFFX2          2  1.0    12    76      76    (-,-) 
  A[14]                           -       -     F     (port)         -    -     -     0      76    (-,-) 
#--------------------------------------------------------------------------------------------------------

