// Seed: 2064042653
module module_0;
  uwire id_1;
  wire  id_2;
  for (id_3 = id_1 - 1'b0; (1); id_2 = 1) begin : LABEL_0
    logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9, id_10 = id_9[1], id_11;
  end
  assign id_2 = id_2 & id_3;
  assign module_1.id_4 = 0;
  always id_2 = 1;
  wire id_12;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    output tri1 id_6,
    input tri0 id_7,
    output wire id_8
);
  assign id_1 = ~id_3 == 1'b0;
  module_0 modCall_1 ();
endmodule
