// Seed: 1767582087
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  wire id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd31,
    parameter id_6  = 32'd10,
    parameter id_8  = 32'd20
) (
    output tri id_0
    , _id_12,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    input wor id_4,
    output uwire id_5,
    input tri1 _id_6,
    output tri1 id_7,
    input wor _id_8,
    output supply1 id_9[id_8 : id_6],
    input wor id_10
);
  wire id_13, id_14;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign id_12 = id_13;
  wire id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  wire [-1 : id_12] id_21;
endmodule
