<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='36' type='const RegisterBankInfo::PartialMapping []'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='62' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='65' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='68' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='72' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='73' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='74' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='75' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='76' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='77' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='80' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='84' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='85' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='86' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='87' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='88' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='89' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='90' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='91' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='62' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='65' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='68' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='72' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='73' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='74' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='75' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='76' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='77' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='80' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='84' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='85' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='86' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='87' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='88' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='89' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='90' u='a'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='91' u='a'/>
