<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>MSR (register) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">MSR (register)</h2><p id="desc">
      <p class="aml">Move general-purpose register to Special register moves selected bits of a general-purpose register to the <a class="armarm-xref" title="Reference to Armv8 ARM section">APSR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">CPSR</a> or <a class="armarm-xref" title="Reference to Armv8 ARM section">SPSR</a>_&lt;current_mode&gt;.</p>
      <p class="aml">Because of the Do-Not-Modify nature of its reserved bits, a read-modify-write sequence is normally required when the <span class="asm-code">MSR</span> instruction is being used at Application level and its destination is not APSR_nzcvq (CPSR_f).</p>
      <p class="aml">If an <span class="asm-code">MSR</span> (register) moves selected bits of an immediate value to the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPSR</a>, the PE checks whether the value being written to <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a>.M is legal. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Illegal changes to PSTATE.M</a>.</p>
      <p class="aml">An <span class="asm-code">MSR</span> (register) executed in User mode:</p>
      <ul>
        <li>Is <span class="arm-defined-word">unpredictable</span> if it attempts to update the <a class="armarm-xref" title="Reference to Armv8 ARM section">SPSR</a>.</li>
        <li>Otherwise, does not update any <a class="armarm-xref" title="Reference to Armv8 ARM section">CPSR</a> field that is accessible only at EL1 or higher.</li>
      </ul>
      <p class="aml">An <span class="asm-code">MSR</span> (register) executed in System mode is <span class="arm-defined-word">unpredictable</span> if it attempts to update the <a class="armarm-xref" title="Reference to Armv8 ARM section">SPSR</a>.</p>
      <p class="aml">The <a class="armarm-xref" title="Reference to Armv8 ARM section">CPSR</a>.E bit is writable from any mode using an <span class="asm-code">MSR</span> instruction.  Arm deprecates using this to change its value.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">1</td><td class="lr">0</td><td colspan="4" class="lr">mask</td><td class="l">(1)</td><td>(1)</td><td>(1)</td><td class="r">(1)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td colspan="4" class="lr">Rn</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="5"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a name="MSR_r_A1_AS" id="MSR_r_A1_AS"></a>MSR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#spec_reg" title="One of:&#10;* {value{APSR_&lt;bits&gt;}}">&lt;spec_reg&gt;</a>, <a href="#rn" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn&gt;</a></p></div><p class="pseudocode">n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  write_spsr = (R == '1');
if mask == '0000' then UNPREDICTABLE;
if n == 15 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">mask == '0000'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li></ul>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">R</td><td colspan="4" class="lr">Rn</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td colspan="4" class="lr">mask</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="MSR_r_T1_AS" id="MSR_r_T1_AS"></a>MSR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#spec_reg" title="One of:&#10;* {value{APSR_&lt;bits&gt;}}">&lt;spec_reg&gt;</a>, <a href="#rn" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn&gt;</a></p></div><p class="pseudocode">n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  write_spsr = (R == '1');
if mask == '0000' then UNPREDICTABLE;
if n == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">mask == '0000'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li></ul>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;spec_reg&gt;</td><td><a name="spec_reg" id="spec_reg"></a>
        
          <p class="aml">Is one of:</p>
          <ul>
            <li>APSR_&lt;bits&gt;.</li>
            <li>CPSR_&lt;fields&gt;.</li>
            <li>SPSR_&lt;fields&gt;.</li>
          </ul>
          <p class="aml">For CPSR and SPSR, &lt;fields&gt; is a sequence of one or more of the following:</p>
          <dl>
            <dt>c</dt><dd>mask&lt;0&gt; = '1' to enable writing of bits&lt;7:0&gt; of the destination PSR.</dd>
            <dt>x</dt><dd>mask&lt;1&gt; = '1' to enable writing of bits&lt;15:8&gt; of the destination PSR.</dd>
            <dt>s</dt><dd>mask&lt;2&gt; = '1' to enable writing of bits&lt;23:16&gt; of the destination PSR.</dd>
            <dt>f</dt><dd>mask&lt;3&gt; = '1' to enable writing of bits&lt;31:24&gt; of the destination PSR.</dd>
          </dl>
          <p class="aml">For APSR, &lt;bits&gt; is one of nzcvq, g, or nzcvqg. These map to the following CPSR_&lt;fields&gt; values:</p>
          <ul>
            <li>APSR_nzcvq is the same as CPSR_f (mask== '1000').</li>
            <li>APSR_g is the same as CPSR_s (mask == '0100').</li>
            <li>APSR_nzcvqg is the same as CPSR_fs (mask == '1100').</li>
          </ul>
          <p class="aml">Arm recommends the APSR_&lt;bits&gt; forms when only the N, Z, C, V, Q, and GE[3:0] bits are being written. For more information, see <a class="armarm-xref" title="Reference to Armv8 ARM section">The Application Program Status Register, APSR</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rn&gt;</td><td><a name="rn" id="rn"></a>
        
          <p class="aml">Is the general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    if write_spsr then
        if PSTATE.M IN {<a href="shared_pseudocode.html#M32_User" title="constant bits(5) M32_User = '10000'">M32_User</a>,<a href="shared_pseudocode.html#M32_System" title="constant bits(5) M32_System = '11111'">M32_System</a>} then
            UNPREDICTABLE;
        else
            <a href="shared_pseudocode.html#impl-aarch32.SPSRWriteByInstr.2" title="function: SPSRWriteByInstr(bits(32) value, bits(4) bytemask)">SPSRWriteByInstr</a>(<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n], mask);
    else
        // Attempts to change to an illegal mode will invoke the Illegal Execution state mechanism
        <a href="shared_pseudocode.html#impl-aarch32.CPSRWriteByInstr.2" title="function: CPSRWriteByInstr(bits(32) value, bits(4) bytemask)">CPSRWriteByInstr</a>(<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n], mask);</p>
    </div>
  <h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">write_spsr &amp;&amp; PSTATE.M IN {M32_User,M32_System}</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li></ul><hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
