ngdbuild -p xcs20-3-tq144 -uc e:\prb_0\prb_0.ucf -dd .. e:\prb_0\prb_0.edn prb_0.ngd
ngdbuild:  version M1.5.19
Copyright (c) 1995-1998 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xcs20-3-tq144 -uc e:\prb_0\prb_0.ucf -dd ..
e:\prb_0\prb_0.edn prb_0.ngd 

Launcher: Executing edif2ngd "e:\prb_0\prb_0.edn"
"E:\PRB_0\XPROJ\VER2\prb_0.ngo"
edif2ngd:  version M1.5.19
Copyright (c) 1995-1998 Xilinx, Inc.  All rights reserved.
Writing the design to "E:/PRB_0/XPROJ/VER2/prb_0.ngo"...
Reading NGO file "E:/PRB_0/XPROJ/VER2/prb_0.ngo" ...
Reading component libraries for design expansion...
Running LogiBLOX expansion on symbol "L7"...
Running LogiBLOX expansion on symbol "L8"...

Annotating constraints to design from file "e:/prb_0/prb_0.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:basnu:111 - logical net "$I57/E" has no driver
WARNING:basnu:111 - logical net "$I66/CE" has no driver
WARNING:basnu:111 - logical net "$I66/CLR" has no driver
WARNING:basnu:111 - logical net "$I319/CE" has no driver
WARNING:basnu:111 - logical net "$I319/CLR" has no driver
WARNING:basnu:113 - logical net "$I381/D3" has no load
WARNING:basnu:111 - logical net "$I381/E" has no driver
WARNING:basnu:149 -  The input pad net "$Net00120_" driving one or more clock
   loads should only use a dedicated clock buffer (e.g., BUFG, BUFGP, BUFGS). 
   This could result in large clock skews on this net.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   8

Writing NGD file "prb_0.ngd" ...

Writing NGDBUILD log file "prb_0.bld"...

NGDBUILD done.

==================================================

map -p xcs20-3-tq144 -o map.ncd prb_0.ngd prb_0.pcf
map:  version M1.5.19
Copyright (c) 1995-1998 Xilinx, Inc.  All rights reserved.
Reading NGD file "prb_0.ngd"...
Using target part "s20tq144-3".
MAP spartan directives:
   Partname = "xcs20-3-tq144".
   Covermode = "area".
   Pack CLBs to 97%.
Processing logical timing constraints...
Verifying F/HMAP validity based on pre-trimmed logic...
Removing unused logic...
Packing logic in CLBs...
   Running cover...
   Undirected packing...
Running physical design DRC...

Design Summary:
   Number of errors:        0
   Number of warnings:      1
   Number of CLBs:             25 out of   400    6%
      CLB Flip Flops:      35
      4 input LUTs:        25
      3 input LUTs:        11 (8 used as route-throughs)
   Number of bonded IOBs:      59 out of   113   52%
      IOB Flops:            0
      IOB Latches:          0
   Number of TBUFs:            35 out of   880    3%
   Number of oscillators:       1
Total equivalent gate count for design: 478
Additional JTAG gate count for IOBs:    2832
Writing design file "map.ncd"...

Removed Logic Summary:
   2 block(s) removed
   8 signal(s) removed

Mapping completed.
See MAP report file "map.mrp" for details.

==================================================

par -w -ol 2 -d 0 map.ncd prb_0.ncd prb_0.pcf
PAR: Xilinx Place And Route M1.5.19.
Copyright (c) 1995-1998 Xilinx, Inc.  All rights reserved.



Constraints file: prb_0.pcf

Loading device database for application par from file "map.ncd".
   "prb_0" is an NCD, version 2.27, device xcs20, package tq144, speed -3
Loading device for application par from file '4010e.nph' in environment
C:/fndtn.
Device speed data version:  x1_0.14 1.6 PRELIMINARY.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            59 out of 113    52%
      Flops:                           0
      Latches:                         0

   Number of CLBs                     25 out of 400     6%
      Total CLB Flops:                35 out of 800     4%
      4 input LUTs:                   25 out of 800     3%
      3 input LUTs:                   11 out of 400     2%

   Number of OSCILLATORs               1 out of 1     100%
   Number of TBUFs                    35 out of 880     3%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (default)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (default)

Starting initial Placement phase.  REAL time: 0 secs 
Finished initial Placement phase.  REAL time: 0 secs 

Starting Constructive Placer.  REAL time: 0 secs 
Placer score = 103140
Placer score = 80540
Placer score = 58840
Placer score = 53400
Placer score = 46100
Placer score = 38300
Placer score = 35920
Placer score = 34860
Placer score = 34460
Placer score = 34260
Placer score = 32140
Placer score = 32100
Placer score = 31860
Placer score = 31760
Placer score = 31560
Finished Constructive Placer.  REAL time: 0 secs 

Writing design to file "prb_0.ncd".

Starting Optimizing Placer.  REAL time: 0 secs 
Optimizing  
Swapped 8 comps.
Xilinx Placer [1]   30720   REAL time: 0 secs 

Finished Optimizing Placer.  REAL time: 0 secs 

Writing design to file "prb_0.ncd".

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 228 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
End of iteration 1 
228 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Routing PWR/GND nets.
Power and ground nets completely routed. 
Writing design to file "prb_0.ncd".
Starting cleanup 
Improving routing.
End of cleanup iteration 1 
228 successful; 0 unrouted; (0) REAL time: 0 secs 
Writing design to file "prb_0.ncd".
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  228 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Writing design to file "prb_0.ncd".


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

PAR done.

==================================================

trce prb_0.ncd prb_0.pcf -e 3 -o prb_0.twr

Loading device database for application trce from file "prb_0.ncd".
   "prb_0" is an NCD, version 2.27, device xcs20, package tq144, speed -3
Loading device for application trce from file '4010e.nph' in environment
C:/fndtn.
--------------------------------------------------------------------------------
Xilinx TRACE, Version M1.5.19
Copyright (c) 1995-1998 Xilinx, Inc.  All rights reserved.

Design file:              prb_0.ncd
Physical constraint file: prb_0.pcf
Device,speed:             xcs20,-3 (x1_0.14 1.6 PRELIMINARY)
Report level:             error report, limited to 3 items per constraint
--------------------------------------------------------------------------------

WARNING:bastw:170 - No timing constraints found, doing default enumeration.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 282 paths, 102 nets, and 228 connections (100.0% coverage)

Design statistics:
   Minimum period:  15.598ns (Maximum frequency:  64.111MHz)
   Maximum combinational path delay:  35.089ns
   Maximum net delay:  13.267ns

WARNING:bastw:544 - Clock nets using non-dedicated resources were found in this
   design. Clock skew on these resources will not be automatically addressed
   during path analysis. To create a timing report that analyzes clock skew for
   these paths, run trce with the '-skew' option.

Analysis completed Thu Mar 06 09:20:03 2025
--------------------------------------------------------------------------------

Total time: 0 secs 

==================================================

bitgen prb_0.ncd  -l -w -f bitgen.ut

Loading device database for application Bitgen from file "prb_0.ncd".
   "prb_0" is an NCD, version 2.27, device xcs20, package tq144, speed -3
Loading device for application Bitgen from file '4010e.nph' in environment
C:/fndtn.
Opened constraints file prb_0.pcf.


BITGEN: Xilinx Bitstream Generator M1.5.19
Copyright (c) 1995-1998 Xilinx, Inc.  All rights reserved.

Thu Mar 06 09:20:04 2025

Running DRC.
DRC detected 0 errors and 0 warnings.
Saving ll file in "prb_0.ll".
Creating bit map...
Saving bit stream in "prb_0.bit".

==================================================

xcpy prb_0.bit e:\prb_0\prb_0.bit

==================================================

xcpy prb_0.ll e:\prb_0\prb_0.ll
