// Seed: 273513378
module module_0;
  wire id_1;
endmodule
module module_0 (
    output uwire sample,
    input wire id_1,
    output uwire id_2,
    output wor id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output tri0 module_1,
    output tri id_8,
    input wire id_9,
    output uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    output wand id_13
);
  assign id_12#(
      .id_6(1 < 1),
      .id_9(-1)
  ) = -1'b0;
  module_0 modCall_1 ();
  logic id_15;
  ;
endmodule
