{
  "Top": "attention",
  "RtlTop": "attention",
  "RtlPrefix": "",
  "RtlSubPrefix": "attention_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "out": {
      "index": "0",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "out_r_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "out_r_PORTB",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "q": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "q_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "q_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "k": {
      "index": "2",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "k_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "v": {
      "index": "3",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "v_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "v_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "d_k": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "d_k",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "attention"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.4",
    "IsCombinational": "0",
    "II": "111",
    "Latency": "110"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "attention",
    "Version": "1.0",
    "DisplayName": "Attention",
    "Revision": "2114102037",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_attention_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/modules\/matadd.cpp",
      "..\/..\/..\/..\/modules\/attention.cpp",
      "..\/..\/..\/..\/modules\/matmul.cpp",
      "..\/..\/..\/..\/modules\/maxval_1D.cpp",
      "..\/..\/..\/..\/modules\/softmax.cpp",
      "..\/..\/..\/..\/modules\/transpose.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbenches\/top_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/attention_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.vhd",
      "impl\/vhdl\/attention_attention_Pipeline_VITIS_LOOP_8_1.vhd",
      "impl\/vhdl\/attention_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.vhd",
      "impl\/vhdl\/attention_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.vhd",
      "impl\/vhdl\/attention_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.vhd",
      "impl\/vhdl\/attention_control_s_axi.vhd",
      "impl\/vhdl\/attention_dexp_64ns_64ns_64_20_full_dsp_1.vhd",
      "impl\/vhdl\/attention_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/attention_k_t_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/attention_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/attention_sdiv_32ns_32ns_32_36_1.vhd",
      "impl\/vhdl\/attention_sitodp_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/attention.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/attention_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.v",
      "impl\/verilog\/attention_attention_Pipeline_VITIS_LOOP_8_1.v",
      "impl\/verilog\/attention_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3.v",
      "impl\/verilog\/attention_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v",
      "impl\/verilog\/attention_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4.v",
      "impl\/verilog\/attention_control_s_axi.v",
      "impl\/verilog\/attention_dexp_64ns_64ns_64_20_full_dsp_1.v",
      "impl\/verilog\/attention_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/attention_k_t_RAM_AUTO_1R1W.v",
      "impl\/verilog\/attention_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/attention_sdiv_32ns_32ns_32_36_1.v",
      "impl\/verilog\/attention_sitodp_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/attention.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/attention_v1_0\/data\/attention.mdd",
      "impl\/misc\/drivers\/attention_v1_0\/data\/attention.tcl",
      "impl\/misc\/drivers\/attention_v1_0\/data\/attention.yaml",
      "impl\/misc\/drivers\/attention_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/attention_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/attention_v1_0\/src\/xattention.c",
      "impl\/misc\/drivers\/attention_v1_0\/src\/xattention.h",
      "impl\/misc\/drivers\/attention_v1_0\/src\/xattention_hw.h",
      "impl\/misc\/drivers\/attention_v1_0\/src\/xattention_linux.c",
      "impl\/misc\/drivers\/attention_v1_0\/src\/xattention_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/attention_dexp_64ns_64ns_64_20_full_dsp_1_ip.tcl",
      "impl\/misc\/attention_sitodp_32ns_64_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/attention.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "attention_dexp_64ns_64ns_64_20_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 18 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name attention_dexp_64ns_64ns_64_20_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "attention_sitodp_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name attention_sitodp_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "d_k",
          "access": "W",
          "description": "Data signal of d_k",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d_k",
              "access": "W",
              "description": "Bit 31 to 0 of d_k"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "d_k"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "out_r_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "out_r_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "24",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "out_r_Addr_A": "ADDR",
        "out_r_EN_A": "EN",
        "out_r_WEN_A": "WE",
        "out_r_Din_A": "DIN",
        "out_r_Dout_A": "DOUT",
        "out_r_Clk_A": "CLK",
        "out_r_Rst_A": "RST"
      },
      "ports": [
        "out_r_Addr_A",
        "out_r_Clk_A",
        "out_r_Din_A",
        "out_r_Dout_A",
        "out_r_EN_A",
        "out_r_Rst_A",
        "out_r_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "out_r_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "out_r_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "24",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "out_r_Addr_B": "ADDR",
        "out_r_EN_B": "EN",
        "out_r_WEN_B": "WE",
        "out_r_Din_B": "DIN",
        "out_r_Dout_B": "DOUT",
        "out_r_Clk_B": "CLK",
        "out_r_Rst_B": "RST"
      },
      "ports": [
        "out_r_Addr_B",
        "out_r_Clk_B",
        "out_r_Din_B",
        "out_r_Dout_B",
        "out_r_EN_B",
        "out_r_Rst_B",
        "out_r_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "q_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "q_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "24",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "q_Addr_A": "ADDR",
        "q_EN_A": "EN",
        "q_WEN_A": "WE",
        "q_Din_A": "DIN",
        "q_Dout_A": "DOUT",
        "q_Clk_A": "CLK",
        "q_Rst_A": "RST"
      },
      "ports": [
        "q_Addr_A",
        "q_Clk_A",
        "q_Din_A",
        "q_Dout_A",
        "q_EN_A",
        "q_Rst_A",
        "q_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "q"
        }]
    },
    "q_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "q_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "24",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "q_Addr_B": "ADDR",
        "q_EN_B": "EN",
        "q_WEN_B": "WE",
        "q_Din_B": "DIN",
        "q_Dout_B": "DOUT",
        "q_Clk_B": "CLK",
        "q_Rst_B": "RST"
      },
      "ports": [
        "q_Addr_B",
        "q_Clk_B",
        "q_Din_B",
        "q_Dout_B",
        "q_EN_B",
        "q_Rst_B",
        "q_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "q"
        }]
    },
    "k_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "k_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "24",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "k_Addr_A": "ADDR",
        "k_EN_A": "EN",
        "k_WEN_A": "WE",
        "k_Din_A": "DIN",
        "k_Dout_A": "DOUT",
        "k_Clk_A": "CLK",
        "k_Rst_A": "RST"
      },
      "ports": [
        "k_Addr_A",
        "k_Clk_A",
        "k_Din_A",
        "k_Dout_A",
        "k_EN_A",
        "k_Rst_A",
        "k_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "k"
        }]
    },
    "v_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "v_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "24",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "v_Addr_A": "ADDR",
        "v_EN_A": "EN",
        "v_WEN_A": "WE",
        "v_Din_A": "DIN",
        "v_Dout_A": "DOUT",
        "v_Clk_A": "CLK",
        "v_Rst_A": "RST"
      },
      "ports": [
        "v_Addr_A",
        "v_Clk_A",
        "v_Din_A",
        "v_Dout_A",
        "v_EN_A",
        "v_Rst_A",
        "v_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "v_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "24",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "v_Addr_B": "ADDR",
        "v_EN_B": "EN",
        "v_WEN_B": "WE",
        "v_Din_B": "DIN",
        "v_Dout_B": "DOUT",
        "v_Clk_B": "CLK",
        "v_Rst_B": "RST"
      },
      "ports": [
        "v_Addr_B",
        "v_Clk_B",
        "v_Din_B",
        "v_Dout_B",
        "v_EN_B",
        "v_Rst_B",
        "v_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "v"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "out_r_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "out_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "out_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "out_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "out_r_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "out_r_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "out_r_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "out_r_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "out_r_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "q_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "q_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "q_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "q_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "q_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "q_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "q_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "q_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "q_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "q_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "q_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "q_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "q_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "q_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "k_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "k_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "k_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "k_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "k_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "k_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "k_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "v_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "v_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "v_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "v_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "v_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "v_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "v_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "v_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "v_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "v_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "v_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "v_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "v_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "v_Rst_B": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "attention",
      "BindInstances": "k_t_U mul_32s_32s_32_2_1_U46 control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2",
          "InstanceName": "grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181",
          "BindInstances": "icmp_ln7_fu_103_p2 add_ln7_1_fu_109_p2 add_ln7_fu_121_p2 icmp_ln8_fu_127_p2 select_ln7_fu_133_p3 select_ln7_1_fu_141_p3 add_ln9_fu_198_p2 add_ln8_fu_204_p2"
        },
        {
          "ModuleName": "attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3",
          "InstanceName": "grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189",
          "BindInstances": "icmp_ln8_fu_260_p2 add_ln8_fu_266_p2 add_ln8_1_fu_314_p2 icmp_ln9_fu_275_p2 select_ln22_fu_570_p3 select_ln22_1_fu_577_p3 select_ln22_2_fu_584_p3 select_ln22_3_fu_591_p3 select_ln22_4_fu_320_p3 select_ln22_5_fu_327_p3 or_ln22_fu_334_p2 select_ln22_6_fu_598_p3 exit_cond_1_i1314_fu_339_p2 or_ln22_1_fu_345_p2 select_ln8_fu_350_p3 add_ln9_fu_357_p2 k_1_mid2_fu_363_p3 not_exit_cond_1_i13_mid233_fu_371_p2 cmp6_new_phi_0_i_mid2_fu_377_p2 sum_mid2_fu_605_p3 select_ln9_fu_612_p3 select_ln9_1_fu_619_p3 select_ln9_2_fu_626_p3 select_ln9_3_fu_633_p3 select_ln9_4_fu_383_p3 sub_ln13_fu_407_p2 cond_fu_413_p2 add_ln13_fu_423_p2 add_ln13_1_fu_440_p2 add_ln13_2_fu_471_p2 add_ln13_3_fu_490_p2 sum_1_fu_640_p2 sum_2_fu_645_p3 sum_3_fu_652_p3 icmp_ln11_fu_501_p2 k_1_fu_507_p2 sum_4_fu_659_p2 sum_5_fu_664_p3 qk_9_fu_671_p3 icmp_ln11_1_fu_513_p2 icmp_ln15_fu_519_p2 select_ln15_fu_678_p3 select_ln15_1_fu_685_p3 select_ln15_2_fu_692_p3 select_ln15_3_fu_699_p3 qk_5_fu_706_p3 qk_6_fu_713_p3 qk_7_fu_720_p3 qk_8_fu_727_p3 add_ln9_1_fu_281_p2 select_ln9_5_fu_287_p3"
        },
        {
          "ModuleName": "attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2",
          "InstanceName": "grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200",
          "BindInstances": "icmp_ln25_fu_158_p2 add_ln25_1_fu_164_p2 add_ln25_fu_180_p2 icmp_ln26_fu_186_p2 xor_ln24_fu_192_p2 and_ln24_fu_198_p2 select_ln25_fu_204_p3 cond58_fu_212_p2 empty_fu_218_p2 select_ln27_4_fu_224_p3 select_ln27_5_fu_232_p3 grp_fu_248_p0 sdiv_32ns_32ns_32_36_1_U9 xor_ln27_fu_254_p2 or_ln27_fu_260_p2 select_ln27_fu_301_p3 select_ln27_1_fu_308_p3 select_ln27_2_fu_315_p3 select_ln27_3_fu_322_p3 qk_scaled_7_fu_329_p3 qk_scaled_6_fu_336_p3 qk_scaled_5_fu_343_p3 qk_scaled_4_fu_350_p3 select_ln26_fu_266_p3"
        },
        {
          "ModuleName": "attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4",
          "InstanceName": "grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214",
          "BindInstances": "icmp_ln31_fu_186_p2 add_ln31_1_fu_192_p2 add_ln31_fu_208_p2 icmp_ln32_fu_214_p2 xor_ln30_fu_220_p2 and_ln30_fu_226_p2 select_ln31_fu_232_p3 cond60_fu_240_p2 empty_fu_246_p2 select_ln33_4_fu_252_p3 select_ln33_5_fu_260_p3 select_ln33_6_fu_268_p3 sitodp_32ns_64_4_no_dsp_1_U20 dexp_64ns_64ns_64_20_full_dsp_1_U21 add_ln486_fu_352_p2 sub_ln18_fu_366_p2 select_ln18_fu_376_p3 lshr_ln18_fu_392_p2 shl_ln18_fu_398_p2 val_fu_424_p3 result_1_fu_444_p2 result_2_fu_449_p3 xor_ln33_fu_276_p2 or_ln33_fu_282_p2 select_ln33_fu_455_p3 select_ln33_1_fu_462_p3 select_ln33_2_fu_469_p3 select_ln33_3_fu_476_p3 qk_scaled_exp_7_fu_483_p3 qk_scaled_exp_6_fu_490_p3 qk_scaled_exp_5_fu_497_p3 qk_scaled_exp_4_fu_504_p3 select_ln32_fu_288_p3"
        },
        {
          "ModuleName": "attention_Pipeline_VITIS_LOOP_8_1",
          "InstanceName": "grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226",
          "BindInstances": "icmp_ln8_fu_185_p2 add_ln8_fu_191_p2 sub_ln15_fu_235_p2 add_ln15_fu_253_p2 add_ln15_1_fu_263_p2 empty_fu_197_p2 tmp_3_fu_208_p3 tmp_4_fu_215_p3 sum_fu_246_p2 mul_32s_32s_32_2_1_U34 sum_7_fu_273_p2 mul_32s_32s_32_2_1_U34 sum_8_fu_279_p2"
        }
      ]
    },
    "Info": {
      "attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "attention_Pipeline_VITIS_LOOP_8_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "attention": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.40",
          "Estimate": "2.062"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1_VITIS_LOOP_8_2",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "143",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.40",
          "Estimate": "2.828"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3",
            "TripCount": "8",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "994",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1306",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.40",
          "Estimate": "2.929"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "4",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "36"
          }],
        "Area": {
          "FF": "2684",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2332",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "31",
          "LatencyWorst": "31",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.40",
          "Estimate": "2.727"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_31_3_VITIS_LOOP_32_4",
            "TripCount": "4",
            "Latency": "29",
            "PipelineII": "1",
            "PipelineDepth": "27"
          }],
        "Area": {
          "DSP": "26",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1643",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3563",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "attention_Pipeline_VITIS_LOOP_8_1": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.40",
          "Estimate": "2.518"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1",
            "TripCount": "2",
            "Latency": "6",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "375",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "497",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "attention": {
        "Latency": {
          "LatencyBest": "110",
          "LatencyAvg": "110",
          "LatencyWorst": "110",
          "PipelineII": "111",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.40",
          "Estimate": "2.929"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "35",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "6388",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "8316",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-27 19:57:12 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
