$date
	Thu Nov 20 16:39:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! l_qn $end
$var wire 1 " l_q $end
$var reg 1 # l_clk $end
$var reg 1 $ l_d $end
$scope module dut $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 % l_r $end
$var wire 1 & l_s $end
$var wire 1 ! o_qn $end
$var wire 1 " o_q $end
$scope module sr_latch_inst $end
$var wire 1 % i_r $end
$var wire 1 & i_s $end
$var wire 1 " o_q $end
$var wire 1 ! o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module decoder_2_4 $end
$var wire 2 ' i_binary [1:0] $end
$var reg 4 ( o_one_hot [3:0] $end
$upscope $end
$scope module mux_4 $end
$var wire 64 ) i_in0 [63:0] $end
$var wire 64 * i_in1 [63:0] $end
$var wire 64 + i_in2 [63:0] $end
$var wire 64 , i_in3 [63:0] $end
$var wire 2 - i_s [1:0] $end
$var wire 64 . o_out [63:0] $end
$var wire 64 / l_mux_low [63:0] $end
$var wire 64 0 l_mux_high [63:0] $end
$var parameter 32 1 N $end
$scope module mux_final $end
$var wire 1 2 i_s $end
$var wire 64 3 o_out [63:0] $end
$var wire 64 4 i_in1 [63:0] $end
$var wire 64 5 i_in0 [63:0] $end
$var parameter 32 6 N $end
$upscope $end
$scope module mux_high $end
$var wire 64 7 i_in0 [63:0] $end
$var wire 64 8 i_in1 [63:0] $end
$var wire 1 9 i_s $end
$var wire 64 : o_out [63:0] $end
$var parameter 32 ; N $end
$upscope $end
$scope module mux_low $end
$var wire 64 < i_in0 [63:0] $end
$var wire 64 = i_in1 [63:0] $end
$var wire 1 > i_s $end
$var wire 64 ? o_out [63:0] $end
$var parameter 32 @ N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 @
b1000000 ;
b1000000 6
b1000000 1
$end
#0
$dumpvars
bz ?
z>
bz =
bz <
bz :
z9
bz 8
bz 7
bz 5
bz 4
bz 3
z2
bz 0
bz /
bz .
bz -
bz ,
bz +
bz *
bz )
bx (
bz '
0&
0%
0$
0#
x"
x!
$end
#5
1!
0"
1%
1#
#10
0%
0#
#12
1$
#15
1"
0!
1&
1#
#20
0&
0#
#22
0$
#25
1!
0"
1%
1#
#30
0%
1$
0#
#35
1"
0!
1&
1#
#36
