#ifndef _PCI_CCODE_H_
#define _PCI_CCODE_H_
/*
 * $QNXLicenseC:
 * Copyright (c) 2012, 2016 QNX Software Systems. All Rights Reserved.
 *
 * You must obtain a written license from and pay applicable license fees to QNX
 * Software Systems before you may reproduce, modify or distribute this software,
 * or any work that includes all or part of this software.   Free development
 * licenses are available for evaluation and non-commercial purposes.  For more
 * information visit http://licensing.qnx.com or email licensing@qnx.com.
 *
 * This file may contain contributions from others.  Please review this entire
 * file for other proprietary rights or license notices, as well as the QNX
 * Development Suite License Guide at http://licensing.qnx.com/license-guide/
 * for other information.
 * $
 */

#include <pci/pci.h>

/*
 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

 Known PCI Class/Subclass codes

 Information obtained from

 	 "PCI CODE AND ID ASSIGNMENT SPECIFICATION, REV. 1.54", dated Mar 6, 2014

 This file defines the Base Class, optionally the subclass and the full class
 code as defined in the current specification. For convenience, a *_ANY define
 is provided for subclasses with multiple register interfaces in order to
 simplify searching for all devices of a certain class and subclass

 Of course, software can always construct any search criteria for use with
 pci_device_find() using the PCI_CCODE(), PCI_CCODE_SUBCLASS_ANY and
 PCI_CCODE_REG_IF_ANY macros

 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
*/

/*===================  Base Class 0x00 (VGA devices)  ========================*/
#define PCI_CCODE_VGA						0x00

#define PCI_CCODE_VGA_NON_COMPAT			PCI_CCODE(PCI_CCODE_VGA, 0x00, 0x00)
#define PCI_CCODE_VGA_COMPAT				PCI_CCODE(PCI_CCODE_VGA, 0x01, 0x00)

/*===============  Base Class 0x01 (Mass Storage devices)  ===================*/
#define PCI_CCODE_STORAGE					0x01

#define PCI_CCODE_STORAGE_SUBCLASS_SCSI		0x00

#define PCI_CCODE_STORAGE_SCSI_VEND_IF		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SCSI, 0x00)
#define PCI_CCODE_STORAGE_SCSI_DEV_PQI		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SCSI, 0x11)
#define PCI_CCODE_STORAGE_SCSI_HBA_PQI		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SCSI, 0x12)
#define PCI_CCODE_STORAGE_SCSI_DEV_HBA_PQI	PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SCSI, 0x13)
#define PCI_CCODE_STORAGE_SCSI_DEV_NVMe		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SCSI, 0x21)
#define PCI_CCODE_STORAGE_SCSI_ANY			PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SCSI, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_STORAGE_IDE				PCI_CCODE(PCI_CCODE_STORAGE, 0x01, PCI_CCODE_REG_IF_ANY)
#define PCI_CCODE_STORAGE_FLOPPY			PCI_CCODE(PCI_CCODE_STORAGE, 0x02, 0x00)
#define PCI_CCODE_STORAGE_IPI				PCI_CCODE(PCI_CCODE_STORAGE, 0x03, 0x00)
#define PCI_CCODE_STORAGE_RAID				PCI_CCODE(PCI_CCODE_STORAGE, 0x04, 0x00)

#define PCI_CCODE_STORAGE_SUBCLASS_ATA		0x05

#define PCI_CCODE_STORAGE_ATA_SINGLE_STEP	PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_ATA, 0x20)
#define PCI_CCODE_STORAGE_ATA_CONTINUOUS	PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_ATA, 0x30)
#define PCI_CCODE_STORAGE_ATA_ANY			PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_ATA, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_STORAGE_SUBCLASS_SATA		0x06

#define PCI_CCODE_STORAGE_SATA_VEND_IF		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SATA, 0x00)
#define PCI_CCODE_STORAGE_SATA_AHCI_IF		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SATA, 0x01)
#define PCI_CCODE_STORAGE_SATA_SERIAL_IF	PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SATA, 0x02)
#define PCI_CCODE_STORAGE_SATA_ANY			PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SATA, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_STORAGE_SUBCLASS_SAS		0x07

#define PCI_CCODE_STORAGE_SAS				PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SAS, 0x00)
#define PCI_CCODE_STORAGE_SAS_SERIAL_IF		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SAS, 0x01)
#define PCI_CCODE_STORAGE_SAS_ANY			PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SAS, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_STORAGE_SUBCLASS_SSD		0x08

#define PCI_CCODE_STORAGE_SSD_VEND_IF		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SSD, 0x00)
#define PCI_CCODE_STORAGE_SSD_NVMHCI		PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SSD, 0x01)
#define PCI_CCODE_STORAGE_SSD_NVMe			PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SSD, 0x02)
#define PCI_CCODE_STORAGE_SSD_ANY			PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_SSD, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_STORAGE_SUBCLASS_UFS		0x09

#define PCI_CCODE_STORAGE_UFS_VEND_IF			PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_UFS, 0x00)
#define PCI_CCODE_STORAGE_UFS_UFSHCI_JESD223a	PCI_CCODE(PCI_CCODE_STORAGE, PCI_CCODE_STORAGE_SUBCLASS_UFS, 0x01)

#define PCI_CCODE_STORAGE_OTHER				PCI_CCODE(PCI_CCODE_STORAGE, 0x80, 0x00)

/*==================  Base Class 0x02 (Network devices)  =====================*/
#define PCI_CCODE_NET						0x02

#define PCI_CCODE_NET_ETHERNET				PCI_CCODE(PCI_CCODE_NET, 0x00, 0x00)
#define PCI_CCODE_NET_TOKEN_RING			PCI_CCODE(PCI_CCODE_NET, 0x01, 0x00)
#define PCI_CCODE_NET_FDDI					PCI_CCODE(PCI_CCODE_NET, 0x02, 0x00)
#define PCI_CCODE_NET_ATM					PCI_CCODE(PCI_CCODE_NET, 0x03, 0x00)
#define PCI_CCODE_NET_ISDN					PCI_CCODE(PCI_CCODE_NET, 0x04, 0x00)
#define PCI_CCODE_NET_WORLDFIP				PCI_CCODE(PCI_CCODE_NET, 0x05, 0x00)
#define PCI_CCODE_NET_PICMG_2_14_MULTI		PCI_CCODE(PCI_CCODE_NET, 0x06, PCI_CCODE_REG_IF_ANY)
#define PCI_CCODE_NET_INFINIBAND			PCI_CCODE(PCI_CCODE_NET, 0x07, 0x00)
#define PCI_CCODE_NET_OTHER					PCI_CCODE(PCI_CCODE_NET, 0x80, 0x00)

/*==================  Base Class 0x03 (Display devices)  =====================*/
#define PCI_CCODE_DISPLAY					0x03

#define PCI_CCODE_DISPLAY_SUBCLASS_VGA		0x00
#define PCI_CCODE_DISPLAY_VGA_COMPAT		PCI_CCODE(PCI_CCODE_DISPLAY, PCI_CCODE_DISPLAY_SUBCLASS_VGA, 0x00)
#define PCI_CCODE_DISPLAY_8514_COMPAT		PCI_CCODE(PCI_CCODE_DISPLAY, PCI_CCODE_DISPLAY_SUBCLASS_VGA, 0x01)
#define PCI_CCODE_DISPLAY_VGA_ANY			PCI_CCODE(PCI_CCODE_DISPLAY, PCI_CCODE_DISPLAY_SUBCLASS_VGA, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_DISPLAY_XGA				PCI_CCODE(PCI_CCODE_DISPLAY, 0x01, 0x00)
#define PCI_CCODE_DISPLAY_3D				PCI_CCODE(PCI_CCODE_DISPLAY, 0x02, 0x00)
#define PCI_CCODE_DISPLAY_OTHER				PCI_CCODE(PCI_CCODE_DISPLAY, 0x80, 0x00)

/*================  Base Class 0x04 (Multi-media devices)  ===================*/
#define PCI_CCODE_MMEDIA					0x04

#define PCI_CCODE_MMEDIA_VIDEO				PCI_CCODE(PCI_CCODE_MMEDIA, 0x00, 0x00)
#define PCI_CCODE_MMEDIA_AUDIO				PCI_CCODE(PCI_CCODE_MMEDIA, 0x01, 0x00)
#define PCI_CCODE_MMEDIA_TELEPHONY			PCI_CCODE(PCI_CCODE_MMEDIA, 0x02, 0x00)
#define PCI_CCODE_MMEDIA_MIXED_MODE			PCI_CCODE(PCI_CCODE_MMEDIA, 0x03, 0x00)
#define PCI_CCODE_MMEDIA_OTHER				PCI_CCODE(PCI_CCODE_MMEDIA, 0x80, 0x00)

/*==================  Base Class 0x05 (Memory devices)  ======================*/
#define PCI_CCODE_MEMORY					0x05

#define PCI_CCODE_MEMORY_RAM				PCI_CCODE(PCI_CCODE_MEMORY, 0x00, 0x00)
#define PCI_CCODE_MEMORY_FLASH				PCI_CCODE(PCI_CCODE_MEMORY, 0x01, 0x00)
#define PCI_CCODE_MEMORY_OTHER				PCI_CCODE(PCI_CCODE_MEMORY, 0x80, 0x00)

/*==================  Base Class 0x06 (Bridge devices)  ======================*/
#define PCI_CCODE_BRIDGE					0x06

#define PCI_CCODE_BRIDGE_HOST				PCI_CCODE(PCI_CCODE_BRIDGE, 0x00, 0x00)
#define PCI_CCODE_BRIDGE_ISA				PCI_CCODE(PCI_CCODE_BRIDGE, 0x01, 0x00)
#define PCI_CCODE_BRIDGE_EISA				PCI_CCODE(PCI_CCODE_BRIDGE, 0x02, 0x00)
#define PCI_CCODE_BRIDGE_MCA				PCI_CCODE(PCI_CCODE_BRIDGE, 0x03, 0x00)

#define PCI_CCODE_BRIDGE_SUBCLASS_PCItoPCI	0x04
#define PCI_CCODE_BRIDGE_PCItoPCI			PCI_CCODE(PCI_CCODE_BRIDGE, PCI_CCODE_BRIDGE_SUBCLASS_PCItoPCI, 0x00)
#define PCI_CCODE_BRIDGE_PCItoPCIsub		PCI_CCODE(PCI_CCODE_BRIDGE, PCI_CCODE_BRIDGE_SUBCLASS_PCItoPCI, 0x01)
#define PCI_CCODE_BRIDGE_PCItoPCI_ANY		PCI_CCODE(PCI_CCODE_BRIDGE, PCI_CCODE_BRIDGE_SUBCLASS_PCItoPCI, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_BRIDGE_PCMCIA				PCI_CCODE(PCI_CCODE_BRIDGE, 0x05, 0x00)
#define PCI_CCODE_BRIDGE_NuBUS				PCI_CCODE(PCI_CCODE_BRIDGE, 0x06, 0x00)
#define PCI_CCODE_BRIDGE_CARDBUS			PCI_CCODE(PCI_CCODE_BRIDGE, 0x07, 0x00)

#define PCI_CCODE_BRIDGE_SUBCLASS_RACEWAY	0x08
#define PCI_CCODE_BRIDGE_RACEWAY_TRANS		PCI_CCODE(PCI_CCODE_BRIDGE, PCI_CCODE_BRIDGE_SUBCLASS_RACEWAY, 0x00)
#define PCI_CCODE_BRIDGE_RACEWAY_ENDP		PCI_CCODE(PCI_CCODE_BRIDGE, PCI_CCODE_BRIDGE_SUBCLASS_RACEWAY, 0x01)
#define PCI_CCODE_BRIDGE_RACEWAY_ANY		PCI_CCODE(PCI_CCODE_BRIDGE, PCI_CCODE_BRIDGE_SUBCLASS_RACEWAY, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_BRIDGE_PCItoPCI_PRICPU	PCI_CCODE(PCI_CCODE_BRIDGE, 0x09, 0x40)
#define PCI_CCODE_BRIDGE_PCItoPCI_SECCPU	PCI_CCODE(PCI_CCODE_BRIDGE, 0x09, 0x80)
#define PCI_CCODE_BRIDGE_INFIBANDtoPCI		PCI_CCODE(PCI_CCODE_BRIDGE, 0x0A, 0x00)
#define PCI_CCODE_BRIDGE_ADVSW_HOST			PCI_CCODE(PCI_CCODE_BRIDGE, 0x0B, 0x00)
#define PCI_CCODE_BRIDGE_ADVSW_HOST_ASISIG	PCI_CCODE(PCI_CCODE_BRIDGE, 0x0B, 0x01)
#define PCI_CCODE_BRIDGE_OTHER				PCI_CCODE(PCI_CCODE_BRIDGE, 0x80, 0x00)

/*=============  Base Class 0x07 (Simple Communications devices)  ============*/
#define PCI_CCODE_COMM						0x07

#define PCI_CCODE_COMM_SUBCLASS_UART		0x00
#define PCI_CCODE_COMM_UART_XT				PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_UART, 0x00)
#define PCI_CCODE_COMM_UART_16450			PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_UART, 0x01)
#define PCI_CCODE_COMM_UART_16550			PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_UART, 0x02)
#define PCI_CCODE_COMM_UART_16650			PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_UART, 0x03)
#define PCI_CCODE_COMM_UART_16750			PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_UART, 0x04)
#define PCI_CCODE_COMM_UART_16850			PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_UART, 0x05)
#define PCI_CCODE_COMM_UART_16950			PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_UART, 0x06)
#define PCI_CCODE_COMM_UART_ANY				PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_UART, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_COMM_SUBCLASS_PARALLEL	0x01
#define PCI_CCODE_COMM_PARALLEL_PORT		PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_PARALLEL, 0x00)
#define PCI_CCODE_COMM_PARALLEL_PORT_BI		PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_PARALLEL, 0x01)
#define PCI_CCODE_COMM_PARALLEL_ECP_1_X		PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_PARALLEL, 0x02)
#define PCI_CCODE_COMM_PARALLEL_IEEE1284_C	PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_PARALLEL, 0x03)
#define PCI_CCODE_COMM_PARALLEL_IEEE1284_T	PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_PARALLEL, 0xFE)
#define PCI_CCODE_COMM_PARALLEL_ANY			PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_PARALLEL, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_COMM_MULTIPORT_SERIAL		PCI_CCODE(PCI_CCODE_COMM, 0x02, 0x00)

#define PCI_CCODE_COMM_SUBCLASS_MODEM		0x03
#define PCI_CCODE_COMM_MODEM_GENERIC		PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_MODEM, 0x00)
#define PCI_CCODE_COMM_MODEM_HAYES_16450	PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_MODEM, 0x01)
#define PCI_CCODE_COMM_MODEM_HAYES_16550	PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_MODEM, 0x02)
#define PCI_CCODE_COMM_MODEM_HAYES_16650	PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_MODEM, 0x03)
#define PCI_CCODE_COMM_MODEM_HAYES_16750	PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_MODEM, 0x04)
#define PCI_CCODE_COMM_MODEM_ANY			PCI_CCODE(PCI_CCODE_COMM, PCI_CCODE_COMM_SUBCLASS_MODEM, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_COMM_GPIB_IEEE488			PCI_CCODE(PCI_CCODE_COMM, 0x04, 0x00)
#define PCI_CCODE_COMM_SMARTCARD			PCI_CCODE(PCI_CCODE_COMM, 0x05, 0x00)
#define PCI_CCODE_COMM_OTHER				PCI_CCODE(PCI_CCODE_COMM, 0x80, 0x00)

/*================  Base Class 0x08 (System Peripheral devices)  =============*/
#define PCI_CCODE_PERIPHERAL				0x08

#define PCI_CCODE_PERIPHERAL_SUBCLASS_PIC	0x00
#define PCI_CCODE_PERIPHERAL_PIC_8259		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_PIC, 0x00)
#define PCI_CCODE_PERIPHERAL_PIC_ISA		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_PIC, 0x01)
#define PCI_CCODE_PERIPHERAL_PIC_EISA		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_PIC, 0x02)
#define PCI_CCODE_PERIPHERAL_PIC_IOAPIC		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_PIC, 0x10)
#define PCI_CCODE_PERIPHERAL_PIC_IOxAPIC	PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_PIC, 0x20)
#define PCI_CCODE_PERIPHERAL_PIC_ANY		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_PIC, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_PERIPHERAL_SUBCLASS_DMA	0x01
#define PCI_CCODE_PERIPHERAL_DMA_8237		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_DMA, 0x00)
#define PCI_CCODE_PERIPHERAL_DMA_ISA		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_DMA, 0x01)
#define PCI_CCODE_PERIPHERAL_DMA_EISA		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_DMA, 0x02)
#define PCI_CCODE_PERIPHERAL_DMA_ANY		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_DMA, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_PERIPHERAL_SUBCLASS_TIMER	0x02
#define PCI_CCODE_PERIPHERAL_TIMER_8254		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_TIMER, 0x00)
#define PCI_CCODE_PERIPHERAL_TIMER_ISA		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_TIMER, 0x01)
#define PCI_CCODE_PERIPHERAL_TIMER_EISA		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_TIMER, 0x02)
#define PCI_CCODE_PERIPHERAL_TIMER_HPET		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_TIMER, 0x03)
#define PCI_CCODE_PERIPHERAL_TIMER_ANY		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_TIMER, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_PERIPHERAL_SUBCLASS_RTC	0x03
#define PCI_CCODE_PERIPHERAL_RTC_GENERIC	PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_RTC, 0x00)
#define PCI_CCODE_PERIPHERAL_RTC_ISA		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_RTC, 0x01)
#define PCI_CCODE_PERIPHERAL_RTC_ANY		PCI_CCODE(PCI_CCODE_PERIPHERAL, PCI_CCODE_PERIPHERAL_SUBCLASS_RTC, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_PERIPHERAL_PCI_HPLUG_CTRL	PCI_CCODE(PCI_CCODE_PERIPHERAL, 0x04, 0x00)
#define PCI_CCODE_PERIPHERAL_SD_HOST_CTRL	PCI_CCODE(PCI_CCODE_PERIPHERAL, 0x05, 0x00)
#define PCI_CCODE_PERIPHERAL_IOMMU			PCI_CCODE(PCI_CCODE_PERIPHERAL, 0x06, 0x00)
#define PCI_CCODE_PERIPHERAL_RC_EVTCOLLECT	PCI_CCODE(PCI_CCODE_PERIPHERAL, 0x07, 0x00)
#define PCI_CCODE_PERIPHERAL_OTHER			PCI_CCODE(PCI_CCODE_PERIPHERAL, 0x80, 0x00)

/*====================  Base Class 0x09 (Input devices)  =====================*/
#define PCI_CCODE_INPUT						0x09

#define PCI_CCODE_INPUT_KEYBOARD			PCI_CCODE(PCI_CCODE_INPUT, 0x00, 0x00)
#define PCI_CCODE_INPUT_PEN					PCI_CCODE(PCI_CCODE_INPUT, 0x01, 0x00)
#define PCI_CCODE_INPUT_MOUSE				PCI_CCODE(PCI_CCODE_INPUT, 0x02, 0x00)
#define PCI_CCODE_INPUT_SCANNER				PCI_CCODE(PCI_CCODE_INPUT, 0x03, 0x00)

#define PCI_CCODE_INPUT_SUBCLASS_GAMEPORT	0x04
#define PCI_CCODE_INPUT_GAMEPORT_GENERIC	PCI_CCODE(PCI_CCODE_INPUT, PCI_CCODE_INPUT_SUBCLASS_GAMEPORT, 0x00)
#define PCI_CCODE_INPUT_GAMEPORT			PCI_CCODE(PCI_CCODE_INPUT, PCI_CCODE_INPUT_SUBCLASS_GAMEPORT, 0x10)

#define PCI_CCODE_INPUT_OTHER				PCI_CCODE(PCI_CCODE_INPUT, 0x80, 0x00)

/*===================  Base Class 0x0A (Docking devices)  ====================*/
#define PCI_CCODE_DOCK						0x0A

#define PCI_CCODE_DOCK_GENERIC				PCI_CCODE(PCI_CCODE_DOCK, 0x00, 0x00)
#define PCI_CCODE_DOCK_OTHER				PCI_CCODE(PCI_CCODE_DOCK, 0x80, 0x00)

/*==================  Base Class 0x0B (Processor devices)  ===================*/
#define PCI_CCODE_PROCESSOR					0x0B

#define PCI_CCODE_PROCESSOR_386				PCI_CCODE(PCI_CCODE_PROCESSOR, 0x00, 0x00)
#define PCI_CCODE_PROCESSOR_486				PCI_CCODE(PCI_CCODE_PROCESSOR, 0x01, 0x00)
#define PCI_CCODE_PROCESSOR_PENTIUM			PCI_CCODE(PCI_CCODE_PROCESSOR, 0x02, 0x00)
#define PCI_CCODE_PROCESSOR_ALPHA			PCI_CCODE(PCI_CCODE_PROCESSOR, 0x10, 0x00)
#define PCI_CCODE_PROCESSOR_PPC				PCI_CCODE(PCI_CCODE_PROCESSOR, 0x20, 0x00)
#define PCI_CCODE_PROCESSOR_MIPS			PCI_CCODE(PCI_CCODE_PROCESSOR, 0x30, 0x00)
#define PCI_CCODE_PROCESSOR_COPROCESSOR		PCI_CCODE(PCI_CCODE_PROCESSOR, 0x40, 0x00)
#define PCI_CCODE_PROCESSOR_OTHER			PCI_CCODE(PCI_CCODE_PROCESSOR, 0x80, 0x00)

/*=================  Base Class 0x0C (Serial Bus devices)  ===================*/
#define PCI_CCODE_SBUS						0x0C

#define PCI_CCODE_SBUS_SUBCLASS_IEEE1394	0x00
#define PCI_CCODE_SBUS_IEEE1394				PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_IEEE1394, 0x00)
#define PCI_CCODE_SBUS_IEEE1394_OPEN_HCI	PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_IEEE1394, 0x10)
#define PCI_CCODE_SBUS_IEEE1394_ANY			PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_IEEE1394, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_SBUS_ACCESS_BUS			PCI_CCODE(PCI_CCODE_SBUS, 0x01, 0x00)
#define PCI_CCODE_SBUS_SSA					PCI_CCODE(PCI_CCODE_SBUS, 0x02, 0x00)

#define PCI_CCODE_SBUS_SUBCLASS_USB			0x03
#define PCI_CCODE_SBUS_USB_UHCI				PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_USB, 0x00)
#define PCI_CCODE_SBUS_USB_OHCI				PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_USB, 0x10)
#define PCI_CCODE_SBUS_USB_EHCI				PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_USB, 0x20)
#define PCI_CCODE_SBUS_USB_XHCI				PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_USB, 0x30)
#define PCI_CCODE_SBUS_USB_NON_SPECIFIC		PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_USB, 0x80)
#define PCI_CCODE_SBUS_USB_DEVICE			PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_USB, 0xFE)
#define PCI_CCODE_SBUS_USB_ANY				PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_USB, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_SBUS_FIBRE_CHAN			PCI_CCODE(PCI_CCODE_SBUS, 0x04, 0x00)
#define PCI_CCODE_SBUS_SMBUS				PCI_CCODE(PCI_CCODE_SBUS, 0x05, 0x00)
#define PCI_CCODE_SBUS_INFINIBAND			PCI_CCODE(PCI_CCODE_SBUS, 0x06, 0x00)

#define PCI_CCODE_SBUS_SUBCLASS_IPMI		0x07
#define PCI_CCODE_SBUS_IPMI_SMIC			PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_IPMI, 0x00)
#define PCI_CCODE_SBUS_IPMI_KEYBOARD_STYLE	PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_IPMI, 0x01)
#define PCI_CCODE_SBUS_IPMI_BLOCK_XFER		PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_IPMI, 0x02)
#define PCI_CCODE_SBUS_IPMI_ANY				PCI_CCODE(PCI_CCODE_SBUS, PCI_CCODE_SBUS_SUBCLASS_IPMI, PCI_CCODE_REG_IF_ANY)

#define PCI_CCODE_SBUS_SERCOS				PCI_CCODE(PCI_CCODE_SBUS, 0x08, PCI_CCODE_REG_IF_ANY)
#define PCI_CCODE_SBUS_CANBUS				PCI_CCODE(PCI_CCODE_SBUS, 0x09, 0x00)
#define PCI_CCODE_SBUS_OTHER				PCI_CCODE(PCI_CCODE_SBUS, 0x80, 0x00)

/*==================  Base Class 0x0D (Wireless devices)  ====================*/
#define PCI_CCODE_WIRELESS					0x0D

#define PCI_CCODE_WIRELESS_IRDA				PCI_CCODE(PCI_CCODE_WIRELESS, 0x00, 0x00)
#define PCI_CCODE_WIRELESS_CONSUMER_IR		PCI_CCODE(PCI_CCODE_WIRELESS, 0x01, 0x00)
#define PCI_CCODE_WIRELESS_UWB				PCI_CCODE(PCI_CCODE_WIRELESS, 0x01, 0x10)
#define PCI_CCODE_WIRELESS_RF				PCI_CCODE(PCI_CCODE_WIRELESS, 0x10, 0x00)
#define PCI_CCODE_WIRELESS_BLUETOOTH		PCI_CCODE(PCI_CCODE_WIRELESS, 0x11, 0x00)
#define PCI_CCODE_WIRELESS_BROADBAND		PCI_CCODE(PCI_CCODE_WIRELESS, 0x12, 0x00)
#define PCI_CCODE_WIRELESS_ENET_802_11A		PCI_CCODE(PCI_CCODE_WIRELESS, 0x20, 0x00)
#define PCI_CCODE_WIRELESS_ENET_802_11B		PCI_CCODE(PCI_CCODE_WIRELESS, 0x21, 0x00)
#define PCI_CCODE_WIRELESS_OTHER			PCI_CCODE(PCI_CCODE_WIRELESS, 0x80, 0x00)

/*================  Base Class 0x0E (Intelligent I/O devices)  ===============*/
#define PCI_CCODE_SMARTIO					0x0E

#define PCI_CCODE_SMARTIO_I2O_1_0			PCI_CCODE(PCI_CCODE_SMARTIO, 0x00, PCI_CCODE_REG_IF_ANY)
#define PCI_CCODE_SMARTIO_MSG_FIFO_OFF_40	PCI_CCODE(PCI_CCODE_DOCK, 0x00, 0x00)

/*===========  Base Class 0x0F (Satellite Communication devices)  ============*/
#define PCI_CCODE_SATCOMM					0x0F

#define PCI_CCODE_SATCOMM_TV				PCI_CCODE(PCI_CCODE_WIRELESS, 0x01, 0x00)
#define PCI_CCODE_SATCOMM_AUDIO				PCI_CCODE(PCI_CCODE_WIRELESS, 0x02, 0x00)
#define PCI_CCODE_SATCOMM_VOICE				PCI_CCODE(PCI_CCODE_WIRELESS, 0x03, 0x00)
#define PCI_CCODE_SATCOMM_DATA				PCI_CCODE(PCI_CCODE_WIRELESS, 0x04, 0x00)
#define PCI_CCODE_SATCOMM_OTHER				PCI_CCODE(PCI_CCODE_WIRELESS, 0x80, 0x00)

/*============  Base Class 0x10 (Encryption/Decryption devices)  =============*/
#define PCI_CCODE_CRYPT						0x10

#define PCI_CCODE_CRYPT_NET_CPU				PCI_CCODE(PCI_CCODE_CRYPT, 0x00, 0x00)
#define PCI_CCODE_CRYPT_ENTERTAINMENT		PCI_CCODE(PCI_CCODE_CRYPT, 0x10, 0x00)
#define PCI_CCODE_CRYPT_OTHER				PCI_CCODE(PCI_CCODE_CRYPT, 0x80, 0x00)

/*====  Base Class 0x11 (Data Acquisition and Signal Processing devices)  ====*/
#define PCI_CCODE_DA_DSP					0x11

#define PCI_CCODE_DA_DSP_DPIO				PCI_CCODE(PCI_CCODE_DA_DSP, 0x00, 0x00)
#define PCI_CCODE_DA_DSP_PERF_COUNTER		PCI_CCODE(PCI_CCODE_DA_DSP, 0x01, 0x00)
#define PCI_CCODE_DA_DSP_SYNC_and_TF_MEAS	PCI_CCODE(PCI_CCODE_DA_DSP, 0x10, 0x00)
#define PCI_CCODE_DA_DSP_MGMT_CARD			PCI_CCODE(PCI_CCODE_DA_DSP, 0x20, 0x00)
#define PCI_CCODE_DA_DSP_OTHER				PCI_CCODE(PCI_CCODE_DA_DSP, 0x80, 0x00)

/*===============  Base Class 0x12 (Processing accelerators)  ================*/
#define PCI_CCODE_ACCELERATOR				0x12

#define PCI_CCODE_ACCELERATOR_VEND_IF		PCI_CCODE(PCI_CCODE_ACCELERATOR, 0x00, 0x00)

/*============  Base Class 0x13 (Non-essential Instrumentation)  =============*/
#define PCI_CCODE_NONESSENTIAL_INSTRUMENTATION		0x13

#define PCI_CCODE_NONESSENTIAL_INSTRUMENTATION_VEND_IF		PCI_CCODE(PCI_CCODE_NONESSENTIAL_INSTRUMENTATION, 0x00, 0x00)


#endif	/* _PCI_CCODE_H_ */

#if defined(__QNXNTO__) && defined(__USESRCVERSION)
#include <sys/srcversion.h>
__SRCVERSION("$URL: http://svn.ott.qnx.com/product/branches/7.0.0/trunk/lib/pci/public/pci/pci_ccode.h $ $Rev: 798837 $")
#endif
