#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sat Nov 18 20:57:37 2017
# Process ID: 19132
# Current directory: E:/code/CPU_single_cycle/CPU_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17552 E:\code\CPU_single_cycle\CPU_single_cycle\CPU_single_cycle.xpr
# Log file: E:/code/CPU_single_cycle/CPU_single_cycle/vivado.log
# Journal file: E:/code/CPU_single_cycle/CPU_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.3/data/ip'.
update_files -from_files E:/code/CPU_single_cycle/src/CPU_top.v -to_files E:/code/CPU_single_cycle/src/top.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/code/CPU_single_cycle/src/top.v' with file 'E:/code/CPU_single_cycle/src/CPU_top.v'.
import_files E:/code/CPU_single_cycle/src/DEBUG
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debug.v
set_property top display_tb [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top display_top [current_fileset]
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_tb.v
update_compile_order -fileset sources_1
import_files -norecurse E:/code/CPU_single_cycle/src/DEBUG/display_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 21:37:15 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 21:38:08 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 21:38:49 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 21:40:14 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
launch_runs impl_1
[Sat Nov 18 21:40:35 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 21:41:42 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
launch_runs impl_1
[Sat Nov 18 21:42:02 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 963.379 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 963.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1042.957 ; gain = 257.137
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports CLK W5
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK]]
place_ports nclr T18
set_property IOSTANDARD {} [get_ports [list nclr]]
set_property IOSTANDARD LVCMOS33 [get_ports [list nclr]]
set_property IOSTANDARD LVCMOS33 [get_ports [list button]]
place_ports button U18
set_property IOSTANDARD LVCMOS33 [get_ports [list {num_ctrl[7]} {num_ctrl[6]} {num_ctrl[5]} {num_ctrl[4]} {num_ctrl[3]} {num_ctrl[2]} {num_ctrl[1]} {num_ctrl[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {pos_ctrl[3]} {pos_ctrl[2]} {pos_ctrl[1]} {pos_ctrl[0]}]]
place_ports {num_ctrl[7]} V7
place_ports {num_ctrl[6]} U7
place_ports {num_ctrl[5]} V5
place_ports {num_ctrl[4]} U5
place_ports {num_ctrl[3]} V8
place_ports {num_ctrl[2]} U8
place_ports {num_ctrl[1]} W6
place_ports {num_ctrl[0]} W7
file mkdir E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new
close [ open E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc w ]
add_files -fileset constrs_1 E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc
set_property target_constrs_file E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc [current_fileset -constrset]
save_constraints -force
place_ports {pos_ctrl[3]} W4
place_ports {pos_ctrl[2]} V4
place_ports {pos_ctrl[1]} U4
place_ports {pos_ctrl[0]} U2
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 18 21:54:54 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 21:54:55 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737304A
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/display_top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/display_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 22:00:06 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
launch_runs impl_1
[Sat Nov 18 22:01:06 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc]
WARNING: [Vivado 12-584] No ports matched 'nclr'. [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'nclr'. [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc]
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-19132-wyf/dcp/display_top.xdc]
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-19132-wyf/dcp/display_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1641.164 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1641.164 ; gain = 0.000
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:02:19 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:02:19 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-19132-wyf/dcp/display_top.xdc]
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-19132-wyf/dcp/display_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1647.547 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1647.547 ; gain = 0.000
add_files -norecurse E:/code/CPU_single_cycle/src/DEBUG/display_top.v
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v
file delete -force E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/display_top.v
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v
file delete -force E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/clkdiv_190hz.v
add_files -norecurse E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v
file delete -force E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/displayReg.v
add_files -norecurse E:/code/CPU_single_cycle/src/DEBUG/displayReg.v
update_compile_order -fileset sources_1
update_files -from_files E:/code/CPU_single_cycle/src/mux2to1_5.v -to_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v' with file 'E:/code/CPU_single_cycle/src/mux2to1_5.v'.
INFO: [filemgmt 20-1080] Importing file from 'E:/code/CPU_single_cycle/src/mux2to1_5.v' to 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v'.
remove_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v
file delete -force E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v
add_files -norecurse E:/code/CPU_single_cycle/src/mux2to1_5.v
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v
file delete -force E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v
add_files -norecurse E:/code/CPU_single_cycle/src/mux2to1_32.v
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v
file delete -force E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/DEBUG/debouncing.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:12:59 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:12:59 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:14:04 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:14:04 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/display_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
add_files -norecurse E:/code/CPU_single_cycle/src/DEBUG/debouncing.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:21:11 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:21:11 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 22:21:29 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:22:27 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:23:39 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:27:51 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:27:51 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-19132-wyf/dcp/display_top.xdc]
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-19132-wyf/dcp/display_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1803.457 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1803.457 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1803.457 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 18 22:29:39 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:31:18 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:31:18 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:31:54 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:31:54 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:35:00 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:35:00 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:36:54 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:36:54 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:38:34 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:38:34 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:42:10 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:42:10 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 18 22:45:53 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 22:45:53 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 22:46:52 2017...
