
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117367                       # Number of seconds simulated
sim_ticks                                117367166014                       # Number of ticks simulated
final_tick                               1170036184079                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153948                       # Simulator instruction rate (inst/s)
host_op_rate                                   199646                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5658704                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907488                       # Number of bytes of host memory used
host_seconds                                 20741.00                       # Real time elapsed on the host
sim_insts                                  3193035050                       # Number of instructions simulated
sim_ops                                    4140853997                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2145024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1950848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1650816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5751424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1285888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1285888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16758                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15241                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12897                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44933                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10046                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10046                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18276185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16621753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14065399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49003688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10956114                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10956114                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10956114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18276185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16621753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14065399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59959802                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140896959                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23434540                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18992304                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2031435                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9390029                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8995003                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504628                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89768                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102175110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128985899                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23434540                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11499631                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28183907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6601699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2912919                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11925267                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1640510                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137796825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109612918     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649556      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2019967      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4961394      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1120421      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602996      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1210231      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763126      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13856216     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137796825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166324                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915463                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100984182                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4469942                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27748290                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111232                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4483177                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043460                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41720                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155627414                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78116                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4483177                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101840555                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1254824                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1778307                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26993757                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1446203                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154023768                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18116                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        267116                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       146574                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216364960                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717386328                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717386328                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45669450                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37781                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21246                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4974948                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14879715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7251864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       121096                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1612419                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151284297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37771                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140478741                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188574                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27697886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60035639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4703                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137796825                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019463                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565888                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78981670     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24702227     17.93%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11543250      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8472609      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536776      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2992071      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960996      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459056      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148170      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137796825                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564356     68.52%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116774     14.18%     82.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142492     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117909098     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111403      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13259517      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7182189      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140478741                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.997032                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             823622                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005863                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419766503                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179020380                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136944259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141302363                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343551                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3645747                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226091                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4483177                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         781726                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90769                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151322068                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14879715                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7251864                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21237                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1161547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2265304                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137946456                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741426                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2532285                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19921821                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19590280                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7180395                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.979059                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137123450                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136944259                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82136714                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227612705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.971946                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360862                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28513980                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2034825                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133313648                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82944325     62.22%     62.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23564942     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10385366      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5442820      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337582      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1557830      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325527      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989387      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2765869      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133313648                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2765869                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281871194                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307130226                       # The number of ROB writes
system.switch_cpus0.timesIdled                  68722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3100134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.408970                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.408970                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.709739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.709739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622012756                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190740411                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145559755                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140896959                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22833392                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18813531                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1896071                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8768389                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8503525                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2393352                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85533                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102506072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125995022                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22833392                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10896877                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26751384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6127634                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5194906                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11878727                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1544434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138655555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111904171     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2741233      1.98%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2334896      1.68%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2330784      1.68%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2223767      1.60%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1085892      0.78%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          752976      0.54%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1957585      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13324251      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138655555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162057                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.894235                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101386101                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6555023                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26407816                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109771                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4196843                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3671175                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6347                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152051670                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50213                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4196843                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101893704                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4182754                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1232658                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25995584                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1154011                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150646492                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          321                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        409458                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       605174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3503                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    210774317                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    702051989                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    702051989                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165703276                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45071035                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32015                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16237                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3770124                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14964782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7773844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       307453                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1721911                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146790484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32012                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136876579                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       103882                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24775505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56799747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138655555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987170                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.584875                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82279582     59.34%     59.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23295907     16.80%     76.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11722581      8.45%     84.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7679106      5.54%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6797667      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2669821      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3013340      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1102029      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        95522      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138655555                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         963130     74.61%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157688     12.22%     86.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170070     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113062352     82.60%     82.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1972219      1.44%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15778      0.01%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14100920     10.30%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7725310      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136876579                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971466                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1290888                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009431                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    413803482                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171598678                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132839523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138167467                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       192587                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2932427                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          792                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       145417                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4196843                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3502158                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       268354                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146822497                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1176176                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14964782                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7773844                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16234                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        219848                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12940                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1120169                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1072667                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2192836                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134548994                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13861006                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2327584                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21585113                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18976289                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7724107                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954946                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132845264                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132839523                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80118132                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217615317                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.942813                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368164                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98487557                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120569098                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26261147                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1917571                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134458712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.896700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86121183     64.05%     64.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22157463     16.48%     80.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10627767      7.90%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4740470      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3721541      2.77%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1505851      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1541487      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1073250      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2969700      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134458712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98487557                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120569098                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19660779                       # Number of memory references committed
system.switch_cpus1.commit.loads             12032352                       # Number of loads committed
system.switch_cpus1.commit.membars              15778                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17306985                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108479335                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2376540                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2969700                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278319257                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297857682                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2241404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98487557                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120569098                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98487557                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.430607                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.430607                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.699004                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.699004                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607884052                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183291529                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143466617                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31556                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140896880                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20883078                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18306521                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1627589                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10375958                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10091423                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1451857                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        51117                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110197835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116089131                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20883078                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11543280                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23615109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5316061                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1819130                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12559830                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1026519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139311039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115695930     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1187022      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2174592      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1822256      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3346865      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3624489      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          788041      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          617864      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10053980      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139311039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.148215                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.823930                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109334906                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2860873                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23417748                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23392                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3674116                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2238407                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4850                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     130977186                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1312                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3674116                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109772804                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1345597                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       732341                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22991962                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       794215                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     130056000                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         82904                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       481730                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    172689942                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    590058994                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    590058994                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    139395795                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33294025                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18540                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9274                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2507844                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21683839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4195905                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        76966                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       932044                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128546031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18538                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120796504                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        97361                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21256185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45604958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139311039                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.867099                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477991                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     89027407     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20483034     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10279798      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6743003      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7030724      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3638956      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1626726      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       404295      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        77096      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139311039                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         302108     59.90%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126782     25.14%     85.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        75436     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     95335265     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1010145      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9266      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20276271     16.79%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4165557      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120796504                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.857340                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             504326                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004175                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381505734                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    149821049                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    118067781                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121300830                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       225268                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3913561                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       127302                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3674116                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         880573                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        48256                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    128564569                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21683839                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4195905                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9274                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31685                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       788154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       966146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1754300                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119497769                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19963465                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1298735                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24128837                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18412050                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4165372                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.848122                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118173525                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            118067781                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68201350                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        161820255                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.837973                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421464                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93687738                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    106399532                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22165821                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1632020                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135636923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784444                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660580                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     96129541     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15323822     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11085993      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2476442      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2818176      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1000063      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4189778      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       842153      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1770955      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135636923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93687738                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     106399532                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21838849                       # Number of memory references committed
system.switch_cpus2.commit.loads             17770246                       # Number of loads committed
system.switch_cpus2.commit.membars               9264                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16664997                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         92871518                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1435555                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1770955                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262431321                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          260805005                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1585841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93687738                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            106399532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93687738                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.503899                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.503899                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.664938                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.664938                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       552911661                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      155077983                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      137451784                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18528                       # number of misc regfile writes
system.l2.replacements                          44935                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1259119                       # Total number of references to valid blocks.
system.l2.sampled_refs                          77703                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.204252                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           527.811348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.843340                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5254.520067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.817379                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6295.043657                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.666540                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5196.968786                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4532.205455                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5932.716481                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5005.406947                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016108                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.160355                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.192109                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000264                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.158599                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.138312                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.181052                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.152753                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56411                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        80577                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33430                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  170418                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            46193                       # number of Writeback hits
system.l2.Writeback_hits::total                 46193                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        80577                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33430                       # number of demand (read+write) hits
system.l2.demand_hits::total                   170418                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56411                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        80577                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33430                       # number of overall hits
system.l2.overall_hits::total                  170418                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16758                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15241                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12897                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 44933                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16758                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15241                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12897                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44933                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16758                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15241                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12897                       # number of overall misses
system.l2.overall_misses::total                 44933                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2196644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3258458820                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1868726                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3135010709                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2279873                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2548768528                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8948583300                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2196644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3258458820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1868726                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3135010709                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2279873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2548768528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8948583300                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2196644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3258458820                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1868726                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3135010709                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2279873                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2548768528                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8948583300                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        95818                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        46327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              215351                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        46193                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             46193                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        95818                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        46327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               215351                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        95818                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        46327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              215351                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.229031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.159062                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.278391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.208650                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.229031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.159062                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.278391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208650                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.229031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.159062                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.278391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208650                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168972.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 194441.987111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 186872.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 205695.867003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 162848.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 197624.914941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199153.924732                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168972.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 194441.987111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 186872.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 205695.867003                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 162848.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 197624.914941                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199153.924732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168972.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 194441.987111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 186872.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 205695.867003                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 162848.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 197624.914941                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199153.924732                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10046                       # number of writebacks
system.l2.writebacks::total                     10046                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16758                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            44933                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44933                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44933                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1438110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2282127956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1285495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2247856644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1464560                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1797214274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6331387039                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1438110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2282127956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1285495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2247856644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1464560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1797214274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6331387039                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1438110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2282127956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1285495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2247856644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1464560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1797214274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6331387039                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.229031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.159062                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.278391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.208650                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.229031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.159062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.278391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.229031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.159062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.278391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208650                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110623.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 136181.403270                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128549.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 147487.477462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 104611.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139351.343258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 140907.285047                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 110623.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 136181.403270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 128549.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 147487.477462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 104611.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 139351.343258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 140907.285047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 110623.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 136181.403270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 128549.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 147487.477462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 104611.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 139351.343258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 140907.285047                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996350                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011932868                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040187.233871                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996350                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11925251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11925251                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11925251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11925251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11925251                       # number of overall hits
system.cpu0.icache.overall_hits::total       11925251                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2923931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2923931                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2923931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2923931                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2923931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2923931                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11925267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11925267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11925267                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11925267                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11925267                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11925267                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 182745.687500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 182745.687500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 182745.687500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 182745.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 182745.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 182745.687500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2304544                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2304544                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2304544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2304544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2304544                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2304544                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177272.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177272.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177272.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177272.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177272.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177272.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73169                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584850                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73425                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2445.827034                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511500                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488500                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900436                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099564                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594133                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594133                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20994                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20994                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586838                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586838                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586838                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586838                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175630                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175630                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175630                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175630                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175630                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175630                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19176971622                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19176971622                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19176971622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19176971622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19176971622                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19176971622                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762468                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762468                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762468                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762468                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017977                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017977                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010478                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010478                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010478                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010478                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109189.612378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109189.612378                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109189.612378                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109189.612378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109189.612378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109189.612378                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19828                       # number of writebacks
system.cpu0.dcache.writebacks::total            19828                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102461                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102461                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102461                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73169                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73169                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73169                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73169                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73169                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73169                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7107589348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7107589348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7107589348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7107589348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7107589348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7107589348                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004365                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004365                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004365                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004365                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97139.353387                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97139.353387                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97139.353387                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97139.353387                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97139.353387                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97139.353387                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.586546                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006793578                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1830533.778182                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.586546                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015363                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.880748                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11878714                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11878714                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11878714                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11878714                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11878714                       # number of overall hits
system.cpu1.icache.overall_hits::total       11878714                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2331054                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2331054                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2331054                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2331054                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2331054                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2331054                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11878727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11878727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11878727                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11878727                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11878727                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11878727                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 179311.846154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 179311.846154                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 179311.846154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 179311.846154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 179311.846154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 179311.846154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1951926                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1951926                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1951926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1951926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1951926                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1951926                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195192.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 195192.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 195192.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 195192.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 195192.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 195192.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95818                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190096430                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96074                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1978.645940                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.492817                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.507183                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915988                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084012                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10764081                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10764081                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7596668                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7596668                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16078                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16078                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15778                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15778                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18360749                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18360749                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18360749                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18360749                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       399505                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       399505                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       399605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        399605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       399605                       # number of overall misses
system.cpu1.dcache.overall_misses::total       399605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39286552761                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39286552761                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9067320                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9067320                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39295620081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39295620081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39295620081                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39295620081                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11163586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11163586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7596768                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7596768                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18760354                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18760354                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18760354                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18760354                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035786                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035786                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021301                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021301                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021301                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021301                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98338.075271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98338.075271                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 90673.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90673.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98336.157158                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98336.157158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98336.157158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98336.157158                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16834                       # number of writebacks
system.cpu1.dcache.writebacks::total            16834                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       303687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       303687                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       303787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       303787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       303787                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       303787                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95818                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95818                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95818                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95818                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95818                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8686613854                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8686613854                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8686613854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8686613854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8686613854                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8686613854                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90657.432361                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90657.432361                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90657.432361                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90657.432361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90657.432361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90657.432361                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.992710                       # Cycle average of tags in use
system.cpu2.icache.total_refs               918544477                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1697864.097967                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.992710                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022424                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12559814                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12559814                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12559814                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12559814                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12559814                       # number of overall hits
system.cpu2.icache.overall_hits::total       12559814                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2727183                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2727183                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2727183                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2727183                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2727183                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2727183                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12559830                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12559830                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12559830                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12559830                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12559830                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12559830                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 170448.937500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 170448.937500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 170448.937500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 170448.937500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 170448.937500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 170448.937500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2396788                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2396788                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2396788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2396788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2396788                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2396788                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 171199.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 171199.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 171199.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 171199.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 171199.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 171199.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46326                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               226054250                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46582                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4852.824052                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.856581                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.143419                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.835377                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.164623                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18068681                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18068681                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4050057                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4050057                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9275                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9275                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9264                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9264                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22118738                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22118738                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22118738                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22118738                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       172009                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       172009                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172009                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172009                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172009                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172009                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20508893653                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20508893653                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20508893653                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20508893653                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20508893653                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20508893653                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18240690                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18240690                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4050057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4050057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22290747                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22290747                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22290747                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22290747                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009430                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009430                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007717                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007717                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007717                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007717                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119231.514938                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119231.514938                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 119231.514938                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119231.514938                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 119231.514938                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119231.514938                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9531                       # number of writebacks
system.cpu2.dcache.writebacks::total             9531                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       125682                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       125682                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       125682                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       125682                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       125682                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       125682                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46327                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46327                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46327                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46327                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4848205528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4848205528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4848205528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4848205528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4848205528                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4848205528                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104651.834308                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104651.834308                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 104651.834308                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104651.834308                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 104651.834308                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104651.834308                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
