--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3306 paths analyzed, 440 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.929ns.
--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_5 (SLICE_X1Y39.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5_1 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.891ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.274 - 0.277)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5_1 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.391   display/h_count_5_1
                                                       display/h_count_5_1
    SLICE_X11Y37.D2      net (fanout=1)        1.520   display/h_count_5_1
    SLICE_X11Y37.D       Tilo                  0.259   display/h_count_5_1
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y36.C5      net (fanout=17)       0.756   N15
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.425   sq_c_anim/x<5>
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      4.891ns (1.334ns logic, 3.557ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.274 - 0.279)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.408   display/h_count<3>
                                                       display/h_count_2
    SLICE_X13Y36.B1      net (fanout=13)       1.017   display/h_count<2>
    SLICE_X13Y36.B       Tilo                  0.259   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X13Y36.C1      net (fanout=3)        0.589   N58
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.425   sq_c_anim/x<5>
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.351ns logic, 2.887ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.170ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.274 - 0.277)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X11Y37.D1      net (fanout=9)        0.782   display/h_count<4>
    SLICE_X11Y37.D       Tilo                  0.259   display/h_count_5_1
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y36.C5      net (fanout=17)       0.756   N15
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.425   sq_c_anim/x<5>
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (1.351ns logic, 2.819ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_4 (SLICE_X1Y39.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5_1 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.274 - 0.277)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5_1 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.391   display/h_count_5_1
                                                       display/h_count_5_1
    SLICE_X11Y37.D2      net (fanout=1)        1.520   display/h_count_5_1
    SLICE_X11Y37.D       Tilo                  0.259   display/h_count_5_1
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y36.C5      net (fanout=17)       0.756   N15
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.422   sq_c_anim/x<5>
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.331ns logic, 3.557ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.274 - 0.279)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.408   display/h_count<3>
                                                       display/h_count_2
    SLICE_X13Y36.B1      net (fanout=13)       1.017   display/h_count<2>
    SLICE_X13Y36.B       Tilo                  0.259   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X13Y36.C1      net (fanout=3)        0.589   N58
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.422   sq_c_anim/x<5>
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.348ns logic, 2.887ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.274 - 0.277)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X11Y37.D1      net (fanout=9)        0.782   display/h_count<4>
    SLICE_X11Y37.D       Tilo                  0.259   display/h_count_5_1
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y36.C5      net (fanout=17)       0.756   N15
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.422   sq_c_anim/x<5>
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.348ns logic, 2.819ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_3 (SLICE_X1Y39.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5_1 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.274 - 0.277)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5_1 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.391   display/h_count_5_1
                                                       display/h_count_5_1
    SLICE_X11Y37.D2      net (fanout=1)        1.520   display/h_count_5_1
    SLICE_X11Y37.D       Tilo                  0.259   display/h_count_5_1
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y36.C5      net (fanout=17)       0.756   N15
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.402   sq_c_anim/x<5>
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.311ns logic, 3.557ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.274 - 0.279)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.408   display/h_count<3>
                                                       display/h_count_2
    SLICE_X13Y36.B1      net (fanout=13)       1.017   display/h_count<2>
    SLICE_X13Y36.B       Tilo                  0.259   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X13Y36.C1      net (fanout=3)        0.589   N58
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.402   sq_c_anim/x<5>
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.328ns logic, 2.887ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.274 - 0.277)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X11Y37.D1      net (fanout=9)        0.782   display/h_count<4>
    SLICE_X11Y37.D       Tilo                  0.259   display/h_count_5_1
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y36.C5      net (fanout=17)       0.756   N15
    SLICE_X13Y36.C       Tilo                  0.259   sq_b_anim/x<8>
                                                       sq_a_anim/_n00501_1
    SLICE_X1Y39.SR       net (fanout=4)        1.281   sq_a_anim/_n00501
    SLICE_X1Y39.CLK      Tsrck                 0.402   sq_c_anim/x<5>
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.328ns logic, 2.819ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_2 (SLICE_X6Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_a_anim/x_2 (FF)
  Destination:          sq_a_anim/x_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_a_anim/x_2 to sq_a_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.DQ       Tcko                  0.200   sq_a_anim/x<2>
                                                       sq_a_anim/x_2
    SLICE_X6Y42.D6       net (fanout=14)       0.031   sq_a_anim/x<2>
    SLICE_X6Y42.CLK      Tah         (-Th)    -0.190   sq_a_anim/x<2>
                                                       sq_a_anim/x_2_dpot1
                                                       sq_a_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X13Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X13Y39.A6      net (fanout=2)        0.023   cnt_13
    SLICE_X13Y39.CLK     Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0085_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_1 (SLICE_X9Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_1 (FF)
  Destination:          sq_b_anim/x_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_1 to sq_b_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.AQ       Tcko                  0.198   sq_b_anim/x<4>
                                                       sq_b_anim/x_1
    SLICE_X9Y33.A6       net (fanout=5)        0.028   sq_b_anim/x<1>
    SLICE_X9Y33.CLK      Tah         (-Th)    -0.215   sq_b_anim/x<4>
                                                       sq_b_anim/x_1_dpot1
                                                       sq_b_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<7>/CLK
  Logical resource: display/h_count_4/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<7>/CLK
  Logical resource: display/h_count_5/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.929|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3306 paths, 0 nets, and 727 connections

Design statistics:
   Minimum period:   4.929ns{1}   (Maximum frequency: 202.881MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 17:24:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



