$date
	Thu Sep 13 11:21:35 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#17
0"
#22
1"
#24
0!
#27
0"
#32
1"
#36
1!
#37
0"
#48
0!
#60
1"
1!
#65
0"
#70
1"
#72
0!
#75
0"
#80
1"
#84
1!
#85
0"
#96
0!
#108
1"
1!
#113
0"
#118
1"
#120
0!
#123
0"
#128
1"
#132
1!
#133
0"
#144
0!
#156
1"
1!
#161
0"
#166
1"
#168
0!
#171
0"
#176
1"
#180
1!
#181
0"
#192
0!
#204
1"
1!
#209
0"
#214
1"
#216
0!
#219
0"
#224
1"
#228
1!
#229
0"
#240
0!
#252
1"
1!
#257
0"
#262
1"
#264
0!
#267
0"
#272
1"
#276
1!
#277
0"
#288
0!
#300
1"
1!
#305
0"
#310
1"
#312
0!
#315
0"
#320
1"
#324
1!
#325
0"
#336
0!
#348
1"
1!
#353
0"
#358
1"
#360
0!
#363
0"
#368
1"
#372
1!
#373
0"
#384
0!
#396
1"
1!
#401
0"
#406
1"
#408
0!
#411
0"
#416
1"
#420
1!
#421
0"
#432
0!
#444
1"
1!
#449
0"
#454
1"
#456
0!
#459
0"
#464
1"
#468
1!
#469
0"
#480
0!
