 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Lakshman\LIBERO_SETUP\synplify_O201809MSP1-1\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Lakshman\LIBERO_SETUP\synplify_O201809MSP1-1\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis_1-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">IOG_IOD_DDRX4_COMP_syn (synthesis_1)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#mapperReport78" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#clockReport79" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#timingReport80" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#performanceSummary81" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#clockRelationships82" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#interfaceInfo83" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#clockReport84" target="srrFrame" title="">Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</a>  
<ul  >
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#startingSlack85" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#endingSlack86" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#worstPaths87" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#clockReport88" target="srrFrame" title="">Clock: PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV</a>  
<ul  >
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#startingSlack89" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#endingSlack90" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#worstPaths91" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#clockReport92" target="srrFrame" title="">Clock: PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2</a>  
<ul  >
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#startingSlack93" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#endingSlack94" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#worstPaths95" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\syntmp\IOG_IOD_DDRX4_COMP_fpga_mapper_srr.htm#resourceUsage96" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_cck.rpt" target="srrFrame" title="">Constraint Checker Report (14:59 22-Jul)</a>  </li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\rpt_IOG_IOD_DDRX4_COMP.areasrr" target="srrFrame" title="">Hierarchical Area Report(IOG_IOD_DDRX4_COMP) (15:00 22-Jul)</a>  </li></ul></li>
<li><a href="file:///C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\stdout.log" target="srrFrame" title="">Session Log (15:02 22-Jul)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis_1-menu")</script>

  </body>
 </html>