-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Fri Feb 10 13:11:31 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity loop_if is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (0 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	a_address0 : out std_logic_vector (31 downto 0);
	a_ce0 : out std_logic;
	a_we0 : out std_logic;
	a_dout0 : out std_logic_vector (31 downto 0);
	a_din0 : in std_logic_vector (31 downto 0);
	a_address1 : out std_logic_vector (31 downto 0);
	a_ce1 : out std_logic;
	a_we1 : out std_logic;
	a_dout1 : out std_logic_vector (31 downto 0);
	a_din1 : in std_logic_vector (31 downto 0);
	b_address0 : out std_logic_vector (31 downto 0);
	b_ce0 : out std_logic;
	b_we0 : out std_logic;
	b_dout0 : out std_logic_vector (31 downto 0);
	b_din0 : in std_logic_vector (31 downto 0);
	b_address1 : out std_logic_vector (31 downto 0);
	b_ce1 : out std_logic;
	b_we1 : out std_logic;
	b_dout1 : out std_logic_vector (31 downto 0);
	b_din1 : in std_logic_vector (31 downto 0);
	c_address0 : out std_logic_vector (31 downto 0);
	c_ce0 : out std_logic;
	c_we0 : out std_logic;
	c_dout0 : out std_logic_vector (31 downto 0);
	c_din0 : in std_logic_vector (31 downto 0);
	c_address1 : out std_logic_vector (31 downto 0);
	c_ce1 : out std_logic;
	c_we1 : out std_logic;
	c_dout1 : out std_logic_vector (31 downto 0);
	c_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of loop_if is 

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_specInArray_0 : std_logic_vector (0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic;
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_specOutArray_0 : std_logic_vector (0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_specInArray_0 : std_logic_vector (0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_specOutArray_0 : std_logic_vector (0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_0_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_0_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_0_specOutArray_1 : std_logic_vector (0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_12_clk : std_logic;
	signal forkC_12_rst : std_logic;
	signal forkC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_12_specInArray_0 : std_logic_vector (0 downto 0);
	signal forkC_12_pValidArray_0 : std_logic;
	signal forkC_12_readyArray_0 : std_logic;
	signal forkC_12_nReadyArray_0 : std_logic;
	signal forkC_12_nReadyArray_1 : std_logic;
	signal forkC_12_nReadyArray_2 : std_logic;
	signal forkC_12_validArray_0 : std_logic;
	signal forkC_12_validArray_1 : std_logic;
	signal forkC_12_validArray_2 : std_logic;
	signal forkC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_12_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_12_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_12_specOutArray_0 : std_logic_vector (0 downto 0);
	signal forkC_12_specOutArray_1 : std_logic_vector (0 downto 0);
	signal forkC_12_specOutArray_2 : std_logic_vector (0 downto 0);

	signal branchC_9_clk : std_logic;
	signal branchC_9_rst : std_logic;
	signal branchC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_9_specInArray_0 : std_logic_vector (0 downto 0);
	signal branchC_9_specInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_9_pValidArray_0 : std_logic;
	signal branchC_9_pValidArray_1 : std_logic;
	signal branchC_9_readyArray_0 : std_logic;
	signal branchC_9_readyArray_1 : std_logic;
	signal branchC_9_nReadyArray_0 : std_logic;
	signal branchC_9_nReadyArray_1 : std_logic;
	signal branchC_9_validArray_0 : std_logic;
	signal branchC_9_validArray_1 : std_logic;
	signal branchC_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_9_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branchC_9_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branchC_9_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_13_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_13_pValidArray_0 : std_logic;
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_13_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_13_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_13_specOutArray_1 : std_logic_vector (0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_1_specInArray_1 : std_logic_vector (0 downto 0);
	signal phi_1_specInArray_2 : std_logic_vector (0 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal phi_1_specOutArray_0 : std_logic_vector (0 downto 0);

	signal load_4_clk : std_logic;
	signal load_4_rst : std_logic;
	signal load_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal load_4_specInArray_1 : std_logic_vector (0 downto 0);
	signal load_4_pValidArray_0 : std_logic;
	signal load_4_pValidArray_1 : std_logic;
	signal load_4_readyArray_0 : std_logic;
	signal load_4_readyArray_1 : std_logic;
	signal load_4_nReadyArray_0 : std_logic;
	signal load_4_nReadyArray_1 : std_logic;
	signal load_4_validArray_0 : std_logic;
	signal load_4_validArray_1 : std_logic;
	signal load_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_4_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal load_4_specOutArray_0 : std_logic_vector (0 downto 0);
	signal load_4_specOutArray_1 : std_logic_vector (0 downto 0);

	signal load_7_clk : std_logic;
	signal load_7_rst : std_logic;
	signal load_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_7_specInArray_0 : std_logic_vector (0 downto 0);
	signal load_7_specInArray_1 : std_logic_vector (0 downto 0);
	signal load_7_pValidArray_0 : std_logic;
	signal load_7_pValidArray_1 : std_logic;
	signal load_7_readyArray_0 : std_logic;
	signal load_7_readyArray_1 : std_logic;
	signal load_7_nReadyArray_0 : std_logic;
	signal load_7_nReadyArray_1 : std_logic;
	signal load_7_validArray_0 : std_logic;
	signal load_7_validArray_1 : std_logic;
	signal load_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_7_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal load_7_specOutArray_0 : std_logic_vector (0 downto 0);
	signal load_7_specOutArray_1 : std_logic_vector (0 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(2 downto 0);
	signal cst_1_specInArray_0 : std_logic_vector (0 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal cst_1_specOutArray_0 : std_logic_vector (0 downto 0);

	signal mul_8_clk : std_logic;
	signal mul_8_rst : std_logic;
	signal mul_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_8_specInArray_0 : std_logic_vector (0 downto 0);
	signal mul_8_specInArray_1 : std_logic_vector (0 downto 0);
	signal mul_8_pValidArray_0 : std_logic;
	signal mul_8_pValidArray_1 : std_logic;
	signal mul_8_readyArray_0 : std_logic;
	signal mul_8_readyArray_1 : std_logic;
	signal mul_8_nReadyArray_0 : std_logic;
	signal mul_8_validArray_0 : std_logic;
	signal mul_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mul_8_specOutArray_0 : std_logic_vector (0 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(6 downto 0);
	signal cst_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(6 downto 0);
	signal cst_2_specOutArray_0 : std_logic_vector (0 downto 0);

	signal icmp_9_clk : std_logic;
	signal icmp_9_rst : std_logic;
	signal icmp_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_9_specInArray_0 : std_logic_vector (0 downto 0);
	signal icmp_9_specInArray_1 : std_logic_vector (0 downto 0);
	signal icmp_9_pValidArray_0 : std_logic;
	signal icmp_9_pValidArray_1 : std_logic;
	signal icmp_9_readyArray_0 : std_logic;
	signal icmp_9_readyArray_1 : std_logic;
	signal icmp_9_nReadyArray_0 : std_logic;
	signal icmp_9_validArray_0 : std_logic;
	signal icmp_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal icmp_9_specOutArray_0 : std_logic_vector (0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_0_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_0_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_0_specOutArray_1 : std_logic_vector (0 downto 0);
	signal fork_0_specOutArray_2 : std_logic_vector (0 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_2_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_2_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_1_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal branch_1_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_1_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_2_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal branch_2_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_2_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_3_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal branch_3_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_3_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_7_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_nReadyArray_2 : std_logic;
	signal fork_7_nReadyArray_3 : std_logic;
	signal fork_7_nReadyArray_4 : std_logic;
	signal fork_7_nReadyArray_5 : std_logic;
	signal fork_7_nReadyArray_6 : std_logic;
	signal fork_7_nReadyArray_7 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_validArray_2 : std_logic;
	signal fork_7_validArray_3 : std_logic;
	signal fork_7_validArray_4 : std_logic;
	signal fork_7_validArray_5 : std_logic;
	signal fork_7_validArray_6 : std_logic;
	signal fork_7_validArray_7 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_7_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_7_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_7_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_7_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork_7_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal fork_7_dataOutArray_6 : std_logic_vector(0 downto 0);
	signal fork_7_dataOutArray_7 : std_logic_vector(0 downto 0);
	signal fork_7_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_7_specOutArray_1 : std_logic_vector (0 downto 0);
	signal fork_7_specOutArray_2 : std_logic_vector (0 downto 0);
	signal fork_7_specOutArray_3 : std_logic_vector (0 downto 0);
	signal fork_7_specOutArray_4 : std_logic_vector (0 downto 0);
	signal fork_7_specOutArray_5 : std_logic_vector (0 downto 0);
	signal fork_7_specOutArray_6 : std_logic_vector (0 downto 0);
	signal fork_7_specOutArray_7 : std_logic_vector (0 downto 0);

	signal phiC_6_clk : std_logic;
	signal phiC_6_rst : std_logic;
	signal phiC_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_6_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_6_specInArray_0 : std_logic_vector (0 downto 0);
	signal phiC_6_specInArray_1 : std_logic_vector (0 downto 0);
	signal phiC_6_pValidArray_0 : std_logic;
	signal phiC_6_pValidArray_1 : std_logic;
	signal phiC_6_readyArray_0 : std_logic;
	signal phiC_6_readyArray_1 : std_logic;
	signal phiC_6_nReadyArray_0 : std_logic;
	signal phiC_6_nReadyArray_1 : std_logic;
	signal phiC_6_validArray_0 : std_logic;
	signal phiC_6_validArray_1 : std_logic;
	signal phiC_6_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_6_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal phiC_6_specOutArray_0 : std_logic_vector (0 downto 0);
	signal phiC_6_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branchC_10_clk : std_logic;
	signal branchC_10_rst : std_logic;
	signal branchC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_10_specInArray_0 : std_logic_vector (0 downto 0);
	signal branchC_10_specInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_10_pValidArray_0 : std_logic;
	signal branchC_10_pValidArray_1 : std_logic;
	signal branchC_10_readyArray_0 : std_logic;
	signal branchC_10_readyArray_1 : std_logic;
	signal branchC_10_nReadyArray_0 : std_logic;
	signal branchC_10_nReadyArray_1 : std_logic;
	signal branchC_10_validArray_0 : std_logic;
	signal branchC_10_validArray_1 : std_logic;
	signal branchC_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_10_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branchC_10_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branchC_10_specOutArray_1 : std_logic_vector (0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_4_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_6_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_6_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_7_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_7_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_8_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_8_specOutArray_0 : std_logic_vector (0 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_1_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_1_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_1_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_1_specOutArray_1 : std_logic_vector (0 downto 0);

	signal specgen_clk : std_logic;
	signal specgen_rst : std_logic;
	signal specgen_dataInArray_0 : std_logic_vector(0 downto 0);
	signal specgen_dataInArray_1 : std_logic_vector(0 downto 0);
	signal specgen_specInArray_0 : std_logic_vector (0 downto 0);
	signal specgen_pValidArray_0 : std_logic;
	signal specgen_pValidArray_1 : std_logic;
	signal specgen_readyArray_0 : std_logic;
	signal specgen_readyArray_1 : std_logic;
	signal specgen_nReadyArray_0 : std_logic;
	signal specgen_nReadyArray_1 : std_logic;
	signal specgen_nReadyArray_2 : std_logic;
	signal specgen_nReadyArray_3 : std_logic;
	signal specgen_nReadyArray_4 : std_logic;
	signal specgen_nReadyArray_5 : std_logic;
	signal specgen_validArray_0 : std_logic;
	signal specgen_validArray_1 : std_logic;
	signal specgen_validArray_2 : std_logic;
	signal specgen_validArray_3 : std_logic;
	signal specgen_validArray_4 : std_logic;
	signal specgen_validArray_5 : std_logic;
	signal specgen_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal specgen_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal specgen_dataOutArray_2 : std_logic_vector(2 downto 0);
	signal specgen_dataOutArray_3 : std_logic_vector(2 downto 0);
	signal specgen_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal specgen_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal specgen_specOutArray_0 : std_logic_vector (0 downto 0);

	signal save_unit_1_clk : std_logic;
	signal save_unit_1_rst : std_logic;
	signal save_unit_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal save_unit_1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal save_unit_1_pValidArray_0 : std_logic;
	signal save_unit_1_pValidArray_1 : std_logic;
	signal save_unit_1_readyArray_0 : std_logic;
	signal save_unit_1_readyArray_1 : std_logic;
	signal save_unit_1_nReadyArray_0 : std_logic;
	signal save_unit_1_validArray_0 : std_logic;
	signal save_unit_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal save_unit_2_clk : std_logic;
	signal save_unit_2_rst : std_logic;
	signal save_unit_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal save_unit_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal save_unit_2_pValidArray_0 : std_logic;
	signal save_unit_2_pValidArray_1 : std_logic;
	signal save_unit_2_readyArray_0 : std_logic;
	signal save_unit_2_readyArray_1 : std_logic;
	signal save_unit_2_nReadyArray_0 : std_logic;
	signal save_unit_2_validArray_0 : std_logic;
	signal save_unit_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal save_unit_3_clk : std_logic;
	signal save_unit_3_rst : std_logic;
	signal save_unit_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal save_unit_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal save_unit_3_pValidArray_0 : std_logic;
	signal save_unit_3_pValidArray_1 : std_logic;
	signal save_unit_3_readyArray_0 : std_logic;
	signal save_unit_3_readyArray_1 : std_logic;
	signal save_unit_3_nReadyArray_0 : std_logic;
	signal save_unit_3_validArray_0 : std_logic;
	signal save_unit_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal save_unit_4_clk : std_logic;
	signal save_unit_4_rst : std_logic;
	signal save_unit_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal save_unit_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal save_unit_4_pValidArray_0 : std_logic;
	signal save_unit_4_pValidArray_1 : std_logic;
	signal save_unit_4_readyArray_0 : std_logic;
	signal save_unit_4_readyArray_1 : std_logic;
	signal save_unit_4_nReadyArray_0 : std_logic;
	signal save_unit_4_validArray_0 : std_logic;
	signal save_unit_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_6_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_nReadyArray_2 : std_logic;
	signal fork_6_nReadyArray_3 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_validArray_2 : std_logic;
	signal fork_6_validArray_3 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_6_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_6_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_6_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_6_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_6_specOutArray_1 : std_logic_vector (0 downto 0);
	signal fork_6_specOutArray_2 : std_logic_vector (0 downto 0);
	signal fork_6_specOutArray_3 : std_logic_vector (0 downto 0);

	signal branch_commit_disc_BB_2_clk : std_logic;
	signal branch_commit_disc_BB_2_rst : std_logic;
	signal branch_commit_disc_BB_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_2_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_2_pValidArray_0 : std_logic;
	signal branch_commit_disc_BB_2_pValidArray_1 : std_logic;
	signal branch_commit_disc_BB_2_readyArray_0 : std_logic;
	signal branch_commit_disc_BB_2_readyArray_1 : std_logic;
	signal branch_commit_disc_BB_2_nReadyArray_0 : std_logic;
	signal branch_commit_disc_BB_2_nReadyArray_1 : std_logic;
	signal branch_commit_disc_BB_2_validArray_0 : std_logic;
	signal branch_commit_disc_BB_2_validArray_1 : std_logic;
	signal branch_commit_disc_BB_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_2_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_2_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_2_specOutArray_1 : std_logic_vector (0 downto 0);

	signal Buffer_commit_cond_BB_2_clk : std_logic;
	signal Buffer_commit_cond_BB_2_rst : std_logic;
	signal Buffer_commit_cond_BB_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_cond_BB_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_commit_cond_BB_2_pValidArray_0 : std_logic;
	signal Buffer_commit_cond_BB_2_readyArray_0 : std_logic;
	signal Buffer_commit_cond_BB_2_nReadyArray_0 : std_logic;
	signal Buffer_commit_cond_BB_2_validArray_0 : std_logic;
	signal Buffer_commit_cond_BB_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_cond_BB_2_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_commit_spec_BB_2_clk : std_logic;
	signal Buffer_commit_spec_BB_2_rst : std_logic;
	signal Buffer_commit_spec_BB_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_spec_BB_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_commit_spec_BB_2_pValidArray_0 : std_logic;
	signal Buffer_commit_spec_BB_2_readyArray_0 : std_logic;
	signal Buffer_commit_spec_BB_2_nReadyArray_0 : std_logic;
	signal Buffer_commit_spec_BB_2_validArray_0 : std_logic;
	signal Buffer_commit_spec_BB_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_spec_BB_2_specOutArray_0 : std_logic_vector (0 downto 0);

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal branch_commit_cond_BB_2_clk : std_logic;
	signal branch_commit_cond_BB_2_rst : std_logic;
	signal branch_commit_cond_BB_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_2_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_2_pValidArray_0 : std_logic;
	signal branch_commit_cond_BB_2_pValidArray_1 : std_logic;
	signal branch_commit_cond_BB_2_readyArray_0 : std_logic;
	signal branch_commit_cond_BB_2_readyArray_1 : std_logic;
	signal branch_commit_cond_BB_2_nReadyArray_0 : std_logic;
	signal branch_commit_cond_BB_2_nReadyArray_1 : std_logic;
	signal branch_commit_cond_BB_2_validArray_0 : std_logic;
	signal branch_commit_cond_BB_2_validArray_1 : std_logic;
	signal branch_commit_cond_BB_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_2_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_2_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_2_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_commit1_BB_2_clk : std_logic;
	signal fork_commit1_BB_2_rst : std_logic;
	signal fork_commit1_BB_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_commit1_BB_2_pValidArray_0 : std_logic;
	signal fork_commit1_BB_2_readyArray_0 : std_logic;
	signal fork_commit1_BB_2_nReadyArray_0 : std_logic;
	signal fork_commit1_BB_2_nReadyArray_1 : std_logic;
	signal fork_commit1_BB_2_validArray_0 : std_logic;
	signal fork_commit1_BB_2_validArray_1 : std_logic;
	signal fork_commit1_BB_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_2_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_2_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_commit1_BB_2_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_commit2_BB_2_clk : std_logic;
	signal fork_commit2_BB_2_rst : std_logic;
	signal fork_commit2_BB_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_commit2_BB_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_commit2_BB_2_pValidArray_0 : std_logic;
	signal fork_commit2_BB_2_readyArray_0 : std_logic;
	signal fork_commit2_BB_2_nReadyArray_0 : std_logic;
	signal fork_commit2_BB_2_nReadyArray_1 : std_logic;
	signal fork_commit2_BB_2_validArray_0 : std_logic;
	signal fork_commit2_BB_2_validArray_1 : std_logic;
	signal fork_commit2_BB_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_commit2_BB_2_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_commit2_BB_2_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_commit2_BB_2_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branch_sc_disc_1_clk : std_logic;
	signal branch_sc_disc_1_rst : std_logic;
	signal branch_sc_disc_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_sc_disc_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_sc_disc_1_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_sc_disc_1_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_sc_disc_1_pValidArray_0 : std_logic;
	signal branch_sc_disc_1_pValidArray_1 : std_logic;
	signal branch_sc_disc_1_readyArray_0 : std_logic;
	signal branch_sc_disc_1_readyArray_1 : std_logic;
	signal branch_sc_disc_1_nReadyArray_0 : std_logic;
	signal branch_sc_disc_1_nReadyArray_1 : std_logic;
	signal branch_sc_disc_1_validArray_0 : std_logic;
	signal branch_sc_disc_1_validArray_1 : std_logic;
	signal branch_sc_disc_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_sc_disc_1_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_sc_disc_1_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_sc_disc_1_specOutArray_1 : std_logic_vector (0 downto 0);

	signal Buffer_sc_cond_clk : std_logic;
	signal Buffer_sc_cond_rst : std_logic;
	signal Buffer_sc_cond_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_sc_cond_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_sc_cond_pValidArray_0 : std_logic;
	signal Buffer_sc_cond_readyArray_0 : std_logic;
	signal Buffer_sc_cond_nReadyArray_0 : std_logic;
	signal Buffer_sc_cond_validArray_0 : std_logic;
	signal Buffer_sc_cond_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_sc_cond_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_sc_spec_clk : std_logic;
	signal Buffer_sc_spec_rst : std_logic;
	signal Buffer_sc_spec_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_sc_spec_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_sc_spec_pValidArray_0 : std_logic;
	signal Buffer_sc_spec_readyArray_0 : std_logic;
	signal Buffer_sc_spec_nReadyArray_0 : std_logic;
	signal Buffer_sc_spec_validArray_0 : std_logic;
	signal Buffer_sc_spec_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_sc_spec_specOutArray_0 : std_logic_vector (0 downto 0);

	signal sink_17_clk : std_logic;
	signal sink_17_rst : std_logic;
	signal sink_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_17_pValidArray_0 : std_logic;
	signal sink_17_readyArray_0 : std_logic;

	signal branch_sc_disc_2_clk : std_logic;
	signal branch_sc_disc_2_rst : std_logic;
	signal branch_sc_disc_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_sc_disc_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_sc_disc_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_sc_disc_2_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_sc_disc_2_pValidArray_0 : std_logic;
	signal branch_sc_disc_2_pValidArray_1 : std_logic;
	signal branch_sc_disc_2_readyArray_0 : std_logic;
	signal branch_sc_disc_2_readyArray_1 : std_logic;
	signal branch_sc_disc_2_nReadyArray_0 : std_logic;
	signal branch_sc_disc_2_nReadyArray_1 : std_logic;
	signal branch_sc_disc_2_validArray_0 : std_logic;
	signal branch_sc_disc_2_validArray_1 : std_logic;
	signal branch_sc_disc_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_sc_disc_2_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_sc_disc_2_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_sc_disc_2_specOutArray_1 : std_logic_vector (0 downto 0);

	signal Buffer_sc_branch_clk : std_logic;
	signal Buffer_sc_branch_rst : std_logic;
	signal Buffer_sc_branch_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_sc_branch_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_sc_branch_pValidArray_0 : std_logic;
	signal Buffer_sc_branch_readyArray_0 : std_logic;
	signal Buffer_sc_branch_nReadyArray_0 : std_logic;
	signal Buffer_sc_branch_validArray_0 : std_logic;
	signal Buffer_sc_branch_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_sc_branch_specOutArray_0 : std_logic_vector (0 downto 0);

	signal sink_18_clk : std_logic;
	signal sink_18_rst : std_logic;
	signal sink_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_18_pValidArray_0 : std_logic;
	signal sink_18_readyArray_0 : std_logic;

	signal branch_sc_cond_clk : std_logic;
	signal branch_sc_cond_rst : std_logic;
	signal branch_sc_cond_dataInArray_0 : std_logic_vector(2 downto 0);
	signal branch_sc_cond_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_sc_cond_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_sc_cond_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_sc_cond_pValidArray_0 : std_logic;
	signal branch_sc_cond_pValidArray_1 : std_logic;
	signal branch_sc_cond_readyArray_0 : std_logic;
	signal branch_sc_cond_readyArray_1 : std_logic;
	signal branch_sc_cond_nReadyArray_0 : std_logic;
	signal branch_sc_cond_nReadyArray_1 : std_logic;
	signal branch_sc_cond_validArray_0 : std_logic;
	signal branch_sc_cond_validArray_1 : std_logic;
	signal branch_sc_cond_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal branch_sc_cond_dataOutArray_1 : std_logic_vector(2 downto 0);
	signal branch_sc_cond_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_sc_cond_specOutArray_1 : std_logic_vector (0 downto 0);

	signal merge_sc_clk : std_logic;
	signal merge_sc_rst : std_logic;
	signal merge_sc_dataInArray_0 : std_logic_vector(2 downto 0);
	signal merge_sc_specInArray_0 : std_logic_vector (0 downto 0);
	signal merge_sc_pValidArray_0 : std_logic;
	signal merge_sc_readyArray_0 : std_logic;
	signal merge_sc_nReadyArray_0 : std_logic;
	signal merge_sc_validArray_0 : std_logic;
	signal merge_sc_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal merge_sc_specOutArray_0 : std_logic_vector (0 downto 0);

	signal sink_19_clk : std_logic;
	signal sink_19_rst : std_logic;
	signal sink_19_dataInArray_0 : std_logic_vector(2 downto 0);
	signal sink_19_pValidArray_0 : std_logic;
	signal sink_19_readyArray_0 : std_logic;

	signal sink_20_clk : std_logic;
	signal sink_20_rst : std_logic;
	signal sink_20_dataInArray_0 : std_logic_vector(2 downto 0);
	signal sink_20_pValidArray_0 : std_logic;
	signal sink_20_readyArray_0 : std_logic;

	signal sink_21_clk : std_logic;
	signal sink_21_rst : std_logic;
	signal sink_21_dataInArray_0 : std_logic_vector(2 downto 0);
	signal sink_21_pValidArray_0 : std_logic;
	signal sink_21_readyArray_0 : std_logic;

	signal mul_11_clk : std_logic;
	signal mul_11_rst : std_logic;
	signal mul_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_11_specInArray_0 : std_logic_vector (0 downto 0);
	signal mul_11_specInArray_1 : std_logic_vector (0 downto 0);
	signal mul_11_pValidArray_0 : std_logic;
	signal mul_11_pValidArray_1 : std_logic;
	signal mul_11_readyArray_0 : std_logic;
	signal mul_11_readyArray_1 : std_logic;
	signal mul_11_nReadyArray_0 : std_logic;
	signal mul_11_validArray_0 : std_logic;
	signal mul_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mul_11_specOutArray_0 : std_logic_vector (0 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(1 downto 0);
	signal cst_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(1 downto 0);
	signal cst_3_specOutArray_0 : std_logic_vector (0 downto 0);

	signal add_12_clk : std_logic;
	signal add_12_rst : std_logic;
	signal add_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_12_specInArray_0 : std_logic_vector (0 downto 0);
	signal add_12_specInArray_1 : std_logic_vector (0 downto 0);
	signal add_12_pValidArray_0 : std_logic;
	signal add_12_pValidArray_1 : std_logic;
	signal add_12_readyArray_0 : std_logic;
	signal add_12_readyArray_1 : std_logic;
	signal add_12_nReadyArray_0 : std_logic;
	signal add_12_validArray_0 : std_logic;
	signal add_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal add_12_specOutArray_0 : std_logic_vector (0 downto 0);

	signal brCst_block3_clk : std_logic;
	signal brCst_block3_rst : std_logic;
	signal brCst_block3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block3_specInArray_0 : std_logic_vector (0 downto 0);
	signal brCst_block3_pValidArray_0 : std_logic;
	signal brCst_block3_readyArray_0 : std_logic;
	signal brCst_block3_nReadyArray_0 : std_logic;
	signal brCst_block3_validArray_0 : std_logic;
	signal brCst_block3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block3_specOutArray_0 : std_logic_vector (0 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n1_specInArray_0 : std_logic_vector (0 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal phi_n1_specOutArray_0 : std_logic_vector (0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n2_specInArray_0 : std_logic_vector (0 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal phi_n2_specOutArray_0 : std_logic_vector (0 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_5_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_5_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_4_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal branch_4_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_4_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_5_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal branch_5_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_5_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_8_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_nReadyArray_3 : std_logic;
	signal fork_8_nReadyArray_4 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_validArray_3 : std_logic;
	signal fork_8_validArray_4 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_8_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_8_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_8_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_8_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork_8_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_8_specOutArray_1 : std_logic_vector (0 downto 0);
	signal fork_8_specOutArray_2 : std_logic_vector (0 downto 0);
	signal fork_8_specOutArray_3 : std_logic_vector (0 downto 0);
	signal fork_8_specOutArray_4 : std_logic_vector (0 downto 0);

	signal phiC_7_clk : std_logic;
	signal phiC_7_rst : std_logic;
	signal phiC_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_7_specInArray_0 : std_logic_vector (0 downto 0);
	signal phiC_7_pValidArray_0 : std_logic;
	signal phiC_7_readyArray_0 : std_logic;
	signal phiC_7_nReadyArray_0 : std_logic;
	signal phiC_7_validArray_0 : std_logic;
	signal phiC_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_7_specOutArray_0 : std_logic_vector (0 downto 0);

	signal forkC_15_clk : std_logic;
	signal forkC_15_rst : std_logic;
	signal forkC_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_15_specInArray_0 : std_logic_vector (0 downto 0);
	signal forkC_15_pValidArray_0 : std_logic;
	signal forkC_15_readyArray_0 : std_logic;
	signal forkC_15_nReadyArray_0 : std_logic;
	signal forkC_15_nReadyArray_1 : std_logic;
	signal forkC_15_validArray_0 : std_logic;
	signal forkC_15_validArray_1 : std_logic;
	signal forkC_15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_15_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_15_specOutArray_0 : std_logic_vector (0 downto 0);
	signal forkC_15_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branchC_11_clk : std_logic;
	signal branchC_11_rst : std_logic;
	signal branchC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_11_specInArray_0 : std_logic_vector (0 downto 0);
	signal branchC_11_specInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_11_pValidArray_0 : std_logic;
	signal branchC_11_pValidArray_1 : std_logic;
	signal branchC_11_readyArray_0 : std_logic;
	signal branchC_11_readyArray_1 : std_logic;
	signal branchC_11_nReadyArray_0 : std_logic;
	signal branchC_11_nReadyArray_1 : std_logic;
	signal branchC_11_validArray_0 : std_logic;
	signal branchC_11_validArray_1 : std_logic;
	signal branchC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_11_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branchC_11_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branchC_11_specOutArray_1 : std_logic_vector (0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal commit_unit_1_clk : std_logic;
	signal commit_unit_1_rst : std_logic;
	signal commit_unit_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal commit_unit_1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal commit_unit_1_specInArray_0 : std_logic_vector (0 downto 0);
	signal commit_unit_1_pValidArray_0 : std_logic;
	signal commit_unit_1_pValidArray_1 : std_logic;
	signal commit_unit_1_readyArray_0 : std_logic;
	signal commit_unit_1_readyArray_1 : std_logic;
	signal commit_unit_1_nReadyArray_0 : std_logic;
	signal commit_unit_1_validArray_0 : std_logic;
	signal commit_unit_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal commit_unit_2_clk : std_logic;
	signal commit_unit_2_rst : std_logic;
	signal commit_unit_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal commit_unit_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal commit_unit_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal commit_unit_2_pValidArray_0 : std_logic;
	signal commit_unit_2_pValidArray_1 : std_logic;
	signal commit_unit_2_readyArray_0 : std_logic;
	signal commit_unit_2_readyArray_1 : std_logic;
	signal commit_unit_2_nReadyArray_0 : std_logic;
	signal commit_unit_2_validArray_0 : std_logic;
	signal commit_unit_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal commit_unit_3_clk : std_logic;
	signal commit_unit_3_rst : std_logic;
	signal commit_unit_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal commit_unit_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal commit_unit_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal commit_unit_3_pValidArray_0 : std_logic;
	signal commit_unit_3_pValidArray_1 : std_logic;
	signal commit_unit_3_readyArray_0 : std_logic;
	signal commit_unit_3_readyArray_1 : std_logic;
	signal commit_unit_3_nReadyArray_0 : std_logic;
	signal commit_unit_3_validArray_0 : std_logic;
	signal commit_unit_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_11_pValidArray_0 : std_logic;
	signal sink_11_readyArray_0 : std_logic;

	signal branch_commit_disc_BB_3_clk : std_logic;
	signal branch_commit_disc_BB_3_rst : std_logic;
	signal branch_commit_disc_BB_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_3_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_3_pValidArray_0 : std_logic;
	signal branch_commit_disc_BB_3_pValidArray_1 : std_logic;
	signal branch_commit_disc_BB_3_readyArray_0 : std_logic;
	signal branch_commit_disc_BB_3_readyArray_1 : std_logic;
	signal branch_commit_disc_BB_3_nReadyArray_0 : std_logic;
	signal branch_commit_disc_BB_3_nReadyArray_1 : std_logic;
	signal branch_commit_disc_BB_3_validArray_0 : std_logic;
	signal branch_commit_disc_BB_3_validArray_1 : std_logic;
	signal branch_commit_disc_BB_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_3_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_3_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_3_specOutArray_1 : std_logic_vector (0 downto 0);

	signal Buffer_commit_cond_BB_3_clk : std_logic;
	signal Buffer_commit_cond_BB_3_rst : std_logic;
	signal Buffer_commit_cond_BB_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_cond_BB_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_commit_cond_BB_3_pValidArray_0 : std_logic;
	signal Buffer_commit_cond_BB_3_readyArray_0 : std_logic;
	signal Buffer_commit_cond_BB_3_nReadyArray_0 : std_logic;
	signal Buffer_commit_cond_BB_3_validArray_0 : std_logic;
	signal Buffer_commit_cond_BB_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_cond_BB_3_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_commit_spec_BB_3_clk : std_logic;
	signal Buffer_commit_spec_BB_3_rst : std_logic;
	signal Buffer_commit_spec_BB_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_spec_BB_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_commit_spec_BB_3_pValidArray_0 : std_logic;
	signal Buffer_commit_spec_BB_3_readyArray_0 : std_logic;
	signal Buffer_commit_spec_BB_3_nReadyArray_0 : std_logic;
	signal Buffer_commit_spec_BB_3_validArray_0 : std_logic;
	signal Buffer_commit_spec_BB_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_spec_BB_3_specOutArray_0 : std_logic_vector (0 downto 0);

	signal sink_12_clk : std_logic;
	signal sink_12_rst : std_logic;
	signal sink_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_12_pValidArray_0 : std_logic;
	signal sink_12_readyArray_0 : std_logic;

	signal branch_commit_cond_BB_3_clk : std_logic;
	signal branch_commit_cond_BB_3_rst : std_logic;
	signal branch_commit_cond_BB_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_3_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_3_pValidArray_0 : std_logic;
	signal branch_commit_cond_BB_3_pValidArray_1 : std_logic;
	signal branch_commit_cond_BB_3_readyArray_0 : std_logic;
	signal branch_commit_cond_BB_3_readyArray_1 : std_logic;
	signal branch_commit_cond_BB_3_nReadyArray_0 : std_logic;
	signal branch_commit_cond_BB_3_nReadyArray_1 : std_logic;
	signal branch_commit_cond_BB_3_validArray_0 : std_logic;
	signal branch_commit_cond_BB_3_validArray_1 : std_logic;
	signal branch_commit_cond_BB_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_3_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_3_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_3_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_commit1_BB_3_clk : std_logic;
	signal fork_commit1_BB_3_rst : std_logic;
	signal fork_commit1_BB_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_commit1_BB_3_pValidArray_0 : std_logic;
	signal fork_commit1_BB_3_readyArray_0 : std_logic;
	signal fork_commit1_BB_3_nReadyArray_0 : std_logic;
	signal fork_commit1_BB_3_nReadyArray_1 : std_logic;
	signal fork_commit1_BB_3_nReadyArray_2 : std_logic;
	signal fork_commit1_BB_3_validArray_0 : std_logic;
	signal fork_commit1_BB_3_validArray_1 : std_logic;
	signal fork_commit1_BB_3_validArray_2 : std_logic;
	signal fork_commit1_BB_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_3_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_3_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_3_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_commit1_BB_3_specOutArray_1 : std_logic_vector (0 downto 0);
	signal fork_commit1_BB_3_specOutArray_2 : std_logic_vector (0 downto 0);

	signal sink_13_clk : std_logic;
	signal sink_13_rst : std_logic;
	signal sink_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_13_pValidArray_0 : std_logic;
	signal sink_13_readyArray_0 : std_logic;

	signal mul_14_clk : std_logic;
	signal mul_14_rst : std_logic;
	signal mul_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_14_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_14_specInArray_0 : std_logic_vector (0 downto 0);
	signal mul_14_specInArray_1 : std_logic_vector (0 downto 0);
	signal mul_14_pValidArray_0 : std_logic;
	signal mul_14_pValidArray_1 : std_logic;
	signal mul_14_readyArray_0 : std_logic;
	signal mul_14_readyArray_1 : std_logic;
	signal mul_14_nReadyArray_0 : std_logic;
	signal mul_14_validArray_0 : std_logic;
	signal mul_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mul_14_specOutArray_0 : std_logic_vector (0 downto 0);

	signal brCst_block4_clk : std_logic;
	signal brCst_block4_rst : std_logic;
	signal brCst_block4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block4_specInArray_0 : std_logic_vector (0 downto 0);
	signal brCst_block4_pValidArray_0 : std_logic;
	signal brCst_block4_readyArray_0 : std_logic;
	signal brCst_block4_nReadyArray_0 : std_logic;
	signal brCst_block4_validArray_0 : std_logic;
	signal brCst_block4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block4_specOutArray_0 : std_logic_vector (0 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n3_specInArray_0 : std_logic_vector (0 downto 0);
	signal phi_n3_pValidArray_0 : std_logic;
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal phi_n3_specOutArray_0 : std_logic_vector (0 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n4_specInArray_0 : std_logic_vector (0 downto 0);
	signal phi_n4_pValidArray_0 : std_logic;
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal phi_n4_specOutArray_0 : std_logic_vector (0 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n5_specInArray_0 : std_logic_vector (0 downto 0);
	signal phi_n5_pValidArray_0 : std_logic;
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal phi_n5_specOutArray_0 : std_logic_vector (0 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_6_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal branch_6_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_6_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_7_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal branch_7_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_7_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_9_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_nReadyArray_2 : std_logic;
	signal fork_9_nReadyArray_3 : std_logic;
	signal fork_9_nReadyArray_4 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_validArray_2 : std_logic;
	signal fork_9_validArray_3 : std_logic;
	signal fork_9_validArray_4 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_9_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_9_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_9_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_9_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork_9_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_9_specOutArray_1 : std_logic_vector (0 downto 0);
	signal fork_9_specOutArray_2 : std_logic_vector (0 downto 0);
	signal fork_9_specOutArray_3 : std_logic_vector (0 downto 0);
	signal fork_9_specOutArray_4 : std_logic_vector (0 downto 0);

	signal phiC_8_clk : std_logic;
	signal phiC_8_rst : std_logic;
	signal phiC_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_8_specInArray_0 : std_logic_vector (0 downto 0);
	signal phiC_8_pValidArray_0 : std_logic;
	signal phiC_8_readyArray_0 : std_logic;
	signal phiC_8_nReadyArray_0 : std_logic;
	signal phiC_8_validArray_0 : std_logic;
	signal phiC_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_8_specOutArray_0 : std_logic_vector (0 downto 0);

	signal forkC_16_clk : std_logic;
	signal forkC_16_rst : std_logic;
	signal forkC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_specInArray_0 : std_logic_vector (0 downto 0);
	signal forkC_16_pValidArray_0 : std_logic;
	signal forkC_16_readyArray_0 : std_logic;
	signal forkC_16_nReadyArray_0 : std_logic;
	signal forkC_16_nReadyArray_1 : std_logic;
	signal forkC_16_validArray_0 : std_logic;
	signal forkC_16_validArray_1 : std_logic;
	signal forkC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_16_specOutArray_0 : std_logic_vector (0 downto 0);
	signal forkC_16_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branchC_12_clk : std_logic;
	signal branchC_12_rst : std_logic;
	signal branchC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_12_specInArray_0 : std_logic_vector (0 downto 0);
	signal branchC_12_specInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_12_pValidArray_0 : std_logic;
	signal branchC_12_pValidArray_1 : std_logic;
	signal branchC_12_readyArray_0 : std_logic;
	signal branchC_12_readyArray_1 : std_logic;
	signal branchC_12_nReadyArray_0 : std_logic;
	signal branchC_12_nReadyArray_1 : std_logic;
	signal branchC_12_validArray_0 : std_logic;
	signal branchC_12_validArray_1 : std_logic;
	signal branchC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branchC_12_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branchC_12_specOutArray_1 : std_logic_vector (0 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_9_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_9_specOutArray_0 : std_logic_vector (0 downto 0);

	signal commit_unit_4_clk : std_logic;
	signal commit_unit_4_rst : std_logic;
	signal commit_unit_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal commit_unit_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal commit_unit_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal commit_unit_4_pValidArray_0 : std_logic;
	signal commit_unit_4_pValidArray_1 : std_logic;
	signal commit_unit_4_readyArray_0 : std_logic;
	signal commit_unit_4_readyArray_1 : std_logic;
	signal commit_unit_4_nReadyArray_0 : std_logic;
	signal commit_unit_4_validArray_0 : std_logic;
	signal commit_unit_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal commit_unit_5_clk : std_logic;
	signal commit_unit_5_rst : std_logic;
	signal commit_unit_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal commit_unit_5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal commit_unit_5_specInArray_0 : std_logic_vector (0 downto 0);
	signal commit_unit_5_pValidArray_0 : std_logic;
	signal commit_unit_5_pValidArray_1 : std_logic;
	signal commit_unit_5_readyArray_0 : std_logic;
	signal commit_unit_5_readyArray_1 : std_logic;
	signal commit_unit_5_nReadyArray_0 : std_logic;
	signal commit_unit_5_validArray_0 : std_logic;
	signal commit_unit_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal commit_unit_6_clk : std_logic;
	signal commit_unit_6_rst : std_logic;
	signal commit_unit_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal commit_unit_6_dataInArray_1 : std_logic_vector(0 downto 0);
	signal commit_unit_6_specInArray_0 : std_logic_vector (0 downto 0);
	signal commit_unit_6_pValidArray_0 : std_logic;
	signal commit_unit_6_pValidArray_1 : std_logic;
	signal commit_unit_6_readyArray_0 : std_logic;
	signal commit_unit_6_readyArray_1 : std_logic;
	signal commit_unit_6_nReadyArray_0 : std_logic;
	signal commit_unit_6_validArray_0 : std_logic;
	signal commit_unit_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal sink_14_clk : std_logic;
	signal sink_14_rst : std_logic;
	signal sink_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_14_pValidArray_0 : std_logic;
	signal sink_14_readyArray_0 : std_logic;

	signal branch_commit_disc_BB_4_clk : std_logic;
	signal branch_commit_disc_BB_4_rst : std_logic;
	signal branch_commit_disc_BB_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_4_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_4_pValidArray_0 : std_logic;
	signal branch_commit_disc_BB_4_pValidArray_1 : std_logic;
	signal branch_commit_disc_BB_4_readyArray_0 : std_logic;
	signal branch_commit_disc_BB_4_readyArray_1 : std_logic;
	signal branch_commit_disc_BB_4_nReadyArray_0 : std_logic;
	signal branch_commit_disc_BB_4_nReadyArray_1 : std_logic;
	signal branch_commit_disc_BB_4_validArray_0 : std_logic;
	signal branch_commit_disc_BB_4_validArray_1 : std_logic;
	signal branch_commit_disc_BB_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_4_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_commit_disc_BB_4_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_disc_BB_4_specOutArray_1 : std_logic_vector (0 downto 0);

	signal Buffer_commit_cond_BB_4_clk : std_logic;
	signal Buffer_commit_cond_BB_4_rst : std_logic;
	signal Buffer_commit_cond_BB_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_cond_BB_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_commit_cond_BB_4_pValidArray_0 : std_logic;
	signal Buffer_commit_cond_BB_4_readyArray_0 : std_logic;
	signal Buffer_commit_cond_BB_4_nReadyArray_0 : std_logic;
	signal Buffer_commit_cond_BB_4_validArray_0 : std_logic;
	signal Buffer_commit_cond_BB_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_cond_BB_4_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_commit_spec_BB_4_clk : std_logic;
	signal Buffer_commit_spec_BB_4_rst : std_logic;
	signal Buffer_commit_spec_BB_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_spec_BB_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_commit_spec_BB_4_pValidArray_0 : std_logic;
	signal Buffer_commit_spec_BB_4_readyArray_0 : std_logic;
	signal Buffer_commit_spec_BB_4_nReadyArray_0 : std_logic;
	signal Buffer_commit_spec_BB_4_validArray_0 : std_logic;
	signal Buffer_commit_spec_BB_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_commit_spec_BB_4_specOutArray_0 : std_logic_vector (0 downto 0);

	signal sink_15_clk : std_logic;
	signal sink_15_rst : std_logic;
	signal sink_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_15_pValidArray_0 : std_logic;
	signal sink_15_readyArray_0 : std_logic;

	signal branch_commit_cond_BB_4_clk : std_logic;
	signal branch_commit_cond_BB_4_rst : std_logic;
	signal branch_commit_cond_BB_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_4_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_4_pValidArray_0 : std_logic;
	signal branch_commit_cond_BB_4_pValidArray_1 : std_logic;
	signal branch_commit_cond_BB_4_readyArray_0 : std_logic;
	signal branch_commit_cond_BB_4_readyArray_1 : std_logic;
	signal branch_commit_cond_BB_4_nReadyArray_0 : std_logic;
	signal branch_commit_cond_BB_4_nReadyArray_1 : std_logic;
	signal branch_commit_cond_BB_4_validArray_0 : std_logic;
	signal branch_commit_cond_BB_4_validArray_1 : std_logic;
	signal branch_commit_cond_BB_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_4_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branch_commit_cond_BB_4_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_commit_cond_BB_4_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_commit1_BB_4_clk : std_logic;
	signal fork_commit1_BB_4_rst : std_logic;
	signal fork_commit1_BB_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_commit1_BB_4_pValidArray_0 : std_logic;
	signal fork_commit1_BB_4_readyArray_0 : std_logic;
	signal fork_commit1_BB_4_nReadyArray_0 : std_logic;
	signal fork_commit1_BB_4_nReadyArray_1 : std_logic;
	signal fork_commit1_BB_4_nReadyArray_2 : std_logic;
	signal fork_commit1_BB_4_validArray_0 : std_logic;
	signal fork_commit1_BB_4_validArray_1 : std_logic;
	signal fork_commit1_BB_4_validArray_2 : std_logic;
	signal fork_commit1_BB_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_4_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_4_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_commit1_BB_4_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_commit1_BB_4_specOutArray_1 : std_logic_vector (0 downto 0);
	signal fork_commit1_BB_4_specOutArray_2 : std_logic_vector (0 downto 0);

	signal sink_16_clk : std_logic;
	signal sink_16_rst : std_logic;
	signal sink_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_16_pValidArray_0 : std_logic;
	signal sink_16_readyArray_0 : std_logic;

	signal phi_16_clk : std_logic;
	signal phi_16_rst : std_logic;
	signal phi_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_16_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_16_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_16_specInArray_1 : std_logic_vector (0 downto 0);
	signal phi_16_specInArray_2 : std_logic_vector (0 downto 0);
	signal phi_16_pValidArray_0 : std_logic;
	signal phi_16_pValidArray_1 : std_logic;
	signal phi_16_pValidArray_2 : std_logic;
	signal phi_16_readyArray_0 : std_logic;
	signal phi_16_readyArray_1 : std_logic;
	signal phi_16_readyArray_2 : std_logic;
	signal phi_16_nReadyArray_0 : std_logic;
	signal phi_16_validArray_0 : std_logic;
	signal phi_16_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal phi_16_specOutArray_0 : std_logic_vector (0 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_specInArray_0 : std_logic_vector (0 downto 0);
	signal store_0_specInArray_1 : std_logic_vector (0 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal store_0_specOutArray_0 : std_logic_vector (0 downto 0);
	signal store_0_specOutArray_1 : std_logic_vector (0 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cst_4_specOutArray_0 : std_logic_vector (0 downto 0);

	signal add_19_clk : std_logic;
	signal add_19_rst : std_logic;
	signal add_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_19_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_19_specInArray_0 : std_logic_vector (0 downto 0);
	signal add_19_specInArray_1 : std_logic_vector (0 downto 0);
	signal add_19_pValidArray_0 : std_logic;
	signal add_19_pValidArray_1 : std_logic;
	signal add_19_readyArray_0 : std_logic;
	signal add_19_readyArray_1 : std_logic;
	signal add_19_nReadyArray_0 : std_logic;
	signal add_19_validArray_0 : std_logic;
	signal add_19_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal add_19_specOutArray_0 : std_logic_vector (0 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(6 downto 0);
	signal cst_5_specInArray_0 : std_logic_vector (0 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(6 downto 0);
	signal cst_5_specOutArray_0 : std_logic_vector (0 downto 0);

	signal icmp_20_clk : std_logic;
	signal icmp_20_rst : std_logic;
	signal icmp_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_20_specInArray_0 : std_logic_vector (0 downto 0);
	signal icmp_20_specInArray_1 : std_logic_vector (0 downto 0);
	signal icmp_20_pValidArray_0 : std_logic;
	signal icmp_20_pValidArray_1 : std_logic;
	signal icmp_20_readyArray_0 : std_logic;
	signal icmp_20_readyArray_1 : std_logic;
	signal icmp_20_nReadyArray_0 : std_logic;
	signal icmp_20_validArray_0 : std_logic;
	signal icmp_20_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal icmp_20_specOutArray_0 : std_logic_vector (0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n0_specInArray_0 : std_logic_vector (0 downto 0);
	signal phi_n0_specInArray_1 : std_logic_vector (0 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_pValidArray_1 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_readyArray_1 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal phi_n0_specOutArray_0 : std_logic_vector (0 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_3_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_3_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_4_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_4_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_specInArray_0 : std_logic_vector (0 downto 0);
	signal branch_8_specInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal branch_8_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branch_8_specOutArray_1 : std_logic_vector (0 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_6_specInArray_0 : std_logic_vector (0 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cst_6_specOutArray_0 : std_logic_vector (0 downto 0);

	signal phiC_9_clk : std_logic;
	signal phiC_9_rst : std_logic;
	signal phiC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_9_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_9_specInArray_0 : std_logic_vector (0 downto 0);
	signal phiC_9_specInArray_1 : std_logic_vector (0 downto 0);
	signal phiC_9_pValidArray_0 : std_logic;
	signal phiC_9_pValidArray_1 : std_logic;
	signal phiC_9_readyArray_0 : std_logic;
	signal phiC_9_readyArray_1 : std_logic;
	signal phiC_9_nReadyArray_0 : std_logic;
	signal phiC_9_nReadyArray_1 : std_logic;
	signal phiC_9_validArray_0 : std_logic;
	signal phiC_9_validArray_1 : std_logic;
	signal phiC_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_9_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal phiC_9_specOutArray_0 : std_logic_vector (0 downto 0);
	signal phiC_9_specOutArray_1 : std_logic_vector (0 downto 0);

	signal forkC_17_clk : std_logic;
	signal forkC_17_rst : std_logic;
	signal forkC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_17_specInArray_0 : std_logic_vector (0 downto 0);
	signal forkC_17_pValidArray_0 : std_logic;
	signal forkC_17_readyArray_0 : std_logic;
	signal forkC_17_nReadyArray_0 : std_logic;
	signal forkC_17_nReadyArray_1 : std_logic;
	signal forkC_17_validArray_0 : std_logic;
	signal forkC_17_validArray_1 : std_logic;
	signal forkC_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_17_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_17_specOutArray_0 : std_logic_vector (0 downto 0);
	signal forkC_17_specOutArray_1 : std_logic_vector (0 downto 0);

	signal branchC_13_clk : std_logic;
	signal branchC_13_rst : std_logic;
	signal branchC_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_13_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_13_specInArray_0 : std_logic_vector (0 downto 0);
	signal branchC_13_specInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_13_pValidArray_0 : std_logic;
	signal branchC_13_pValidArray_1 : std_logic;
	signal branchC_13_readyArray_0 : std_logic;
	signal branchC_13_readyArray_1 : std_logic;
	signal branchC_13_nReadyArray_0 : std_logic;
	signal branchC_13_nReadyArray_1 : std_logic;
	signal branchC_13_validArray_0 : std_logic;
	signal branchC_13_validArray_1 : std_logic;
	signal branchC_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_13_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal branchC_13_specOutArray_0 : std_logic_vector (0 downto 0);
	signal branchC_13_specOutArray_1 : std_logic_vector (0 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_18_specInArray_0 : std_logic_vector (0 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_18_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_18_specOutArray_0 : std_logic_vector (0 downto 0);
	signal fork_18_specOutArray_1 : std_logic_vector (0 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_4_clk : std_logic;
	signal source_4_rst : std_logic;
	signal source_4_nReadyArray_0 : std_logic;
	signal source_4_validArray_0 : std_logic;
	signal source_4_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_3_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_3_specOutArray_0 : std_logic_vector (0 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_10_specInArray_0 : std_logic_vector (0 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_10_specOutArray_0 : std_logic_vector (0 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal ret_0_specInArray_0 : std_logic_vector (0 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal ret_0_specOutArray_0 : std_logic_vector (0 downto 0);

	signal phiC_10_clk : std_logic;
	signal phiC_10_rst : std_logic;
	signal phiC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_10_specInArray_0 : std_logic_vector (0 downto 0);
	signal phiC_10_pValidArray_0 : std_logic;
	signal phiC_10_readyArray_0 : std_logic;
	signal phiC_10_nReadyArray_0 : std_logic;
	signal phiC_10_validArray_0 : std_logic;
	signal phiC_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_10_specOutArray_0 : std_logic_vector (0 downto 0);

	signal MC_a_clk : std_logic;
	signal MC_a_rst : std_logic;
	signal MC_a_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_a_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_a_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_a_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_a_pValidArray_0 : std_logic;
	signal MC_a_pValidArray_1 : std_logic;
	signal MC_a_pValidArray_2 : std_logic;
	signal MC_a_pValidArray_3 : std_logic;
	signal MC_a_readyArray_0 : std_logic;
	signal MC_a_readyArray_1 : std_logic;
	signal MC_a_readyArray_2 : std_logic;
	signal MC_a_readyArray_3 : std_logic;
	signal MC_a_nReadyArray_0 : std_logic;
	signal MC_a_nReadyArray_1 : std_logic;
	signal MC_a_validArray_0 : std_logic;
	signal MC_a_validArray_1 : std_logic;
	signal MC_a_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_a_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_a_we0_ce0 : std_logic;

	signal MC_b_clk : std_logic;
	signal MC_b_rst : std_logic;
	signal MC_b_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_b_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_b_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_b_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_b_pValidArray_0 : std_logic;
	signal MC_b_pValidArray_1 : std_logic;
	signal MC_b_pValidArray_2 : std_logic;
	signal MC_b_pValidArray_3 : std_logic;
	signal MC_b_readyArray_0 : std_logic;
	signal MC_b_readyArray_1 : std_logic;
	signal MC_b_readyArray_2 : std_logic;
	signal MC_b_readyArray_3 : std_logic;
	signal MC_b_nReadyArray_0 : std_logic;
	signal MC_b_nReadyArray_1 : std_logic;
	signal MC_b_validArray_0 : std_logic;
	signal MC_b_validArray_1 : std_logic;
	signal MC_b_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_b_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_b_we0_ce0 : std_logic;

	signal MC_c_clk : std_logic;
	signal MC_c_rst : std_logic;
	signal MC_c_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_c_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_c_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_c_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_c_pValidArray_0 : std_logic;
	signal MC_c_pValidArray_1 : std_logic;
	signal MC_c_pValidArray_2 : std_logic;
	signal MC_c_pValidArray_3 : std_logic;
	signal MC_c_readyArray_0 : std_logic;
	signal MC_c_readyArray_1 : std_logic;
	signal MC_c_readyArray_2 : std_logic;
	signal MC_c_readyArray_3 : std_logic;
	signal MC_c_nReadyArray_0 : std_logic;
	signal MC_c_nReadyArray_1 : std_logic;
	signal MC_c_validArray_0 : std_logic;
	signal MC_c_validArray_1 : std_logic;
	signal MC_c_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal MC_c_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_c_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_3 : std_logic_vector(0 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_pValidArray_3 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_readyArray_3 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

begin


	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_13_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block1_dataOutArray_0),fork_13_dataInArray_0'length));
	fork_13_specInArray_0(0) <= '0';  -- Non-speculative input

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),branch_0_dataInArray_0'length));
	branch_0_specInArray_0(0) <= '0';  -- Non-speculative input

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	phi_1_pValidArray_1 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),phi_1_dataInArray_1'length));
	phi_1_specInArray_1(0) <= '0';  -- Non-speculative input
	sink_0_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),sink_0_dataInArray_0'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_12_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_12_readyArray_0;
	forkC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_12_dataInArray_0'length));
	forkC_12_specInArray_0(0) <= '0';  -- Non-speculative input

	forkC_12_clk <= clk;
	forkC_12_rst <= rst;
	cst_0_pValidArray_0 <= forkC_12_validArray_0;
	forkC_12_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "0";
	cst_0_specInArray_0(0) <= '0';  -- Non-speculative input
	branchC_9_pValidArray_0 <= forkC_12_validArray_1;
	forkC_12_nReadyArray_1 <= branchC_9_readyArray_0;
	branchC_9_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_12_dataOutArray_1),branchC_9_dataInArray_0'length));
	branchC_9_specInArray_0(0) <= '0';  -- Non-speculative input
	brCst_block1_pValidArray_0 <= forkC_12_validArray_2;
	forkC_12_nReadyArray_2 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";
	brCst_block1_specInArray_0(0) <= '0';  -- Non-speculative input

	branchC_9_clk <= clk;
	branchC_9_rst <= rst;
	phiC_6_pValidArray_0 <= branchC_9_validArray_0;
	branchC_9_nReadyArray_0 <= phiC_6_readyArray_0;
	phiC_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_9_dataOutArray_0),phiC_6_dataInArray_0'length));
	phiC_6_specInArray_0(0) <= '0';  -- Non-speculative input
	sink_7_pValidArray_0 <= branchC_9_validArray_1;
	branchC_9_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_9_dataOutArray_1),sink_7_dataInArray_0'length));

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	branch_0_pValidArray_1 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_0),branch_0_dataInArray_1'length));
	branch_0_specInArray_1(0) <= '0';  -- Non-speculative input
	branchC_9_pValidArray_1 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= branchC_9_readyArray_1;
	branchC_9_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_1),branchC_9_dataInArray_1'length));
	branchC_9_specInArray_1(0) <= '0';  -- Non-speculative input

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	fork_0_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),fork_0_dataInArray_0'length));
	fork_0_specInArray_0(0) <= '0';  -- Non-speculative input

	load_4_clk <= clk;
	load_4_rst <= rst;
	Buffer_1_pValidArray_0 <= load_4_validArray_0;
	load_4_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(load_4_dataOutArray_0),Buffer_1_dataInArray_0'length));
	Buffer_1_specInArray_0(0) <= '0';  -- Non-speculative input
	MC_a_pValidArray_0 <= load_4_validArray_1;
	load_4_nReadyArray_1 <= MC_a_readyArray_0;
	MC_a_dataInArray_0 <= std_logic_vector (resize(unsigned(load_4_dataOutArray_1),MC_a_dataInArray_0'length));

	load_7_clk <= clk;
	load_7_rst <= rst;
	fork_2_pValidArray_0 <= load_7_validArray_0;
	load_7_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_0),fork_2_dataInArray_0'length));
	fork_2_specInArray_0(0) <= '0';  -- Non-speculative input
	MC_b_pValidArray_0 <= load_7_validArray_1;
	load_7_nReadyArray_1 <= MC_b_readyArray_0;
	MC_b_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_1),MC_b_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	mul_8_pValidArray_1 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= mul_8_readyArray_1;
	mul_8_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),mul_8_dataInArray_1'length));
	mul_8_specInArray_1(0) <= '0';  -- Non-speculative input

	mul_8_clk <= clk;
	mul_8_rst <= rst;
	icmp_9_pValidArray_0 <= mul_8_validArray_0;
	mul_8_nReadyArray_0 <= icmp_9_readyArray_0;
	icmp_9_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_8_dataOutArray_0),icmp_9_dataInArray_0'length));
	icmp_9_specInArray_0(0) <= '0';  -- Non-speculative input

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	icmp_9_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= icmp_9_readyArray_1;
	icmp_9_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),icmp_9_dataInArray_1'length));
	icmp_9_specInArray_1(0) <= '0';  -- Non-speculative input

	icmp_9_clk <= clk;
	icmp_9_rst <= rst;
	specgen_pValidArray_0 <= icmp_9_validArray_0;
	icmp_9_nReadyArray_0 <= specgen_readyArray_0;
	specgen_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_9_dataOutArray_0),specgen_dataInArray_0'length));
	specgen_specInArray_0(0) <= '0';  -- Non-speculative input

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	load_4_pValidArray_1 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= load_4_readyArray_1;
	load_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),load_4_dataInArray_1'length));
	load_4_specInArray_1(0) <= '0';  -- Non-speculative input
	load_7_pValidArray_1 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= load_7_readyArray_1;
	load_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),load_7_dataInArray_1'length));
	load_7_specInArray_1(0) <= '0';  -- Non-speculative input
	Buffer_4_pValidArray_0 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_2),Buffer_4_dataInArray_0'length));
	Buffer_4_specInArray_0(0) <= '0';  -- Non-speculative input

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	mul_8_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= mul_8_readyArray_0;
	mul_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),mul_8_dataInArray_0'length));
	mul_8_specInArray_0(0) <= '0';  -- Non-speculative input
	Buffer_5_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),Buffer_5_dataInArray_0'length));
	Buffer_5_specInArray_0(0) <= '0';  -- Non-speculative input

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	Buffer_6_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),Buffer_6_dataInArray_0'length));
	Buffer_6_specInArray_0 <= std_logic_vector (resize(unsigned(branch_1_specOutArray_0),Buffer_6_specInArray_0'length));
	phi_n5_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),phi_n5_dataInArray_0'length));
	phi_n5_specInArray_0 <= std_logic_vector (resize(unsigned(branch_1_specOutArray_1),phi_n5_specInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	phi_n1_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),phi_n1_dataInArray_0'length));
	phi_n1_specInArray_0 <= std_logic_vector (resize(unsigned(branch_2_specOutArray_0),phi_n1_specInArray_0'length));
	phi_n3_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),phi_n3_dataInArray_0'length));
	phi_n3_specInArray_0 <= std_logic_vector (resize(unsigned(branch_2_specOutArray_1),phi_n3_specInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	sink_1_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),sink_1_dataInArray_0'length));
	phi_n4_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),phi_n4_dataInArray_0'length));
	phi_n4_specInArray_0 <= std_logic_vector (resize(unsigned(branch_3_specOutArray_1),phi_n4_specInArray_0'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	branch_3_pValidArray_1 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),branch_3_dataInArray_1'length));
	branch_3_specInArray_1 <= std_logic_vector (resize(unsigned(fork_7_specOutArray_0),branch_3_specInArray_1'length));
	branch_2_pValidArray_1 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),branch_2_dataInArray_1'length));
	branch_2_specInArray_1 <= std_logic_vector (resize(unsigned(fork_7_specOutArray_1),branch_2_specInArray_1'length));
	branch_1_pValidArray_1 <= fork_7_validArray_2;
	fork_7_nReadyArray_2 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_2),branch_1_dataInArray_1'length));
	branch_1_specInArray_1 <= std_logic_vector (resize(unsigned(fork_7_specOutArray_2),branch_1_specInArray_1'length));
	branchC_10_pValidArray_1 <= fork_7_validArray_3;
	fork_7_nReadyArray_3 <= branchC_10_readyArray_1;
	branchC_10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_3),branchC_10_dataInArray_1'length));
	branchC_10_specInArray_1 <= std_logic_vector (resize(unsigned(fork_7_specOutArray_3),branchC_10_specInArray_1'length));
	Buffer_commit_cond_BB_2_pValidArray_0 <= fork_7_validArray_4;
	fork_7_nReadyArray_4 <= Buffer_commit_cond_BB_2_readyArray_0;
	Buffer_commit_cond_BB_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_4),Buffer_commit_cond_BB_2_dataInArray_0'length));
	Buffer_commit_cond_BB_2_specInArray_0(0) <= '0';  -- Non-speculative input
	Buffer_commit_spec_BB_2_pValidArray_0 <= fork_7_validArray_5;
	fork_7_nReadyArray_5 <= Buffer_commit_spec_BB_2_readyArray_0;
	Buffer_commit_spec_BB_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_5),Buffer_commit_spec_BB_2_dataInArray_0'length));
	Buffer_commit_spec_BB_2_specInArray_0 <= std_logic_vector (resize(unsigned(fork_7_specOutArray_5),Buffer_commit_spec_BB_2_specInArray_0'length));
	Buffer_sc_cond_pValidArray_0 <= fork_7_validArray_6;
	fork_7_nReadyArray_6 <= Buffer_sc_cond_readyArray_0;
	Buffer_sc_cond_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_6),Buffer_sc_cond_dataInArray_0'length));
	Buffer_sc_cond_specInArray_0(0) <= '0';  -- Non-speculative input
	Buffer_sc_spec_pValidArray_0 <= fork_7_validArray_7;
	fork_7_nReadyArray_7 <= Buffer_sc_spec_readyArray_0;
	Buffer_sc_spec_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_7),Buffer_sc_spec_dataInArray_0'length));
	Buffer_sc_spec_specInArray_0 <= std_logic_vector (resize(unsigned(fork_7_specOutArray_7),Buffer_sc_spec_specInArray_0'length));

	phiC_6_clk <= clk;
	phiC_6_rst <= rst;
	Buffer_7_pValidArray_0 <= phiC_6_validArray_0;
	phiC_6_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_6_dataOutArray_0),Buffer_7_dataInArray_0'length));
	Buffer_7_specInArray_0(0) <= '0';  -- Non-speculative input
	phi_1_pValidArray_0 <= phiC_6_validArray_1;
	phiC_6_nReadyArray_1 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_6_dataOutArray_1),phi_1_dataInArray_0'length));

	branchC_10_clk <= clk;
	branchC_10_rst <= rst;
	Buffer_8_pValidArray_0 <= branchC_10_validArray_0;
	branchC_10_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_10_dataOutArray_0),Buffer_8_dataInArray_0'length));
	Buffer_8_specInArray_0 <= std_logic_vector (resize(unsigned(branchC_10_specOutArray_0),Buffer_8_specInArray_0'length));
	phiC_8_pValidArray_0 <= branchC_10_validArray_1;
	branchC_10_nReadyArray_1 <= phiC_8_readyArray_0;
	phiC_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_10_dataOutArray_1),phiC_8_dataInArray_0'length));
	phiC_8_specInArray_0 <= std_logic_vector (resize(unsigned(branchC_10_specOutArray_1),phiC_8_specInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_1_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "101";
	cst_1_specInArray_0(0) <= '0';  -- Non-speculative input

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_2_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "1100100";
	cst_2_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	save_unit_2_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= save_unit_2_readyArray_0;
	save_unit_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),save_unit_2_dataInArray_0'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	save_unit_1_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= save_unit_1_readyArray_0;
	save_unit_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),save_unit_1_dataInArray_0'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	save_unit_3_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= save_unit_3_readyArray_0;
	save_unit_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),save_unit_3_dataInArray_0'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	phi_n2_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),phi_n2_dataInArray_0'length));
	phi_n2_specInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_specOutArray_0),phi_n2_specInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	fork_1_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),fork_1_dataInArray_0'length));
	fork_1_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	phiC_7_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= phiC_7_readyArray_0;
	phiC_7_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),phiC_7_dataInArray_0'length));
	phiC_7_specInArray_0 <= std_logic_vector (resize(unsigned(Buffer_8_specOutArray_0),phiC_7_specInArray_0'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	save_unit_4_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= save_unit_4_readyArray_0;
	save_unit_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),save_unit_4_dataInArray_0'length));
	specgen_pValidArray_1 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= specgen_readyArray_1;
	specgen_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),specgen_dataInArray_1'length));

	specgen_clk <= clk;
	specgen_rst <= rst;
	fork_7_pValidArray_0 <= specgen_validArray_0;
	specgen_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(specgen_dataOutArray_0),fork_7_dataInArray_0'length));
	fork_7_specInArray_0 <= std_logic_vector (resize(unsigned(specgen_specOutArray_0),fork_7_specInArray_0'length));
	Buffer_sc_branch_pValidArray_0 <= specgen_validArray_1;
	specgen_nReadyArray_1 <= Buffer_sc_branch_readyArray_0;
	Buffer_sc_branch_dataInArray_0 <= std_logic_vector (resize(unsigned(specgen_dataOutArray_1),Buffer_sc_branch_dataInArray_0'length));
	Buffer_sc_branch_specInArray_0(0) <= '0';  -- Non-speculative input
	merge_sc_pValidArray_0 <= specgen_validArray_2;
	specgen_nReadyArray_2 <= merge_sc_readyArray_0;
	merge_sc_dataInArray_0 <= std_logic_vector (resize(unsigned(specgen_dataOutArray_2),merge_sc_dataInArray_0'length));
	merge_sc_specInArray_0(0) <= '0';  -- Non-speculative input
	branch_sc_cond_pValidArray_0 <= specgen_validArray_3;
	specgen_nReadyArray_3 <= branch_sc_cond_readyArray_0;
	branch_sc_cond_dataInArray_0 <= std_logic_vector (resize(unsigned(specgen_dataOutArray_3),branch_sc_cond_dataInArray_0'length));
	branch_sc_cond_specInArray_0(0) <= '0';  -- Non-speculative input
	branch_commit_cond_BB_2_pValidArray_0 <= specgen_validArray_4;
	specgen_nReadyArray_4 <= branch_commit_cond_BB_2_readyArray_0;
	branch_commit_cond_BB_2_dataInArray_0 <= std_logic_vector (resize(unsigned(specgen_dataOutArray_4),branch_commit_cond_BB_2_dataInArray_0'length));
	branch_commit_cond_BB_2_specInArray_0(0) <= '0';  -- Non-speculative input
	fork_6_pValidArray_0 <= specgen_validArray_5;
	specgen_nReadyArray_5 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(specgen_dataOutArray_5),fork_6_dataInArray_0'length));
	fork_6_specInArray_0(0) <= '0';  -- Non-speculative input

	save_unit_1_clk <= clk;
	save_unit_1_rst <= rst;
	branch_1_pValidArray_0 <= save_unit_1_validArray_0;
	save_unit_1_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(save_unit_1_dataOutArray_0),branch_1_dataInArray_0'length));
	branch_1_specInArray_0(0) <= '0';  -- Non-speculative input

	save_unit_2_clk <= clk;
	save_unit_2_rst <= rst;
	branch_2_pValidArray_0 <= save_unit_2_validArray_0;
	save_unit_2_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(save_unit_2_dataOutArray_0),branch_2_dataInArray_0'length));
	branch_2_specInArray_0(0) <= '0';  -- Non-speculative input

	save_unit_3_clk <= clk;
	save_unit_3_rst <= rst;
	branch_3_pValidArray_0 <= save_unit_3_validArray_0;
	save_unit_3_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(save_unit_3_dataOutArray_0),branch_3_dataInArray_0'length));
	branch_3_specInArray_0(0) <= '0';  -- Non-speculative input

	save_unit_4_clk <= clk;
	save_unit_4_rst <= rst;
	branchC_10_pValidArray_0 <= save_unit_4_validArray_0;
	save_unit_4_nReadyArray_0 <= branchC_10_readyArray_0;
	branchC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(save_unit_4_dataOutArray_0),branchC_10_dataInArray_0'length));
	branchC_10_specInArray_0(0) <= '0';  -- Non-speculative input

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	save_unit_1_pValidArray_1 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= save_unit_1_readyArray_1;
	save_unit_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),save_unit_1_dataInArray_1'length));
	save_unit_2_pValidArray_1 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= save_unit_2_readyArray_1;
	save_unit_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),save_unit_2_dataInArray_1'length));
	save_unit_3_pValidArray_1 <= fork_6_validArray_2;
	fork_6_nReadyArray_2 <= save_unit_3_readyArray_1;
	save_unit_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_2),save_unit_3_dataInArray_1'length));
	save_unit_4_pValidArray_1 <= fork_6_validArray_3;
	fork_6_nReadyArray_3 <= save_unit_4_readyArray_1;
	save_unit_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_3),save_unit_4_dataInArray_1'length));

	branch_commit_disc_BB_2_clk <= clk;
	branch_commit_disc_BB_2_rst <= rst;
	branch_commit_cond_BB_2_pValidArray_1 <= branch_commit_disc_BB_2_validArray_0;
	branch_commit_disc_BB_2_nReadyArray_0 <= branch_commit_cond_BB_2_readyArray_1;
	branch_commit_cond_BB_2_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_commit_disc_BB_2_dataOutArray_0),branch_commit_cond_BB_2_dataInArray_1'length));
	branch_commit_cond_BB_2_specInArray_1(0) <= '0';  -- Non-speculative input
	sink_10_pValidArray_0 <= branch_commit_disc_BB_2_validArray_1;
	branch_commit_disc_BB_2_nReadyArray_1 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_disc_BB_2_dataOutArray_1),sink_10_dataInArray_0'length));

	Buffer_commit_cond_BB_2_clk <= clk;
	Buffer_commit_cond_BB_2_rst <= rst;
	branch_commit_disc_BB_2_pValidArray_0 <= Buffer_commit_cond_BB_2_validArray_0;
	Buffer_commit_cond_BB_2_nReadyArray_0 <= branch_commit_disc_BB_2_readyArray_0;
	branch_commit_disc_BB_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_commit_cond_BB_2_dataOutArray_0),branch_commit_disc_BB_2_dataInArray_0'length));
	branch_commit_disc_BB_2_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_commit_spec_BB_2_clk <= clk;
	Buffer_commit_spec_BB_2_rst <= rst;
	branch_commit_disc_BB_2_pValidArray_1 <= Buffer_commit_spec_BB_2_validArray_0;
	Buffer_commit_spec_BB_2_nReadyArray_0 <= branch_commit_disc_BB_2_readyArray_1;
	branch_commit_disc_BB_2_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_commit_spec_BB_2_dataOutArray_0),branch_commit_disc_BB_2_dataInArray_1'length));
	branch_commit_disc_BB_2_specInArray_1 <= std_logic_vector (resize(unsigned(Buffer_commit_spec_BB_2_specOutArray_0),branch_commit_disc_BB_2_specInArray_1'length));

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	branch_commit_cond_BB_2_clk <= clk;
	branch_commit_cond_BB_2_rst <= rst;
	fork_commit1_BB_2_pValidArray_0 <= branch_commit_cond_BB_2_validArray_0;
	branch_commit_cond_BB_2_nReadyArray_0 <= fork_commit1_BB_2_readyArray_0;
	fork_commit1_BB_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_cond_BB_2_dataOutArray_0),fork_commit1_BB_2_dataInArray_0'length));
	fork_commit1_BB_2_specInArray_0(0) <= '0';  -- Non-speculative input
	fork_commit2_BB_2_pValidArray_0 <= branch_commit_cond_BB_2_validArray_1;
	branch_commit_cond_BB_2_nReadyArray_1 <= fork_commit2_BB_2_readyArray_0;
	fork_commit2_BB_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_cond_BB_2_dataOutArray_1),fork_commit2_BB_2_dataInArray_0'length));
	fork_commit2_BB_2_specInArray_0(0) <= '0';  -- Non-speculative input

	fork_commit1_BB_2_clk <= clk;
	fork_commit1_BB_2_rst <= rst;
	sink_11_pValidArray_0 <= fork_commit1_BB_2_validArray_0;
	fork_commit1_BB_2_nReadyArray_0 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_commit1_BB_2_dataOutArray_0),sink_11_dataInArray_0'length));
	branch_commit_cond_BB_3_pValidArray_0 <= fork_commit1_BB_2_validArray_1;
	fork_commit1_BB_2_nReadyArray_1 <= branch_commit_cond_BB_3_readyArray_0;
	branch_commit_cond_BB_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_commit1_BB_2_dataOutArray_1),branch_commit_cond_BB_3_dataInArray_0'length));
	branch_commit_cond_BB_3_specInArray_0(0) <= '0';  -- Non-speculative input

	fork_commit2_BB_2_clk <= clk;
	fork_commit2_BB_2_rst <= rst;
	sink_14_pValidArray_0 <= fork_commit2_BB_2_validArray_0;
	fork_commit2_BB_2_nReadyArray_0 <= sink_14_readyArray_0;
	sink_14_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_commit2_BB_2_dataOutArray_0),sink_14_dataInArray_0'length));
	branch_commit_cond_BB_4_pValidArray_0 <= fork_commit2_BB_2_validArray_1;
	fork_commit2_BB_2_nReadyArray_1 <= branch_commit_cond_BB_4_readyArray_0;
	branch_commit_cond_BB_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_commit2_BB_2_dataOutArray_1),branch_commit_cond_BB_4_dataInArray_0'length));
	branch_commit_cond_BB_4_specInArray_0(0) <= '0';  -- Non-speculative input

	branch_sc_disc_1_clk <= clk;
	branch_sc_disc_1_rst <= rst;
	branch_sc_disc_2_pValidArray_0 <= branch_sc_disc_1_validArray_0;
	branch_sc_disc_1_nReadyArray_0 <= branch_sc_disc_2_readyArray_0;
	branch_sc_disc_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_sc_disc_1_dataOutArray_0),branch_sc_disc_2_dataInArray_0'length));
	branch_sc_disc_2_specInArray_0(0) <= '0';  -- Non-speculative input
	sink_17_pValidArray_0 <= branch_sc_disc_1_validArray_1;
	branch_sc_disc_1_nReadyArray_1 <= sink_17_readyArray_0;
	sink_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_sc_disc_1_dataOutArray_1),sink_17_dataInArray_0'length));

	Buffer_sc_cond_clk <= clk;
	Buffer_sc_cond_rst <= rst;
	branch_sc_disc_1_pValidArray_0 <= Buffer_sc_cond_validArray_0;
	Buffer_sc_cond_nReadyArray_0 <= branch_sc_disc_1_readyArray_0;
	branch_sc_disc_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_sc_cond_dataOutArray_0),branch_sc_disc_1_dataInArray_0'length));
	branch_sc_disc_1_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_sc_spec_clk <= clk;
	Buffer_sc_spec_rst <= rst;
	branch_sc_disc_1_pValidArray_1 <= Buffer_sc_spec_validArray_0;
	Buffer_sc_spec_nReadyArray_0 <= branch_sc_disc_1_readyArray_1;
	branch_sc_disc_1_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_sc_spec_dataOutArray_0),branch_sc_disc_1_dataInArray_1'length));
	branch_sc_disc_1_specInArray_1 <= std_logic_vector (resize(unsigned(Buffer_sc_spec_specOutArray_0),branch_sc_disc_1_specInArray_1'length));

	sink_17_clk <= clk;
	sink_17_rst <= rst;

	branch_sc_disc_2_clk <= clk;
	branch_sc_disc_2_rst <= rst;
	branch_sc_cond_pValidArray_1 <= branch_sc_disc_2_validArray_0;
	branch_sc_disc_2_nReadyArray_0 <= branch_sc_cond_readyArray_1;
	branch_sc_cond_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_sc_disc_2_dataOutArray_0),branch_sc_cond_dataInArray_1'length));
	branch_sc_cond_specInArray_1(0) <= '0';  -- Non-speculative input
	sink_18_pValidArray_0 <= branch_sc_disc_2_validArray_1;
	branch_sc_disc_2_nReadyArray_1 <= sink_18_readyArray_0;
	sink_18_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_sc_disc_2_dataOutArray_1),sink_18_dataInArray_0'length));

	Buffer_sc_branch_clk <= clk;
	Buffer_sc_branch_rst <= rst;
	branch_sc_disc_2_pValidArray_1 <= Buffer_sc_branch_validArray_0;
	Buffer_sc_branch_nReadyArray_0 <= branch_sc_disc_2_readyArray_1;
	branch_sc_disc_2_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_sc_branch_dataOutArray_0),branch_sc_disc_2_dataInArray_1'length));
	branch_sc_disc_2_specInArray_1(0) <= '0';  -- Non-speculative input

	sink_18_clk <= clk;
	sink_18_rst <= rst;

	branch_sc_cond_clk <= clk;
	branch_sc_cond_rst <= rst;
	sink_20_pValidArray_0 <= branch_sc_cond_validArray_0;
	branch_sc_cond_nReadyArray_0 <= sink_20_readyArray_0;
	sink_20_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_sc_cond_dataOutArray_0),sink_20_dataInArray_0'length));
	sink_21_pValidArray_0 <= branch_sc_cond_validArray_1;
	branch_sc_cond_nReadyArray_1 <= sink_21_readyArray_0;
	sink_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_sc_cond_dataOutArray_1),sink_21_dataInArray_0'length));

	merge_sc_clk <= clk;
	merge_sc_rst <= rst;
	sink_19_pValidArray_0 <= merge_sc_validArray_0;
	merge_sc_nReadyArray_0 <= sink_19_readyArray_0;
	sink_19_dataInArray_0 <= std_logic_vector (resize(unsigned(merge_sc_dataOutArray_0),sink_19_dataInArray_0'length));

	sink_19_clk <= clk;
	sink_19_rst <= rst;

	sink_20_clk <= clk;
	sink_20_rst <= rst;

	sink_21_clk <= clk;
	sink_21_rst <= rst;

	mul_11_clk <= clk;
	mul_11_rst <= rst;
	add_12_pValidArray_0 <= mul_11_validArray_0;
	mul_11_nReadyArray_0 <= add_12_readyArray_0;
	add_12_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_11_dataOutArray_0),add_12_dataInArray_0'length));
	add_12_specInArray_0 <= std_logic_vector (resize(unsigned(mul_11_specOutArray_0),add_12_specInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	add_12_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= add_12_readyArray_1;
	add_12_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),add_12_dataInArray_1'length));
	add_12_specInArray_1(0) <= '0';  -- Non-speculative input

	add_12_clk <= clk;
	add_12_rst <= rst;
	branch_4_pValidArray_0 <= add_12_validArray_0;
	add_12_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_12_dataOutArray_0),branch_4_dataInArray_0'length));
	branch_4_specInArray_0 <= std_logic_vector (resize(unsigned(add_12_specOutArray_0),branch_4_specInArray_0'length));

	brCst_block3_clk <= clk;
	brCst_block3_rst <= rst;
	fork_8_pValidArray_0 <= brCst_block3_validArray_0;
	brCst_block3_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block3_dataOutArray_0),fork_8_dataInArray_0'length));
	fork_8_specInArray_0 <= std_logic_vector (resize(unsigned(brCst_block3_specOutArray_0),fork_8_specInArray_0'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	fork_5_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),fork_5_dataInArray_0'length));
	fork_5_specInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_specOutArray_0),fork_5_specInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	branch_5_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),branch_5_dataInArray_0'length));
	branch_5_specInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_specOutArray_0),branch_5_specInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	mul_11_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= mul_11_readyArray_0;
	mul_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),mul_11_dataInArray_0'length));
	mul_11_specInArray_0 <= std_logic_vector (resize(unsigned(fork_5_specOutArray_0),mul_11_specInArray_0'length));
	mul_11_pValidArray_1 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= mul_11_readyArray_1;
	mul_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),mul_11_dataInArray_1'length));
	mul_11_specInArray_1 <= std_logic_vector (resize(unsigned(fork_5_specOutArray_1),mul_11_specInArray_1'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	commit_unit_1_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= commit_unit_1_readyArray_0;
	commit_unit_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),commit_unit_1_dataInArray_0'length));
	commit_unit_1_specInArray_0 <= std_logic_vector (resize(unsigned(branch_4_specOutArray_0),commit_unit_1_specInArray_0'length));
	sink_2_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),sink_2_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	commit_unit_2_pValidArray_0 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= commit_unit_2_readyArray_0;
	commit_unit_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),commit_unit_2_dataInArray_0'length));
	commit_unit_2_specInArray_0 <= std_logic_vector (resize(unsigned(branch_5_specOutArray_0),commit_unit_2_specInArray_0'length));
	sink_3_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),sink_3_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	branch_5_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),branch_5_dataInArray_1'length));
	branch_5_specInArray_1 <= std_logic_vector (resize(unsigned(fork_8_specOutArray_0),branch_5_specInArray_1'length));
	branch_4_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),branch_4_dataInArray_1'length));
	branch_4_specInArray_1 <= std_logic_vector (resize(unsigned(fork_8_specOutArray_1),branch_4_specInArray_1'length));
	branchC_11_pValidArray_1 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= branchC_11_readyArray_1;
	branchC_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),branchC_11_dataInArray_1'length));
	branchC_11_specInArray_1 <= std_logic_vector (resize(unsigned(fork_8_specOutArray_2),branchC_11_specInArray_1'length));
	Buffer_commit_cond_BB_3_pValidArray_0 <= fork_8_validArray_3;
	fork_8_nReadyArray_3 <= Buffer_commit_cond_BB_3_readyArray_0;
	Buffer_commit_cond_BB_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_3),Buffer_commit_cond_BB_3_dataInArray_0'length));
	Buffer_commit_cond_BB_3_specInArray_0(0) <= '0';  -- Non-speculative input
	Buffer_commit_spec_BB_3_pValidArray_0 <= fork_8_validArray_4;
	fork_8_nReadyArray_4 <= Buffer_commit_spec_BB_3_readyArray_0;
	Buffer_commit_spec_BB_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_4),Buffer_commit_spec_BB_3_dataInArray_0'length));
	Buffer_commit_spec_BB_3_specInArray_0 <= std_logic_vector (resize(unsigned(fork_8_specOutArray_4),Buffer_commit_spec_BB_3_specInArray_0'length));

	phiC_7_clk <= clk;
	phiC_7_rst <= rst;
	forkC_15_pValidArray_0 <= phiC_7_validArray_0;
	phiC_7_nReadyArray_0 <= forkC_15_readyArray_0;
	forkC_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_7_dataOutArray_0),forkC_15_dataInArray_0'length));
	forkC_15_specInArray_0 <= std_logic_vector (resize(unsigned(phiC_7_specOutArray_0),forkC_15_specInArray_0'length));

	forkC_15_clk <= clk;
	forkC_15_rst <= rst;
	branchC_11_pValidArray_0 <= forkC_15_validArray_0;
	forkC_15_nReadyArray_0 <= branchC_11_readyArray_0;
	branchC_11_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_15_dataOutArray_0),branchC_11_dataInArray_0'length));
	branchC_11_specInArray_0 <= std_logic_vector (resize(unsigned(forkC_15_specOutArray_0),branchC_11_specInArray_0'length));
	brCst_block3_pValidArray_0 <= forkC_15_validArray_1;
	forkC_15_nReadyArray_1 <= brCst_block3_readyArray_0;
	brCst_block3_dataInArray_0 <= "1";
	brCst_block3_specInArray_0 <= std_logic_vector (resize(unsigned(forkC_15_specOutArray_1),brCst_block3_specInArray_0'length));

	branchC_11_clk <= clk;
	branchC_11_rst <= rst;
	commit_unit_3_pValidArray_0 <= branchC_11_validArray_0;
	branchC_11_nReadyArray_0 <= commit_unit_3_readyArray_0;
	commit_unit_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_11_dataOutArray_0),commit_unit_3_dataInArray_0'length));
	commit_unit_3_specInArray_0 <= std_logic_vector (resize(unsigned(branchC_11_specOutArray_0),commit_unit_3_specInArray_0'length));
	sink_8_pValidArray_0 <= branchC_11_validArray_1;
	branchC_11_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_11_dataOutArray_1),sink_8_dataInArray_0'length));

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_3_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "10";
	cst_3_specInArray_0(0) <= '0';  -- Non-speculative input

	commit_unit_1_clk <= clk;
	commit_unit_1_rst <= rst;
	phi_16_pValidArray_1 <= commit_unit_1_validArray_0;
	commit_unit_1_nReadyArray_0 <= phi_16_readyArray_1;
	phi_16_dataInArray_1 <= std_logic_vector (resize(unsigned(commit_unit_1_dataOutArray_0),phi_16_dataInArray_1'length));
	phi_16_specInArray_1(0) <= '0';  -- Non-speculative input

	commit_unit_2_clk <= clk;
	commit_unit_2_rst <= rst;
	phi_n0_pValidArray_0 <= commit_unit_2_validArray_0;
	commit_unit_2_nReadyArray_0 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(commit_unit_2_dataOutArray_0),phi_n0_dataInArray_0'length));
	phi_n0_specInArray_0(0) <= '0';  -- Non-speculative input

	commit_unit_3_clk <= clk;
	commit_unit_3_rst <= rst;
	phiC_9_pValidArray_0 <= commit_unit_3_validArray_0;
	commit_unit_3_nReadyArray_0 <= phiC_9_readyArray_0;
	phiC_9_dataInArray_0 <= std_logic_vector (resize(unsigned(commit_unit_3_dataOutArray_0),phiC_9_dataInArray_0'length));
	phiC_9_specInArray_0(0) <= '0';  -- Non-speculative input

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	branch_commit_disc_BB_3_clk <= clk;
	branch_commit_disc_BB_3_rst <= rst;
	branch_commit_cond_BB_3_pValidArray_1 <= branch_commit_disc_BB_3_validArray_0;
	branch_commit_disc_BB_3_nReadyArray_0 <= branch_commit_cond_BB_3_readyArray_1;
	branch_commit_cond_BB_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_commit_disc_BB_3_dataOutArray_0),branch_commit_cond_BB_3_dataInArray_1'length));
	branch_commit_cond_BB_3_specInArray_1(0) <= '0';  -- Non-speculative input
	sink_12_pValidArray_0 <= branch_commit_disc_BB_3_validArray_1;
	branch_commit_disc_BB_3_nReadyArray_1 <= sink_12_readyArray_0;
	sink_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_disc_BB_3_dataOutArray_1),sink_12_dataInArray_0'length));

	Buffer_commit_cond_BB_3_clk <= clk;
	Buffer_commit_cond_BB_3_rst <= rst;
	branch_commit_disc_BB_3_pValidArray_0 <= Buffer_commit_cond_BB_3_validArray_0;
	Buffer_commit_cond_BB_3_nReadyArray_0 <= branch_commit_disc_BB_3_readyArray_0;
	branch_commit_disc_BB_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_commit_cond_BB_3_dataOutArray_0),branch_commit_disc_BB_3_dataInArray_0'length));
	branch_commit_disc_BB_3_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_commit_spec_BB_3_clk <= clk;
	Buffer_commit_spec_BB_3_rst <= rst;
	branch_commit_disc_BB_3_pValidArray_1 <= Buffer_commit_spec_BB_3_validArray_0;
	Buffer_commit_spec_BB_3_nReadyArray_0 <= branch_commit_disc_BB_3_readyArray_1;
	branch_commit_disc_BB_3_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_commit_spec_BB_3_dataOutArray_0),branch_commit_disc_BB_3_dataInArray_1'length));
	branch_commit_disc_BB_3_specInArray_1 <= std_logic_vector (resize(unsigned(Buffer_commit_spec_BB_3_specOutArray_0),branch_commit_disc_BB_3_specInArray_1'length));

	sink_12_clk <= clk;
	sink_12_rst <= rst;

	branch_commit_cond_BB_3_clk <= clk;
	branch_commit_cond_BB_3_rst <= rst;
	fork_commit1_BB_3_pValidArray_0 <= branch_commit_cond_BB_3_validArray_0;
	branch_commit_cond_BB_3_nReadyArray_0 <= fork_commit1_BB_3_readyArray_0;
	fork_commit1_BB_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_cond_BB_3_dataOutArray_0),fork_commit1_BB_3_dataInArray_0'length));
	fork_commit1_BB_3_specInArray_0(0) <= '0';  -- Non-speculative input
	sink_13_pValidArray_0 <= branch_commit_cond_BB_3_validArray_1;
	branch_commit_cond_BB_3_nReadyArray_1 <= sink_13_readyArray_0;
	sink_13_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_cond_BB_3_dataOutArray_1),sink_13_dataInArray_0'length));

	fork_commit1_BB_3_clk <= clk;
	fork_commit1_BB_3_rst <= rst;
	commit_unit_1_pValidArray_1 <= fork_commit1_BB_3_validArray_0;
	fork_commit1_BB_3_nReadyArray_0 <= commit_unit_1_readyArray_1;
	commit_unit_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_commit1_BB_3_dataOutArray_0),commit_unit_1_dataInArray_1'length));
	commit_unit_2_pValidArray_1 <= fork_commit1_BB_3_validArray_1;
	fork_commit1_BB_3_nReadyArray_1 <= commit_unit_2_readyArray_1;
	commit_unit_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_commit1_BB_3_dataOutArray_1),commit_unit_2_dataInArray_1'length));
	commit_unit_3_pValidArray_1 <= fork_commit1_BB_3_validArray_2;
	fork_commit1_BB_3_nReadyArray_2 <= commit_unit_3_readyArray_1;
	commit_unit_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_commit1_BB_3_dataOutArray_2),commit_unit_3_dataInArray_1'length));

	sink_13_clk <= clk;
	sink_13_rst <= rst;

	mul_14_clk <= clk;
	mul_14_rst <= rst;
	branch_6_pValidArray_0 <= mul_14_validArray_0;
	mul_14_nReadyArray_0 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_14_dataOutArray_0),branch_6_dataInArray_0'length));
	branch_6_specInArray_0 <= std_logic_vector (resize(unsigned(mul_14_specOutArray_0),branch_6_specInArray_0'length));

	brCst_block4_clk <= clk;
	brCst_block4_rst <= rst;
	fork_9_pValidArray_0 <= brCst_block4_validArray_0;
	brCst_block4_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block4_dataOutArray_0),fork_9_dataInArray_0'length));
	fork_9_specInArray_0 <= std_logic_vector (resize(unsigned(brCst_block4_specOutArray_0),fork_9_specInArray_0'length));

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	mul_14_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= mul_14_readyArray_0;
	mul_14_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n3_dataOutArray_0),mul_14_dataInArray_0'length));
	mul_14_specInArray_0 <= std_logic_vector (resize(unsigned(phi_n3_specOutArray_0),mul_14_specInArray_0'length));

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	mul_14_pValidArray_1 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= mul_14_readyArray_1;
	mul_14_dataInArray_1 <= std_logic_vector (resize(unsigned(phi_n4_dataOutArray_0),mul_14_dataInArray_1'length));
	mul_14_specInArray_1 <= std_logic_vector (resize(unsigned(phi_n4_specOutArray_0),mul_14_specInArray_1'length));

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	branch_7_pValidArray_0 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n5_dataOutArray_0),branch_7_dataInArray_0'length));
	branch_7_specInArray_0 <= std_logic_vector (resize(unsigned(phi_n5_specOutArray_0),branch_7_specInArray_0'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	commit_unit_4_pValidArray_0 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= commit_unit_4_readyArray_0;
	commit_unit_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),commit_unit_4_dataInArray_0'length));
	commit_unit_4_specInArray_0 <= std_logic_vector (resize(unsigned(branch_6_specOutArray_0),commit_unit_4_specInArray_0'length));
	sink_4_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),sink_4_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	commit_unit_5_pValidArray_0 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= commit_unit_5_readyArray_0;
	commit_unit_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),commit_unit_5_dataInArray_0'length));
	commit_unit_5_specInArray_0 <= std_logic_vector (resize(unsigned(branch_7_specOutArray_0),commit_unit_5_specInArray_0'length));
	sink_5_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),sink_5_dataInArray_0'length));

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	branch_7_pValidArray_1 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_0),branch_7_dataInArray_1'length));
	branch_7_specInArray_1 <= std_logic_vector (resize(unsigned(fork_9_specOutArray_0),branch_7_specInArray_1'length));
	branch_6_pValidArray_1 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_1),branch_6_dataInArray_1'length));
	branch_6_specInArray_1 <= std_logic_vector (resize(unsigned(fork_9_specOutArray_1),branch_6_specInArray_1'length));
	branchC_12_pValidArray_1 <= fork_9_validArray_2;
	fork_9_nReadyArray_2 <= branchC_12_readyArray_1;
	branchC_12_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_2),branchC_12_dataInArray_1'length));
	branchC_12_specInArray_1 <= std_logic_vector (resize(unsigned(fork_9_specOutArray_2),branchC_12_specInArray_1'length));
	Buffer_commit_cond_BB_4_pValidArray_0 <= fork_9_validArray_3;
	fork_9_nReadyArray_3 <= Buffer_commit_cond_BB_4_readyArray_0;
	Buffer_commit_cond_BB_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_3),Buffer_commit_cond_BB_4_dataInArray_0'length));
	Buffer_commit_cond_BB_4_specInArray_0(0) <= '0';  -- Non-speculative input
	Buffer_commit_spec_BB_4_pValidArray_0 <= fork_9_validArray_4;
	fork_9_nReadyArray_4 <= Buffer_commit_spec_BB_4_readyArray_0;
	Buffer_commit_spec_BB_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_4),Buffer_commit_spec_BB_4_dataInArray_0'length));
	Buffer_commit_spec_BB_4_specInArray_0 <= std_logic_vector (resize(unsigned(fork_9_specOutArray_4),Buffer_commit_spec_BB_4_specInArray_0'length));

	phiC_8_clk <= clk;
	phiC_8_rst <= rst;
	Buffer_9_pValidArray_0 <= phiC_8_validArray_0;
	phiC_8_nReadyArray_0 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_8_dataOutArray_0),Buffer_9_dataInArray_0'length));
	Buffer_9_specInArray_0 <= std_logic_vector (resize(unsigned(phiC_8_specOutArray_0),Buffer_9_specInArray_0'length));

	forkC_16_clk <= clk;
	forkC_16_rst <= rst;
	branchC_12_pValidArray_0 <= forkC_16_validArray_0;
	forkC_16_nReadyArray_0 <= branchC_12_readyArray_0;
	branchC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_0),branchC_12_dataInArray_0'length));
	branchC_12_specInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_specOutArray_0),branchC_12_specInArray_0'length));
	brCst_block4_pValidArray_0 <= forkC_16_validArray_1;
	forkC_16_nReadyArray_1 <= brCst_block4_readyArray_0;
	brCst_block4_dataInArray_0 <= "1";
	brCst_block4_specInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_specOutArray_1),brCst_block4_specInArray_0'length));

	branchC_12_clk <= clk;
	branchC_12_rst <= rst;
	commit_unit_6_pValidArray_0 <= branchC_12_validArray_0;
	branchC_12_nReadyArray_0 <= commit_unit_6_readyArray_0;
	commit_unit_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_0),commit_unit_6_dataInArray_0'length));
	commit_unit_6_specInArray_0 <= std_logic_vector (resize(unsigned(branchC_12_specOutArray_0),commit_unit_6_specInArray_0'length));
	sink_9_pValidArray_0 <= branchC_12_validArray_1;
	branchC_12_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_1),sink_9_dataInArray_0'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	forkC_16_pValidArray_0 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= forkC_16_readyArray_0;
	forkC_16_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),forkC_16_dataInArray_0'length));
	forkC_16_specInArray_0 <= std_logic_vector (resize(unsigned(Buffer_9_specOutArray_0),forkC_16_specInArray_0'length));

	commit_unit_4_clk <= clk;
	commit_unit_4_rst <= rst;
	phi_16_pValidArray_2 <= commit_unit_4_validArray_0;
	commit_unit_4_nReadyArray_0 <= phi_16_readyArray_2;
	phi_16_dataInArray_2 <= std_logic_vector (resize(unsigned(commit_unit_4_dataOutArray_0),phi_16_dataInArray_2'length));
	phi_16_specInArray_2(0) <= '0';  -- Non-speculative input

	commit_unit_5_clk <= clk;
	commit_unit_5_rst <= rst;
	phi_n0_pValidArray_1 <= commit_unit_5_validArray_0;
	commit_unit_5_nReadyArray_0 <= phi_n0_readyArray_1;
	phi_n0_dataInArray_1 <= std_logic_vector (resize(unsigned(commit_unit_5_dataOutArray_0),phi_n0_dataInArray_1'length));
	phi_n0_specInArray_1(0) <= '0';  -- Non-speculative input

	commit_unit_6_clk <= clk;
	commit_unit_6_rst <= rst;
	phiC_9_pValidArray_1 <= commit_unit_6_validArray_0;
	commit_unit_6_nReadyArray_0 <= phiC_9_readyArray_1;
	phiC_9_dataInArray_1 <= std_logic_vector (resize(unsigned(commit_unit_6_dataOutArray_0),phiC_9_dataInArray_1'length));
	phiC_9_specInArray_1(0) <= '0';  -- Non-speculative input

	sink_14_clk <= clk;
	sink_14_rst <= rst;

	branch_commit_disc_BB_4_clk <= clk;
	branch_commit_disc_BB_4_rst <= rst;
	branch_commit_cond_BB_4_pValidArray_1 <= branch_commit_disc_BB_4_validArray_0;
	branch_commit_disc_BB_4_nReadyArray_0 <= branch_commit_cond_BB_4_readyArray_1;
	branch_commit_cond_BB_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_commit_disc_BB_4_dataOutArray_0),branch_commit_cond_BB_4_dataInArray_1'length));
	branch_commit_cond_BB_4_specInArray_1(0) <= '0';  -- Non-speculative input
	sink_15_pValidArray_0 <= branch_commit_disc_BB_4_validArray_1;
	branch_commit_disc_BB_4_nReadyArray_1 <= sink_15_readyArray_0;
	sink_15_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_disc_BB_4_dataOutArray_1),sink_15_dataInArray_0'length));

	Buffer_commit_cond_BB_4_clk <= clk;
	Buffer_commit_cond_BB_4_rst <= rst;
	branch_commit_disc_BB_4_pValidArray_0 <= Buffer_commit_cond_BB_4_validArray_0;
	Buffer_commit_cond_BB_4_nReadyArray_0 <= branch_commit_disc_BB_4_readyArray_0;
	branch_commit_disc_BB_4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_commit_cond_BB_4_dataOutArray_0),branch_commit_disc_BB_4_dataInArray_0'length));
	branch_commit_disc_BB_4_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_commit_spec_BB_4_clk <= clk;
	Buffer_commit_spec_BB_4_rst <= rst;
	branch_commit_disc_BB_4_pValidArray_1 <= Buffer_commit_spec_BB_4_validArray_0;
	Buffer_commit_spec_BB_4_nReadyArray_0 <= branch_commit_disc_BB_4_readyArray_1;
	branch_commit_disc_BB_4_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_commit_spec_BB_4_dataOutArray_0),branch_commit_disc_BB_4_dataInArray_1'length));
	branch_commit_disc_BB_4_specInArray_1 <= std_logic_vector (resize(unsigned(Buffer_commit_spec_BB_4_specOutArray_0),branch_commit_disc_BB_4_specInArray_1'length));

	sink_15_clk <= clk;
	sink_15_rst <= rst;

	branch_commit_cond_BB_4_clk <= clk;
	branch_commit_cond_BB_4_rst <= rst;
	fork_commit1_BB_4_pValidArray_0 <= branch_commit_cond_BB_4_validArray_0;
	branch_commit_cond_BB_4_nReadyArray_0 <= fork_commit1_BB_4_readyArray_0;
	fork_commit1_BB_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_cond_BB_4_dataOutArray_0),fork_commit1_BB_4_dataInArray_0'length));
	fork_commit1_BB_4_specInArray_0(0) <= '0';  -- Non-speculative input
	sink_16_pValidArray_0 <= branch_commit_cond_BB_4_validArray_1;
	branch_commit_cond_BB_4_nReadyArray_1 <= sink_16_readyArray_0;
	sink_16_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_commit_cond_BB_4_dataOutArray_1),sink_16_dataInArray_0'length));

	fork_commit1_BB_4_clk <= clk;
	fork_commit1_BB_4_rst <= rst;
	commit_unit_4_pValidArray_1 <= fork_commit1_BB_4_validArray_0;
	fork_commit1_BB_4_nReadyArray_0 <= commit_unit_4_readyArray_1;
	commit_unit_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_commit1_BB_4_dataOutArray_0),commit_unit_4_dataInArray_1'length));
	commit_unit_5_pValidArray_1 <= fork_commit1_BB_4_validArray_1;
	fork_commit1_BB_4_nReadyArray_1 <= commit_unit_5_readyArray_1;
	commit_unit_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_commit1_BB_4_dataOutArray_1),commit_unit_5_dataInArray_1'length));
	commit_unit_6_pValidArray_1 <= fork_commit1_BB_4_validArray_2;
	fork_commit1_BB_4_nReadyArray_2 <= commit_unit_6_readyArray_1;
	commit_unit_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_commit1_BB_4_dataOutArray_2),commit_unit_6_dataInArray_1'length));

	sink_16_clk <= clk;
	sink_16_rst <= rst;

	phi_16_clk <= clk;
	phi_16_rst <= rst;
	Buffer_2_pValidArray_0 <= phi_16_validArray_0;
	phi_16_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_16_dataOutArray_0),Buffer_2_dataInArray_0'length));
	Buffer_2_specInArray_0(0) <= '0';  -- Non-speculative input

	store_0_clk <= clk;
	store_0_rst <= rst;
	MC_c_pValidArray_2 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= MC_c_readyArray_2;
	MC_c_dataInArray_2 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),MC_c_dataInArray_2'length));
	MC_c_pValidArray_1 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= MC_c_readyArray_1;
	MC_c_dataInArray_1 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),MC_c_dataInArray_1'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	add_19_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= add_19_readyArray_1;
	add_19_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),add_19_dataInArray_1'length));
	add_19_specInArray_1(0) <= '0';  -- Non-speculative input

	add_19_clk <= clk;
	add_19_rst <= rst;
	branch_8_pValidArray_0 <= add_19_validArray_0;
	add_19_nReadyArray_0 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= std_logic_vector (resize(unsigned(add_19_dataOutArray_0),branch_8_dataInArray_0'length));
	branch_8_specInArray_0(0) <= '0';  -- Non-speculative input

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	icmp_20_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= icmp_20_readyArray_1;
	icmp_20_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),icmp_20_dataInArray_1'length));
	icmp_20_specInArray_1(0) <= '0';  -- Non-speculative input

	icmp_20_clk <= clk;
	icmp_20_rst <= rst;
	fork_18_pValidArray_0 <= icmp_20_validArray_0;
	icmp_20_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_20_dataOutArray_0),fork_18_dataInArray_0'length));
	fork_18_specInArray_0(0) <= '0';  -- Non-speculative input

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	Buffer_3_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),Buffer_3_dataInArray_0'length));
	Buffer_3_specInArray_0(0) <= '0';  -- Non-speculative input

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	store_0_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),store_0_dataInArray_0'length));
	store_0_specInArray_0(0) <= '0';  -- Non-speculative input
	icmp_20_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= icmp_20_readyArray_0;
	icmp_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),icmp_20_dataInArray_0'length));
	icmp_20_specInArray_0(0) <= '0';  -- Non-speculative input

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	store_0_pValidArray_1 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),store_0_dataInArray_1'length));
	store_0_specInArray_1(0) <= '0';  -- Non-speculative input
	add_19_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= add_19_readyArray_0;
	add_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),add_19_dataInArray_0'length));
	add_19_specInArray_0(0) <= '0';  -- Non-speculative input

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	phi_1_pValidArray_2 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_0),phi_1_dataInArray_2'length));
	phi_1_specInArray_2(0) <= '0';  -- Non-speculative input
	sink_6_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_1),sink_6_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	MC_c_pValidArray_0 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= MC_c_readyArray_0;
	MC_c_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),MC_c_dataInArray_0'length));

	phiC_9_clk <= clk;
	phiC_9_rst <= rst;
	forkC_17_pValidArray_0 <= phiC_9_validArray_0;
	phiC_9_nReadyArray_0 <= forkC_17_readyArray_0;
	forkC_17_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_9_dataOutArray_0),forkC_17_dataInArray_0'length));
	forkC_17_specInArray_0(0) <= '0';  -- Non-speculative input
	phi_16_pValidArray_0 <= phiC_9_validArray_1;
	phiC_9_nReadyArray_1 <= phi_16_readyArray_0;
	phi_16_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_9_dataOutArray_1),phi_16_dataInArray_0'length));

	forkC_17_clk <= clk;
	forkC_17_rst <= rst;
	cst_6_pValidArray_0 <= forkC_17_validArray_0;
	forkC_17_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "1";
	cst_6_specInArray_0(0) <= '0';  -- Non-speculative input
	Buffer_10_pValidArray_0 <= forkC_17_validArray_1;
	forkC_17_nReadyArray_1 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_17_dataOutArray_1),Buffer_10_dataInArray_0'length));
	Buffer_10_specInArray_0(0) <= '0';  -- Non-speculative input

	branchC_13_clk <= clk;
	branchC_13_rst <= rst;
	phiC_6_pValidArray_1 <= branchC_13_validArray_0;
	branchC_13_nReadyArray_0 <= phiC_6_readyArray_1;
	phiC_6_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_13_dataOutArray_0),phiC_6_dataInArray_1'length));
	phiC_6_specInArray_1(0) <= '0';  -- Non-speculative input
	phiC_10_pValidArray_0 <= branchC_13_validArray_1;
	branchC_13_nReadyArray_1 <= phiC_10_readyArray_0;
	phiC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_13_dataOutArray_1),phiC_10_dataInArray_0'length));
	phiC_10_specInArray_0(0) <= '0';  -- Non-speculative input

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	branch_8_pValidArray_1 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_0),branch_8_dataInArray_1'length));
	branch_8_specInArray_1(0) <= '0';  -- Non-speculative input
	branchC_13_pValidArray_1 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= branchC_13_readyArray_1;
	branchC_13_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_1),branchC_13_dataInArray_1'length));
	branchC_13_specInArray_1(0) <= '0';  -- Non-speculative input

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_4_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "1";
	cst_4_specInArray_0(0) <= '0';  -- Non-speculative input

	source_4_clk <= clk;
	source_4_rst <= rst;
	cst_5_pValidArray_0 <= source_4_validArray_0;
	source_4_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "1100100";
	cst_5_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	fork_3_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),fork_3_dataInArray_0'length));
	fork_3_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	fork_4_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),fork_4_dataInArray_0'length));
	fork_4_specInArray_0(0) <= '0';  -- Non-speculative input

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	branchC_13_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= branchC_13_readyArray_0;
	branchC_13_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),branchC_13_dataInArray_0'length));
	branchC_13_specInArray_0(0) <= '0';  -- Non-speculative input

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_3 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_3;
	end_0_dataInArray_3 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_3'length));

	phiC_10_clk <= clk;
	phiC_10_rst <= rst;
	ret_0_pValidArray_0 <= phiC_10_validArray_0;
	phiC_10_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_10_dataOutArray_0),ret_0_dataInArray_0'length));
	ret_0_specInArray_0(0) <= '0';  -- Non-speculative input

	MC_a_clk <= clk;
	MC_a_rst <= rst;
	a_ce0 <= MC_a_we0_ce0;
	a_we0 <= MC_a_we0_ce0;
	load_4_pValidArray_0 <= MC_a_validArray_0;
	MC_a_nReadyArray_0 <= load_4_readyArray_0;
	load_4_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_a_dataOutArray_0),load_4_dataInArray_0'length));
	load_4_specInArray_0(0) <= '0';  -- Non-speculative input
	end_0_pValidArray_0 <= MC_a_validArray_1;
	MC_a_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_a_dataOutArray_1),end_0_dataInArray_0'length));

	MC_b_clk <= clk;
	MC_b_rst <= rst;
	b_ce0 <= MC_b_we0_ce0;
	b_we0 <= MC_b_we0_ce0;
	load_7_pValidArray_0 <= MC_b_validArray_0;
	MC_b_nReadyArray_0 <= load_7_readyArray_0;
	load_7_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_b_dataOutArray_0),load_7_dataInArray_0'length));
	load_7_specInArray_0(0) <= '0';  -- Non-speculative input
	end_0_pValidArray_1 <= MC_b_validArray_1;
	MC_b_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_b_dataOutArray_1),end_0_dataInArray_1'length));

	MC_c_clk <= clk;
	MC_c_rst <= rst;
	c_ce0 <= MC_c_we0_ce0;
	c_we0 <= MC_c_we0_ce0;
	end_0_pValidArray_2 <= MC_c_validArray_0;
	MC_c_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(MC_c_dataOutArray_0),end_0_dataInArray_2'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	specInArray(0) => brCst_block1_specInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0,
	specOutArray(0) => brCst_block1_specOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	specInArray(0) => cst_0_specInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0,
	specOutArray(0) => cst_0_specOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	specInArray(0) => branch_0_specInArray_0,
	specInArray(1) => branch_0_specInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1,
	specOutArray(0) => branch_0_specOutArray_0,
	specOutArray(1) => branch_0_specOutArray_1
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_12: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_12_clk,
	rst => forkC_12_rst,
	dataInArray(0) => forkC_12_dataInArray_0,
	specInArray(0) => forkC_12_specInArray_0,
	pValidArray(0) => forkC_12_pValidArray_0,
	readyArray(0) => forkC_12_readyArray_0,
	nReadyArray(0) => forkC_12_nReadyArray_0,
	nReadyArray(1) => forkC_12_nReadyArray_1,
	nReadyArray(2) => forkC_12_nReadyArray_2,
	validArray(0) => forkC_12_validArray_0,
	validArray(1) => forkC_12_validArray_1,
	validArray(2) => forkC_12_validArray_2,
	dataOutArray(0) => forkC_12_dataOutArray_0,
	dataOutArray(1) => forkC_12_dataOutArray_1,
	dataOutArray(2) => forkC_12_dataOutArray_2,
	specOutArray(0) => forkC_12_specOutArray_0,
	specOutArray(1) => forkC_12_specOutArray_1,
	specOutArray(2) => forkC_12_specOutArray_2
);

branchC_9: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_9_clk,
	rst => branchC_9_rst,
	dataInArray(0) => branchC_9_dataInArray_0,
	Condition(0) => branchC_9_dataInArray_1,
	specInArray(0) => branchC_9_specInArray_0,
	specInArray(1) => branchC_9_specInArray_1,
	pValidArray(0) => branchC_9_pValidArray_0,
	pValidArray(1) => branchC_9_pValidArray_1,
	readyArray(0) => branchC_9_readyArray_0,
	readyArray(1) => branchC_9_readyArray_1,
	nReadyArray(0) => branchC_9_nReadyArray_0,
	nReadyArray(1) => branchC_9_nReadyArray_1,
	validArray(0) => branchC_9_validArray_0,
	validArray(1) => branchC_9_validArray_1,
	dataOutArray(0) => branchC_9_dataOutArray_0,
	dataOutArray(1) => branchC_9_dataOutArray_1,
	specOutArray(0) => branchC_9_specOutArray_0,
	specOutArray(1) => branchC_9_specOutArray_1
);

fork_13: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	specInArray(0) => fork_13_specInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1,
	specOutArray(0) => fork_13_specOutArray_0,
	specOutArray(1) => fork_13_specOutArray_1
);

phi_1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	specInArray(0) => phi_1_specInArray_1,
	specInArray(1) => phi_1_specInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0,
	specOutArray(0) => phi_1_specOutArray_0
);

load_4: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_4_clk,
	rst => load_4_rst,
	dataInArray(0) => load_4_dataInArray_0,
	input_addr => load_4_dataInArray_1,
	specInArray(0) => load_4_specInArray_0,
	specInArray(1) => load_4_specInArray_1,
	pValidArray(0) => load_4_pValidArray_0,
	pValidArray(1) => load_4_pValidArray_1,
	readyArray(0) => load_4_readyArray_0,
	readyArray(1) => load_4_readyArray_1,
	nReadyArray(0) => load_4_nReadyArray_0,
	nReadyArray(1) => load_4_nReadyArray_1,
	validArray(0) => load_4_validArray_0,
	validArray(1) => load_4_validArray_1,
	dataOutArray(0) => load_4_dataOutArray_0,
	output_addr => load_4_dataOutArray_1,
	specOutArray(0) => load_4_specOutArray_0,
	specOutArray(1) => load_4_specOutArray_1
);

load_7: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_7_clk,
	rst => load_7_rst,
	dataInArray(0) => load_7_dataInArray_0,
	input_addr => load_7_dataInArray_1,
	specInArray(0) => load_7_specInArray_0,
	specInArray(1) => load_7_specInArray_1,
	pValidArray(0) => load_7_pValidArray_0,
	pValidArray(1) => load_7_pValidArray_1,
	readyArray(0) => load_7_readyArray_0,
	readyArray(1) => load_7_readyArray_1,
	nReadyArray(0) => load_7_nReadyArray_0,
	nReadyArray(1) => load_7_nReadyArray_1,
	validArray(0) => load_7_validArray_0,
	validArray(1) => load_7_validArray_1,
	dataOutArray(0) => load_7_dataOutArray_0,
	output_addr => load_7_dataOutArray_1,
	specOutArray(0) => load_7_specOutArray_0,
	specOutArray(1) => load_7_specOutArray_1
);

cst_1: entity work.Const(arch) generic map (1,1,3,3)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	specInArray(0) => cst_1_specInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0,
	specOutArray(0) => cst_1_specOutArray_0
);

mul_8: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_8_clk,
	rst => mul_8_rst,
	dataInArray(0) => mul_8_dataInArray_0,
	dataInArray(1) => mul_8_dataInArray_1,
	specInArray(0) => mul_8_specInArray_0,
	specInArray(1) => mul_8_specInArray_1,
	pValidArray(0) => mul_8_pValidArray_0,
	pValidArray(1) => mul_8_pValidArray_1,
	readyArray(0) => mul_8_readyArray_0,
	readyArray(1) => mul_8_readyArray_1,
	nReadyArray(0) => mul_8_nReadyArray_0,
	validArray(0) => mul_8_validArray_0,
	dataOutArray(0) => mul_8_dataOutArray_0,
	specOutArray(0) => mul_8_specOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,7,7)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	specInArray(0) => cst_2_specInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0,
	specOutArray(0) => cst_2_specOutArray_0
);

icmp_9: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_9_clk,
	rst => icmp_9_rst,
	dataInArray(0) => icmp_9_dataInArray_0,
	dataInArray(1) => icmp_9_dataInArray_1,
	specInArray(0) => icmp_9_specInArray_0,
	specInArray(1) => icmp_9_specInArray_1,
	pValidArray(0) => icmp_9_pValidArray_0,
	pValidArray(1) => icmp_9_pValidArray_1,
	readyArray(0) => icmp_9_readyArray_0,
	readyArray(1) => icmp_9_readyArray_1,
	nReadyArray(0) => icmp_9_nReadyArray_0,
	validArray(0) => icmp_9_validArray_0,
	dataOutArray(0) => icmp_9_dataOutArray_0,
	specOutArray(0) => icmp_9_specOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	specInArray(0) => fork_0_specInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2,
	specOutArray(0) => fork_0_specOutArray_0,
	specOutArray(1) => fork_0_specOutArray_1,
	specOutArray(2) => fork_0_specOutArray_2
);

fork_2: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	specInArray(0) => fork_2_specInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1,
	specOutArray(0) => fork_2_specOutArray_0,
	specOutArray(1) => fork_2_specOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	specInArray(0) => branch_1_specInArray_0,
	specInArray(1) => branch_1_specInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1,
	specOutArray(0) => branch_1_specOutArray_0,
	specOutArray(1) => branch_1_specOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	specInArray(0) => branch_2_specInArray_0,
	specInArray(1) => branch_2_specInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1,
	specOutArray(0) => branch_2_specOutArray_0,
	specOutArray(1) => branch_2_specOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	specInArray(0) => branch_3_specInArray_0,
	specInArray(1) => branch_3_specInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1,
	specOutArray(0) => branch_3_specOutArray_0,
	specOutArray(1) => branch_3_specOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,8,1,1)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	specInArray(0) => fork_7_specInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	nReadyArray(2) => fork_7_nReadyArray_2,
	nReadyArray(3) => fork_7_nReadyArray_3,
	nReadyArray(4) => fork_7_nReadyArray_4,
	nReadyArray(5) => fork_7_nReadyArray_5,
	nReadyArray(6) => fork_7_nReadyArray_6,
	nReadyArray(7) => fork_7_nReadyArray_7,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	validArray(2) => fork_7_validArray_2,
	validArray(3) => fork_7_validArray_3,
	validArray(4) => fork_7_validArray_4,
	validArray(5) => fork_7_validArray_5,
	validArray(6) => fork_7_validArray_6,
	validArray(7) => fork_7_validArray_7,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1,
	dataOutArray(2) => fork_7_dataOutArray_2,
	dataOutArray(3) => fork_7_dataOutArray_3,
	dataOutArray(4) => fork_7_dataOutArray_4,
	dataOutArray(5) => fork_7_dataOutArray_5,
	dataOutArray(6) => fork_7_dataOutArray_6,
	dataOutArray(7) => fork_7_dataOutArray_7,
	specOutArray(0) => fork_7_specOutArray_0,
	specOutArray(1) => fork_7_specOutArray_1,
	specOutArray(2) => fork_7_specOutArray_2,
	specOutArray(3) => fork_7_specOutArray_3,
	specOutArray(4) => fork_7_specOutArray_4,
	specOutArray(5) => fork_7_specOutArray_5,
	specOutArray(6) => fork_7_specOutArray_6,
	specOutArray(7) => fork_7_specOutArray_7
);

phiC_6: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_6_clk,
	rst => phiC_6_rst,
	dataInArray(0) => phiC_6_dataInArray_0,
	dataInArray(1) => phiC_6_dataInArray_1,
	specInArray(0) => phiC_6_specInArray_0,
	specInArray(1) => phiC_6_specInArray_1,
	pValidArray(0) => phiC_6_pValidArray_0,
	pValidArray(1) => phiC_6_pValidArray_1,
	readyArray(0) => phiC_6_readyArray_0,
	readyArray(1) => phiC_6_readyArray_1,
	nReadyArray(0) => phiC_6_nReadyArray_0,
	nReadyArray(1) => phiC_6_nReadyArray_1,
	validArray(0) => phiC_6_validArray_0,
	validArray(1) => phiC_6_validArray_1,
	dataOutArray(0) => phiC_6_dataOutArray_0,
	Condition(0) => phiC_6_dataOutArray_1,
	specOutArray(0) => phiC_6_specOutArray_0,
	specOutArray(1) => phiC_6_specOutArray_1
);

branchC_10: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_10_clk,
	rst => branchC_10_rst,
	dataInArray(0) => branchC_10_dataInArray_0,
	Condition(0) => branchC_10_dataInArray_1,
	specInArray(0) => branchC_10_specInArray_0,
	specInArray(1) => branchC_10_specInArray_1,
	pValidArray(0) => branchC_10_pValidArray_0,
	pValidArray(1) => branchC_10_pValidArray_1,
	readyArray(0) => branchC_10_readyArray_0,
	readyArray(1) => branchC_10_readyArray_1,
	nReadyArray(0) => branchC_10_nReadyArray_0,
	nReadyArray(1) => branchC_10_nReadyArray_1,
	validArray(0) => branchC_10_validArray_0,
	validArray(1) => branchC_10_validArray_1,
	dataOutArray(0) => branchC_10_dataOutArray_0,
	dataOutArray(1) => branchC_10_dataOutArray_1,
	specOutArray(0) => branchC_10_specOutArray_0,
	specOutArray(1) => branchC_10_specOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,3)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,7)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

Buffer_1: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	specInArray(0) => Buffer_1_specInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0,
	specOutArray(0) => Buffer_1_specOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	specInArray(0) => Buffer_4_specInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0,
	specOutArray(0) => Buffer_4_specOutArray_0
);

Buffer_5: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	specInArray(0) => Buffer_5_specInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0,
	specOutArray(0) => Buffer_5_specOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	specInArray(0) => Buffer_6_specInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0,
	specOutArray(0) => Buffer_6_specOutArray_0
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	specInArray(0) => Buffer_7_specInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0,
	specOutArray(0) => Buffer_7_specOutArray_0
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	specInArray(0) => Buffer_8_specInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0,
	specOutArray(0) => Buffer_8_specOutArray_0
);

fork_1: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	specInArray(0) => fork_1_specInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1,
	specOutArray(0) => fork_1_specOutArray_0,
	specOutArray(1) => fork_1_specOutArray_1
);

specgen: entity work.speculator(arch) generic map (1,1,16)
port map (
	clk => specgen_clk,
	rst => specgen_rst,
	dataInArray(0) => specgen_dataInArray_0,
	enableInArray(0) => specgen_dataInArray_1,
	specInArray(0) => specgen_specInArray_0,
	pValidArray(0) => specgen_pValidArray_0,
	pValidArray(1) => specgen_pValidArray_1,
	readyArray(0) => specgen_readyArray_0,
	readyArray(1) => specgen_readyArray_1,
	nReadyArray(0) => specgen_nReadyArray_0,
	nReadyArray(1) => specgen_nReadyArray_1,
	nReadyArray(2) => specgen_nReadyArray_2,
	nReadyArray(3) => specgen_nReadyArray_3,
	nReadyArray(4) => specgen_nReadyArray_4,
	nReadyArray(5) => specgen_nReadyArray_5,
	validArray(0) => specgen_validArray_0,
	validArray(1) => specgen_validArray_1,
	validArray(2) => specgen_validArray_2,
	validArray(3) => specgen_validArray_3,
	validArray(4) => specgen_validArray_4,
	validArray(5) => specgen_validArray_5,
	dataOutArray(0) => specgen_dataOutArray_0,
	scBranchOutArray(0) => specgen_dataOutArray_1,
	scOut0Array(0) => specgen_dataOutArray_2,
	scOut1Array(0) => specgen_dataOutArray_3,
	commitOutArray(0) => specgen_dataOutArray_4,
	saveOutArray(0) => specgen_dataOutArray_5,
	specOutArray(0) => specgen_specOutArray_0
);

save_unit_1: entity work.save_unit(arch) generic map (32,32)
port map (
	clk => save_unit_1_clk,
	rst => save_unit_1_rst,
	dataInArray(0) => save_unit_1_dataInArray_0,
	ControlInArray(0) => save_unit_1_dataInArray_1,
	pValidArray(0) => save_unit_1_pValidArray_0,
	pValidArray(1) => save_unit_1_pValidArray_1,
	readyArray(0) => save_unit_1_readyArray_0,
	readyArray(1) => save_unit_1_readyArray_1,
	nReadyArray(0) => save_unit_1_nReadyArray_0,
	validArray(0) => save_unit_1_validArray_0,
	dataOutArray(0) => save_unit_1_dataOutArray_0
);

save_unit_2: entity work.save_unit(arch) generic map (32,32)
port map (
	clk => save_unit_2_clk,
	rst => save_unit_2_rst,
	dataInArray(0) => save_unit_2_dataInArray_0,
	ControlInArray(0) => save_unit_2_dataInArray_1,
	pValidArray(0) => save_unit_2_pValidArray_0,
	pValidArray(1) => save_unit_2_pValidArray_1,
	readyArray(0) => save_unit_2_readyArray_0,
	readyArray(1) => save_unit_2_readyArray_1,
	nReadyArray(0) => save_unit_2_nReadyArray_0,
	validArray(0) => save_unit_2_validArray_0,
	dataOutArray(0) => save_unit_2_dataOutArray_0
);

save_unit_3: entity work.save_unit(arch) generic map (32,32)
port map (
	clk => save_unit_3_clk,
	rst => save_unit_3_rst,
	dataInArray(0) => save_unit_3_dataInArray_0,
	ControlInArray(0) => save_unit_3_dataInArray_1,
	pValidArray(0) => save_unit_3_pValidArray_0,
	pValidArray(1) => save_unit_3_pValidArray_1,
	readyArray(0) => save_unit_3_readyArray_0,
	readyArray(1) => save_unit_3_readyArray_1,
	nReadyArray(0) => save_unit_3_nReadyArray_0,
	validArray(0) => save_unit_3_validArray_0,
	dataOutArray(0) => save_unit_3_dataOutArray_0
);

save_unit_4: entity work.save_unit(arch) generic map (1,1)
port map (
	clk => save_unit_4_clk,
	rst => save_unit_4_rst,
	dataInArray(0) => save_unit_4_dataInArray_0,
	ControlInArray(0) => save_unit_4_dataInArray_1,
	pValidArray(0) => save_unit_4_pValidArray_0,
	pValidArray(1) => save_unit_4_pValidArray_1,
	readyArray(0) => save_unit_4_readyArray_0,
	readyArray(1) => save_unit_4_readyArray_1,
	nReadyArray(0) => save_unit_4_nReadyArray_0,
	validArray(0) => save_unit_4_validArray_0,
	dataOutArray(0) => save_unit_4_dataOutArray_0
);

fork_6: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	specInArray(0) => fork_6_specInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	nReadyArray(2) => fork_6_nReadyArray_2,
	nReadyArray(3) => fork_6_nReadyArray_3,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	validArray(2) => fork_6_validArray_2,
	validArray(3) => fork_6_validArray_3,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1,
	dataOutArray(2) => fork_6_dataOutArray_2,
	dataOutArray(3) => fork_6_dataOutArray_3,
	specOutArray(0) => fork_6_specOutArray_0,
	specOutArray(1) => fork_6_specOutArray_1,
	specOutArray(2) => fork_6_specOutArray_2,
	specOutArray(3) => fork_6_specOutArray_3
);

branch_commit_disc_BB_2: entity work.speculating_branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_commit_disc_BB_2_clk,
	rst => branch_commit_disc_BB_2_rst,
	dataInArray(0) => branch_commit_disc_BB_2_dataInArray_0,
	Condition(0) => branch_commit_disc_BB_2_dataInArray_1,
	specInArray(0) => branch_commit_disc_BB_2_specInArray_0,
	specInArray(1) => branch_commit_disc_BB_2_specInArray_1,
	pValidArray(0) => branch_commit_disc_BB_2_pValidArray_0,
	pValidArray(1) => branch_commit_disc_BB_2_pValidArray_1,
	readyArray(0) => branch_commit_disc_BB_2_readyArray_0,
	readyArray(1) => branch_commit_disc_BB_2_readyArray_1,
	nReadyArray(0) => branch_commit_disc_BB_2_nReadyArray_0,
	nReadyArray(1) => branch_commit_disc_BB_2_nReadyArray_1,
	validArray(0) => branch_commit_disc_BB_2_validArray_0,
	validArray(1) => branch_commit_disc_BB_2_validArray_1,
	dataOutArray(0) => branch_commit_disc_BB_2_dataOutArray_0,
	dataOutArray(1) => branch_commit_disc_BB_2_dataOutArray_1,
	specOutArray(0) => branch_commit_disc_BB_2_specOutArray_0,
	specOutArray(1) => branch_commit_disc_BB_2_specOutArray_1
);

Buffer_commit_cond_BB_2: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_commit_cond_BB_2_clk,
	rst => Buffer_commit_cond_BB_2_rst,
	dataInArray(0) => Buffer_commit_cond_BB_2_dataInArray_0,
	specInArray(0) => Buffer_commit_cond_BB_2_specInArray_0,
	pValidArray(0) => Buffer_commit_cond_BB_2_pValidArray_0,
	readyArray(0) => Buffer_commit_cond_BB_2_readyArray_0,
	nReadyArray(0) => Buffer_commit_cond_BB_2_nReadyArray_0,
	validArray(0) => Buffer_commit_cond_BB_2_validArray_0,
	dataOutArray(0) => Buffer_commit_cond_BB_2_dataOutArray_0,
	specOutArray(0) => Buffer_commit_cond_BB_2_specOutArray_0
);

Buffer_commit_spec_BB_2: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_commit_spec_BB_2_clk,
	rst => Buffer_commit_spec_BB_2_rst,
	dataInArray(0) => Buffer_commit_spec_BB_2_dataInArray_0,
	specInArray(0) => Buffer_commit_spec_BB_2_specInArray_0,
	pValidArray(0) => Buffer_commit_spec_BB_2_pValidArray_0,
	readyArray(0) => Buffer_commit_spec_BB_2_readyArray_0,
	nReadyArray(0) => Buffer_commit_spec_BB_2_nReadyArray_0,
	validArray(0) => Buffer_commit_spec_BB_2_validArray_0,
	dataOutArray(0) => Buffer_commit_spec_BB_2_dataOutArray_0,
	specOutArray(0) => Buffer_commit_spec_BB_2_specOutArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

branch_commit_cond_BB_2: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_commit_cond_BB_2_clk,
	rst => branch_commit_cond_BB_2_rst,
	dataInArray(0) => branch_commit_cond_BB_2_dataInArray_0,
	Condition(0) => branch_commit_cond_BB_2_dataInArray_1,
	specInArray(0) => branch_commit_cond_BB_2_specInArray_0,
	specInArray(1) => branch_commit_cond_BB_2_specInArray_1,
	pValidArray(0) => branch_commit_cond_BB_2_pValidArray_0,
	pValidArray(1) => branch_commit_cond_BB_2_pValidArray_1,
	readyArray(0) => branch_commit_cond_BB_2_readyArray_0,
	readyArray(1) => branch_commit_cond_BB_2_readyArray_1,
	nReadyArray(0) => branch_commit_cond_BB_2_nReadyArray_0,
	nReadyArray(1) => branch_commit_cond_BB_2_nReadyArray_1,
	validArray(0) => branch_commit_cond_BB_2_validArray_0,
	validArray(1) => branch_commit_cond_BB_2_validArray_1,
	dataOutArray(0) => branch_commit_cond_BB_2_dataOutArray_0,
	dataOutArray(1) => branch_commit_cond_BB_2_dataOutArray_1,
	specOutArray(0) => branch_commit_cond_BB_2_specOutArray_0,
	specOutArray(1) => branch_commit_cond_BB_2_specOutArray_1
);

fork_commit1_BB_2: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_commit1_BB_2_clk,
	rst => fork_commit1_BB_2_rst,
	dataInArray(0) => fork_commit1_BB_2_dataInArray_0,
	specInArray(0) => fork_commit1_BB_2_specInArray_0,
	pValidArray(0) => fork_commit1_BB_2_pValidArray_0,
	readyArray(0) => fork_commit1_BB_2_readyArray_0,
	nReadyArray(0) => fork_commit1_BB_2_nReadyArray_0,
	nReadyArray(1) => fork_commit1_BB_2_nReadyArray_1,
	validArray(0) => fork_commit1_BB_2_validArray_0,
	validArray(1) => fork_commit1_BB_2_validArray_1,
	dataOutArray(0) => fork_commit1_BB_2_dataOutArray_0,
	dataOutArray(1) => fork_commit1_BB_2_dataOutArray_1,
	specOutArray(0) => fork_commit1_BB_2_specOutArray_0,
	specOutArray(1) => fork_commit1_BB_2_specOutArray_1
);

fork_commit2_BB_2: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_commit2_BB_2_clk,
	rst => fork_commit2_BB_2_rst,
	dataInArray(0) => fork_commit2_BB_2_dataInArray_0,
	specInArray(0) => fork_commit2_BB_2_specInArray_0,
	pValidArray(0) => fork_commit2_BB_2_pValidArray_0,
	readyArray(0) => fork_commit2_BB_2_readyArray_0,
	nReadyArray(0) => fork_commit2_BB_2_nReadyArray_0,
	nReadyArray(1) => fork_commit2_BB_2_nReadyArray_1,
	validArray(0) => fork_commit2_BB_2_validArray_0,
	validArray(1) => fork_commit2_BB_2_validArray_1,
	dataOutArray(0) => fork_commit2_BB_2_dataOutArray_0,
	dataOutArray(1) => fork_commit2_BB_2_dataOutArray_1,
	specOutArray(0) => fork_commit2_BB_2_specOutArray_0,
	specOutArray(1) => fork_commit2_BB_2_specOutArray_1
);

branch_sc_disc_1: entity work.speculating_branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_sc_disc_1_clk,
	rst => branch_sc_disc_1_rst,
	dataInArray(0) => branch_sc_disc_1_dataInArray_0,
	Condition(0) => branch_sc_disc_1_dataInArray_1,
	specInArray(0) => branch_sc_disc_1_specInArray_0,
	specInArray(1) => branch_sc_disc_1_specInArray_1,
	pValidArray(0) => branch_sc_disc_1_pValidArray_0,
	pValidArray(1) => branch_sc_disc_1_pValidArray_1,
	readyArray(0) => branch_sc_disc_1_readyArray_0,
	readyArray(1) => branch_sc_disc_1_readyArray_1,
	nReadyArray(0) => branch_sc_disc_1_nReadyArray_0,
	nReadyArray(1) => branch_sc_disc_1_nReadyArray_1,
	validArray(0) => branch_sc_disc_1_validArray_0,
	validArray(1) => branch_sc_disc_1_validArray_1,
	dataOutArray(0) => branch_sc_disc_1_dataOutArray_0,
	dataOutArray(1) => branch_sc_disc_1_dataOutArray_1,
	specOutArray(0) => branch_sc_disc_1_specOutArray_0,
	specOutArray(1) => branch_sc_disc_1_specOutArray_1
);

Buffer_sc_cond: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_sc_cond_clk,
	rst => Buffer_sc_cond_rst,
	dataInArray(0) => Buffer_sc_cond_dataInArray_0,
	specInArray(0) => Buffer_sc_cond_specInArray_0,
	pValidArray(0) => Buffer_sc_cond_pValidArray_0,
	readyArray(0) => Buffer_sc_cond_readyArray_0,
	nReadyArray(0) => Buffer_sc_cond_nReadyArray_0,
	validArray(0) => Buffer_sc_cond_validArray_0,
	dataOutArray(0) => Buffer_sc_cond_dataOutArray_0,
	specOutArray(0) => Buffer_sc_cond_specOutArray_0
);

Buffer_sc_spec: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_sc_spec_clk,
	rst => Buffer_sc_spec_rst,
	dataInArray(0) => Buffer_sc_spec_dataInArray_0,
	specInArray(0) => Buffer_sc_spec_specInArray_0,
	pValidArray(0) => Buffer_sc_spec_pValidArray_0,
	readyArray(0) => Buffer_sc_spec_readyArray_0,
	nReadyArray(0) => Buffer_sc_spec_nReadyArray_0,
	validArray(0) => Buffer_sc_spec_validArray_0,
	dataOutArray(0) => Buffer_sc_spec_dataOutArray_0,
	specOutArray(0) => Buffer_sc_spec_specOutArray_0
);

sink_17: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_17_clk,
	rst => sink_17_rst,
	dataInArray(0) => sink_17_dataInArray_0,
	pValidArray(0) => sink_17_pValidArray_0,
	readyArray(0) => sink_17_readyArray_0
);

branch_sc_disc_2: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_sc_disc_2_clk,
	rst => branch_sc_disc_2_rst,
	dataInArray(0) => branch_sc_disc_2_dataInArray_0,
	Condition(0) => branch_sc_disc_2_dataInArray_1,
	specInArray(0) => branch_sc_disc_2_specInArray_0,
	specInArray(1) => branch_sc_disc_2_specInArray_1,
	pValidArray(0) => branch_sc_disc_2_pValidArray_0,
	pValidArray(1) => branch_sc_disc_2_pValidArray_1,
	readyArray(0) => branch_sc_disc_2_readyArray_0,
	readyArray(1) => branch_sc_disc_2_readyArray_1,
	nReadyArray(0) => branch_sc_disc_2_nReadyArray_0,
	nReadyArray(1) => branch_sc_disc_2_nReadyArray_1,
	validArray(0) => branch_sc_disc_2_validArray_0,
	validArray(1) => branch_sc_disc_2_validArray_1,
	dataOutArray(0) => branch_sc_disc_2_dataOutArray_0,
	dataOutArray(1) => branch_sc_disc_2_dataOutArray_1,
	specOutArray(0) => branch_sc_disc_2_specOutArray_0,
	specOutArray(1) => branch_sc_disc_2_specOutArray_1
);

Buffer_sc_branch: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_sc_branch_clk,
	rst => Buffer_sc_branch_rst,
	dataInArray(0) => Buffer_sc_branch_dataInArray_0,
	specInArray(0) => Buffer_sc_branch_specInArray_0,
	pValidArray(0) => Buffer_sc_branch_pValidArray_0,
	readyArray(0) => Buffer_sc_branch_readyArray_0,
	nReadyArray(0) => Buffer_sc_branch_nReadyArray_0,
	validArray(0) => Buffer_sc_branch_validArray_0,
	dataOutArray(0) => Buffer_sc_branch_dataOutArray_0,
	specOutArray(0) => Buffer_sc_branch_specOutArray_0
);

sink_18: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_18_clk,
	rst => sink_18_rst,
	dataInArray(0) => sink_18_dataInArray_0,
	pValidArray(0) => sink_18_pValidArray_0,
	readyArray(0) => sink_18_readyArray_0
);

branch_sc_cond: entity work.Branch(arch) generic map (2,2,3,3)
port map (
	clk => branch_sc_cond_clk,
	rst => branch_sc_cond_rst,
	dataInArray(0) => branch_sc_cond_dataInArray_0,
	Condition(0) => branch_sc_cond_dataInArray_1,
	specInArray(0) => branch_sc_cond_specInArray_0,
	specInArray(1) => branch_sc_cond_specInArray_1,
	pValidArray(0) => branch_sc_cond_pValidArray_0,
	pValidArray(1) => branch_sc_cond_pValidArray_1,
	readyArray(0) => branch_sc_cond_readyArray_0,
	readyArray(1) => branch_sc_cond_readyArray_1,
	nReadyArray(0) => branch_sc_cond_nReadyArray_0,
	nReadyArray(1) => branch_sc_cond_nReadyArray_1,
	validArray(0) => branch_sc_cond_validArray_0,
	validArray(1) => branch_sc_cond_validArray_1,
	dataOutArray(0) => branch_sc_cond_dataOutArray_0,
	dataOutArray(1) => branch_sc_cond_dataOutArray_1,
	specOutArray(0) => branch_sc_cond_specOutArray_0,
	specOutArray(1) => branch_sc_cond_specOutArray_1
);

merge_sc: entity work.merge(arch) generic map (1,1,3,3)
port map (
	clk => merge_sc_clk,
	rst => merge_sc_rst,
	dataInArray(0) => merge_sc_dataInArray_0,
	specInArray(0) => merge_sc_specInArray_0,
	pValidArray(0) => merge_sc_pValidArray_0,
	readyArray(0) => merge_sc_readyArray_0,
	nReadyArray(0) => merge_sc_nReadyArray_0,
	validArray(0) => merge_sc_validArray_0,
	dataOutArray(0) => merge_sc_dataOutArray_0,
	specOutArray(0) => merge_sc_specOutArray_0
);

sink_19: entity work.sink(arch) generic map (1,0,3,32)
port map (
	clk => sink_19_clk,
	rst => sink_19_rst,
	dataInArray(0) => sink_19_dataInArray_0,
	pValidArray(0) => sink_19_pValidArray_0,
	readyArray(0) => sink_19_readyArray_0
);

sink_20: entity work.sink(arch) generic map (1,0,3,32)
port map (
	clk => sink_20_clk,
	rst => sink_20_rst,
	dataInArray(0) => sink_20_dataInArray_0,
	pValidArray(0) => sink_20_pValidArray_0,
	readyArray(0) => sink_20_readyArray_0
);

sink_21: entity work.sink(arch) generic map (1,0,3,32)
port map (
	clk => sink_21_clk,
	rst => sink_21_rst,
	dataInArray(0) => sink_21_dataInArray_0,
	pValidArray(0) => sink_21_pValidArray_0,
	readyArray(0) => sink_21_readyArray_0
);

mul_11: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_11_clk,
	rst => mul_11_rst,
	dataInArray(0) => mul_11_dataInArray_0,
	dataInArray(1) => mul_11_dataInArray_1,
	specInArray(0) => mul_11_specInArray_0,
	specInArray(1) => mul_11_specInArray_1,
	pValidArray(0) => mul_11_pValidArray_0,
	pValidArray(1) => mul_11_pValidArray_1,
	readyArray(0) => mul_11_readyArray_0,
	readyArray(1) => mul_11_readyArray_1,
	nReadyArray(0) => mul_11_nReadyArray_0,
	validArray(0) => mul_11_validArray_0,
	dataOutArray(0) => mul_11_dataOutArray_0,
	specOutArray(0) => mul_11_specOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	specInArray(0) => cst_3_specInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0,
	specOutArray(0) => cst_3_specOutArray_0
);

add_12: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_12_clk,
	rst => add_12_rst,
	dataInArray(0) => add_12_dataInArray_0,
	dataInArray(1) => add_12_dataInArray_1,
	specInArray(0) => add_12_specInArray_0,
	specInArray(1) => add_12_specInArray_1,
	pValidArray(0) => add_12_pValidArray_0,
	pValidArray(1) => add_12_pValidArray_1,
	readyArray(0) => add_12_readyArray_0,
	readyArray(1) => add_12_readyArray_1,
	nReadyArray(0) => add_12_nReadyArray_0,
	validArray(0) => add_12_validArray_0,
	dataOutArray(0) => add_12_dataOutArray_0,
	specOutArray(0) => add_12_specOutArray_0
);

brCst_block3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block3_clk,
	rst => brCst_block3_rst,
	dataInArray(0) => brCst_block3_dataInArray_0,
	specInArray(0) => brCst_block3_specInArray_0,
	pValidArray(0) => brCst_block3_pValidArray_0,
	readyArray(0) => brCst_block3_readyArray_0,
	nReadyArray(0) => brCst_block3_nReadyArray_0,
	validArray(0) => brCst_block3_validArray_0,
	dataOutArray(0) => brCst_block3_dataOutArray_0,
	specOutArray(0) => brCst_block3_specOutArray_0
);

phi_n1: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	specInArray(0) => phi_n1_specInArray_0,
	pValidArray(0) => phi_n1_pValidArray_0,
	readyArray(0) => phi_n1_readyArray_0,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0,
	specOutArray(0) => phi_n1_specOutArray_0
);

phi_n2: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	specInArray(0) => phi_n2_specInArray_0,
	pValidArray(0) => phi_n2_pValidArray_0,
	readyArray(0) => phi_n2_readyArray_0,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0,
	specOutArray(0) => phi_n2_specOutArray_0
);

fork_5: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	specInArray(0) => fork_5_specInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1,
	specOutArray(0) => fork_5_specOutArray_0,
	specOutArray(1) => fork_5_specOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	specInArray(0) => branch_4_specInArray_0,
	specInArray(1) => branch_4_specInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1,
	specOutArray(0) => branch_4_specOutArray_0,
	specOutArray(1) => branch_4_specOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	specInArray(0) => branch_5_specInArray_0,
	specInArray(1) => branch_5_specInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1,
	specOutArray(0) => branch_5_specOutArray_0,
	specOutArray(1) => branch_5_specOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	specInArray(0) => fork_8_specInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	nReadyArray(3) => fork_8_nReadyArray_3,
	nReadyArray(4) => fork_8_nReadyArray_4,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	validArray(3) => fork_8_validArray_3,
	validArray(4) => fork_8_validArray_4,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2,
	dataOutArray(3) => fork_8_dataOutArray_3,
	dataOutArray(4) => fork_8_dataOutArray_4,
	specOutArray(0) => fork_8_specOutArray_0,
	specOutArray(1) => fork_8_specOutArray_1,
	specOutArray(2) => fork_8_specOutArray_2,
	specOutArray(3) => fork_8_specOutArray_3,
	specOutArray(4) => fork_8_specOutArray_4
);

phiC_7: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_7_clk,
	rst => phiC_7_rst,
	dataInArray(0) => phiC_7_dataInArray_0,
	specInArray(0) => phiC_7_specInArray_0,
	pValidArray(0) => phiC_7_pValidArray_0,
	readyArray(0) => phiC_7_readyArray_0,
	nReadyArray(0) => phiC_7_nReadyArray_0,
	validArray(0) => phiC_7_validArray_0,
	dataOutArray(0) => phiC_7_dataOutArray_0,
	specOutArray(0) => phiC_7_specOutArray_0
);

forkC_15: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_15_clk,
	rst => forkC_15_rst,
	dataInArray(0) => forkC_15_dataInArray_0,
	specInArray(0) => forkC_15_specInArray_0,
	pValidArray(0) => forkC_15_pValidArray_0,
	readyArray(0) => forkC_15_readyArray_0,
	nReadyArray(0) => forkC_15_nReadyArray_0,
	nReadyArray(1) => forkC_15_nReadyArray_1,
	validArray(0) => forkC_15_validArray_0,
	validArray(1) => forkC_15_validArray_1,
	dataOutArray(0) => forkC_15_dataOutArray_0,
	dataOutArray(1) => forkC_15_dataOutArray_1,
	specOutArray(0) => forkC_15_specOutArray_0,
	specOutArray(1) => forkC_15_specOutArray_1
);

branchC_11: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_11_clk,
	rst => branchC_11_rst,
	dataInArray(0) => branchC_11_dataInArray_0,
	Condition(0) => branchC_11_dataInArray_1,
	specInArray(0) => branchC_11_specInArray_0,
	specInArray(1) => branchC_11_specInArray_1,
	pValidArray(0) => branchC_11_pValidArray_0,
	pValidArray(1) => branchC_11_pValidArray_1,
	readyArray(0) => branchC_11_readyArray_0,
	readyArray(1) => branchC_11_readyArray_1,
	nReadyArray(0) => branchC_11_nReadyArray_0,
	nReadyArray(1) => branchC_11_nReadyArray_1,
	validArray(0) => branchC_11_validArray_0,
	validArray(1) => branchC_11_validArray_1,
	dataOutArray(0) => branchC_11_dataOutArray_0,
	dataOutArray(1) => branchC_11_dataOutArray_1,
	specOutArray(0) => branchC_11_specOutArray_0,
	specOutArray(1) => branchC_11_specOutArray_1
);

source_2: entity work.source(arch) generic map (0,1,32,2)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

commit_unit_1: entity work.commit_unit(arch) generic map (32,32)
port map (
	clk => commit_unit_1_clk,
	rst => commit_unit_1_rst,
	dataInArray(0) => commit_unit_1_dataInArray_0,
	ControlInArray(0) => commit_unit_1_dataInArray_1,
	specInArray(0) => commit_unit_1_specInArray_0,
	pValidArray(0) => commit_unit_1_pValidArray_0,
	pValidArray(1) => commit_unit_1_pValidArray_1,
	readyArray(0) => commit_unit_1_readyArray_0,
	readyArray(1) => commit_unit_1_readyArray_1,
	nReadyArray(0) => commit_unit_1_nReadyArray_0,
	validArray(0) => commit_unit_1_validArray_0,
	dataOutArray(0) => commit_unit_1_dataOutArray_0
);

commit_unit_2: entity work.commit_unit(arch) generic map (32,32)
port map (
	clk => commit_unit_2_clk,
	rst => commit_unit_2_rst,
	dataInArray(0) => commit_unit_2_dataInArray_0,
	ControlInArray(0) => commit_unit_2_dataInArray_1,
	specInArray(0) => commit_unit_2_specInArray_0,
	pValidArray(0) => commit_unit_2_pValidArray_0,
	pValidArray(1) => commit_unit_2_pValidArray_1,
	readyArray(0) => commit_unit_2_readyArray_0,
	readyArray(1) => commit_unit_2_readyArray_1,
	nReadyArray(0) => commit_unit_2_nReadyArray_0,
	validArray(0) => commit_unit_2_validArray_0,
	dataOutArray(0) => commit_unit_2_dataOutArray_0
);

commit_unit_3: entity work.commit_unit(arch) generic map (1,1)
port map (
	clk => commit_unit_3_clk,
	rst => commit_unit_3_rst,
	dataInArray(0) => commit_unit_3_dataInArray_0,
	ControlInArray(0) => commit_unit_3_dataInArray_1,
	specInArray(0) => commit_unit_3_specInArray_0,
	pValidArray(0) => commit_unit_3_pValidArray_0,
	pValidArray(1) => commit_unit_3_pValidArray_1,
	readyArray(0) => commit_unit_3_readyArray_0,
	readyArray(1) => commit_unit_3_readyArray_1,
	nReadyArray(0) => commit_unit_3_nReadyArray_0,
	validArray(0) => commit_unit_3_validArray_0,
	dataOutArray(0) => commit_unit_3_dataOutArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

branch_commit_disc_BB_3: entity work.speculating_branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_commit_disc_BB_3_clk,
	rst => branch_commit_disc_BB_3_rst,
	dataInArray(0) => branch_commit_disc_BB_3_dataInArray_0,
	Condition(0) => branch_commit_disc_BB_3_dataInArray_1,
	specInArray(0) => branch_commit_disc_BB_3_specInArray_0,
	specInArray(1) => branch_commit_disc_BB_3_specInArray_1,
	pValidArray(0) => branch_commit_disc_BB_3_pValidArray_0,
	pValidArray(1) => branch_commit_disc_BB_3_pValidArray_1,
	readyArray(0) => branch_commit_disc_BB_3_readyArray_0,
	readyArray(1) => branch_commit_disc_BB_3_readyArray_1,
	nReadyArray(0) => branch_commit_disc_BB_3_nReadyArray_0,
	nReadyArray(1) => branch_commit_disc_BB_3_nReadyArray_1,
	validArray(0) => branch_commit_disc_BB_3_validArray_0,
	validArray(1) => branch_commit_disc_BB_3_validArray_1,
	dataOutArray(0) => branch_commit_disc_BB_3_dataOutArray_0,
	dataOutArray(1) => branch_commit_disc_BB_3_dataOutArray_1,
	specOutArray(0) => branch_commit_disc_BB_3_specOutArray_0,
	specOutArray(1) => branch_commit_disc_BB_3_specOutArray_1
);

Buffer_commit_cond_BB_3: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_commit_cond_BB_3_clk,
	rst => Buffer_commit_cond_BB_3_rst,
	dataInArray(0) => Buffer_commit_cond_BB_3_dataInArray_0,
	specInArray(0) => Buffer_commit_cond_BB_3_specInArray_0,
	pValidArray(0) => Buffer_commit_cond_BB_3_pValidArray_0,
	readyArray(0) => Buffer_commit_cond_BB_3_readyArray_0,
	nReadyArray(0) => Buffer_commit_cond_BB_3_nReadyArray_0,
	validArray(0) => Buffer_commit_cond_BB_3_validArray_0,
	dataOutArray(0) => Buffer_commit_cond_BB_3_dataOutArray_0,
	specOutArray(0) => Buffer_commit_cond_BB_3_specOutArray_0
);

Buffer_commit_spec_BB_3: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_commit_spec_BB_3_clk,
	rst => Buffer_commit_spec_BB_3_rst,
	dataInArray(0) => Buffer_commit_spec_BB_3_dataInArray_0,
	specInArray(0) => Buffer_commit_spec_BB_3_specInArray_0,
	pValidArray(0) => Buffer_commit_spec_BB_3_pValidArray_0,
	readyArray(0) => Buffer_commit_spec_BB_3_readyArray_0,
	nReadyArray(0) => Buffer_commit_spec_BB_3_nReadyArray_0,
	validArray(0) => Buffer_commit_spec_BB_3_validArray_0,
	dataOutArray(0) => Buffer_commit_spec_BB_3_dataOutArray_0,
	specOutArray(0) => Buffer_commit_spec_BB_3_specOutArray_0
);

sink_12: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_12_clk,
	rst => sink_12_rst,
	dataInArray(0) => sink_12_dataInArray_0,
	pValidArray(0) => sink_12_pValidArray_0,
	readyArray(0) => sink_12_readyArray_0
);

branch_commit_cond_BB_3: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_commit_cond_BB_3_clk,
	rst => branch_commit_cond_BB_3_rst,
	dataInArray(0) => branch_commit_cond_BB_3_dataInArray_0,
	Condition(0) => branch_commit_cond_BB_3_dataInArray_1,
	specInArray(0) => branch_commit_cond_BB_3_specInArray_0,
	specInArray(1) => branch_commit_cond_BB_3_specInArray_1,
	pValidArray(0) => branch_commit_cond_BB_3_pValidArray_0,
	pValidArray(1) => branch_commit_cond_BB_3_pValidArray_1,
	readyArray(0) => branch_commit_cond_BB_3_readyArray_0,
	readyArray(1) => branch_commit_cond_BB_3_readyArray_1,
	nReadyArray(0) => branch_commit_cond_BB_3_nReadyArray_0,
	nReadyArray(1) => branch_commit_cond_BB_3_nReadyArray_1,
	validArray(0) => branch_commit_cond_BB_3_validArray_0,
	validArray(1) => branch_commit_cond_BB_3_validArray_1,
	dataOutArray(0) => branch_commit_cond_BB_3_dataOutArray_0,
	dataOutArray(1) => branch_commit_cond_BB_3_dataOutArray_1,
	specOutArray(0) => branch_commit_cond_BB_3_specOutArray_0,
	specOutArray(1) => branch_commit_cond_BB_3_specOutArray_1
);

fork_commit1_BB_3: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_commit1_BB_3_clk,
	rst => fork_commit1_BB_3_rst,
	dataInArray(0) => fork_commit1_BB_3_dataInArray_0,
	specInArray(0) => fork_commit1_BB_3_specInArray_0,
	pValidArray(0) => fork_commit1_BB_3_pValidArray_0,
	readyArray(0) => fork_commit1_BB_3_readyArray_0,
	nReadyArray(0) => fork_commit1_BB_3_nReadyArray_0,
	nReadyArray(1) => fork_commit1_BB_3_nReadyArray_1,
	nReadyArray(2) => fork_commit1_BB_3_nReadyArray_2,
	validArray(0) => fork_commit1_BB_3_validArray_0,
	validArray(1) => fork_commit1_BB_3_validArray_1,
	validArray(2) => fork_commit1_BB_3_validArray_2,
	dataOutArray(0) => fork_commit1_BB_3_dataOutArray_0,
	dataOutArray(1) => fork_commit1_BB_3_dataOutArray_1,
	dataOutArray(2) => fork_commit1_BB_3_dataOutArray_2,
	specOutArray(0) => fork_commit1_BB_3_specOutArray_0,
	specOutArray(1) => fork_commit1_BB_3_specOutArray_1,
	specOutArray(2) => fork_commit1_BB_3_specOutArray_2
);

sink_13: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_13_clk,
	rst => sink_13_rst,
	dataInArray(0) => sink_13_dataInArray_0,
	pValidArray(0) => sink_13_pValidArray_0,
	readyArray(0) => sink_13_readyArray_0
);

mul_14: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_14_clk,
	rst => mul_14_rst,
	dataInArray(0) => mul_14_dataInArray_0,
	dataInArray(1) => mul_14_dataInArray_1,
	specInArray(0) => mul_14_specInArray_0,
	specInArray(1) => mul_14_specInArray_1,
	pValidArray(0) => mul_14_pValidArray_0,
	pValidArray(1) => mul_14_pValidArray_1,
	readyArray(0) => mul_14_readyArray_0,
	readyArray(1) => mul_14_readyArray_1,
	nReadyArray(0) => mul_14_nReadyArray_0,
	validArray(0) => mul_14_validArray_0,
	dataOutArray(0) => mul_14_dataOutArray_0,
	specOutArray(0) => mul_14_specOutArray_0
);

brCst_block4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block4_clk,
	rst => brCst_block4_rst,
	dataInArray(0) => brCst_block4_dataInArray_0,
	specInArray(0) => brCst_block4_specInArray_0,
	pValidArray(0) => brCst_block4_pValidArray_0,
	readyArray(0) => brCst_block4_readyArray_0,
	nReadyArray(0) => brCst_block4_nReadyArray_0,
	validArray(0) => brCst_block4_validArray_0,
	dataOutArray(0) => brCst_block4_dataOutArray_0,
	specOutArray(0) => brCst_block4_specOutArray_0
);

phi_n3: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	specInArray(0) => phi_n3_specInArray_0,
	pValidArray(0) => phi_n3_pValidArray_0,
	readyArray(0) => phi_n3_readyArray_0,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0,
	specOutArray(0) => phi_n3_specOutArray_0
);

phi_n4: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	dataInArray(0) => phi_n4_dataInArray_0,
	specInArray(0) => phi_n4_specInArray_0,
	pValidArray(0) => phi_n4_pValidArray_0,
	readyArray(0) => phi_n4_readyArray_0,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0,
	specOutArray(0) => phi_n4_specOutArray_0
);

phi_n5: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	specInArray(0) => phi_n5_specInArray_0,
	pValidArray(0) => phi_n5_pValidArray_0,
	readyArray(0) => phi_n5_readyArray_0,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0,
	specOutArray(0) => phi_n5_specOutArray_0
);

branch_6: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	specInArray(0) => branch_6_specInArray_0,
	specInArray(1) => branch_6_specInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1,
	specOutArray(0) => branch_6_specOutArray_0,
	specOutArray(1) => branch_6_specOutArray_1
);

branch_7: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	specInArray(0) => branch_7_specInArray_0,
	specInArray(1) => branch_7_specInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1,
	specOutArray(0) => branch_7_specOutArray_0,
	specOutArray(1) => branch_7_specOutArray_1
);

fork_9: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	specInArray(0) => fork_9_specInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	nReadyArray(2) => fork_9_nReadyArray_2,
	nReadyArray(3) => fork_9_nReadyArray_3,
	nReadyArray(4) => fork_9_nReadyArray_4,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	validArray(2) => fork_9_validArray_2,
	validArray(3) => fork_9_validArray_3,
	validArray(4) => fork_9_validArray_4,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1,
	dataOutArray(2) => fork_9_dataOutArray_2,
	dataOutArray(3) => fork_9_dataOutArray_3,
	dataOutArray(4) => fork_9_dataOutArray_4,
	specOutArray(0) => fork_9_specOutArray_0,
	specOutArray(1) => fork_9_specOutArray_1,
	specOutArray(2) => fork_9_specOutArray_2,
	specOutArray(3) => fork_9_specOutArray_3,
	specOutArray(4) => fork_9_specOutArray_4
);

phiC_8: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_8_clk,
	rst => phiC_8_rst,
	dataInArray(0) => phiC_8_dataInArray_0,
	specInArray(0) => phiC_8_specInArray_0,
	pValidArray(0) => phiC_8_pValidArray_0,
	readyArray(0) => phiC_8_readyArray_0,
	nReadyArray(0) => phiC_8_nReadyArray_0,
	validArray(0) => phiC_8_validArray_0,
	dataOutArray(0) => phiC_8_dataOutArray_0,
	specOutArray(0) => phiC_8_specOutArray_0
);

forkC_16: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_16_clk,
	rst => forkC_16_rst,
	dataInArray(0) => forkC_16_dataInArray_0,
	specInArray(0) => forkC_16_specInArray_0,
	pValidArray(0) => forkC_16_pValidArray_0,
	readyArray(0) => forkC_16_readyArray_0,
	nReadyArray(0) => forkC_16_nReadyArray_0,
	nReadyArray(1) => forkC_16_nReadyArray_1,
	validArray(0) => forkC_16_validArray_0,
	validArray(1) => forkC_16_validArray_1,
	dataOutArray(0) => forkC_16_dataOutArray_0,
	dataOutArray(1) => forkC_16_dataOutArray_1,
	specOutArray(0) => forkC_16_specOutArray_0,
	specOutArray(1) => forkC_16_specOutArray_1
);

branchC_12: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_12_clk,
	rst => branchC_12_rst,
	dataInArray(0) => branchC_12_dataInArray_0,
	Condition(0) => branchC_12_dataInArray_1,
	specInArray(0) => branchC_12_specInArray_0,
	specInArray(1) => branchC_12_specInArray_1,
	pValidArray(0) => branchC_12_pValidArray_0,
	pValidArray(1) => branchC_12_pValidArray_1,
	readyArray(0) => branchC_12_readyArray_0,
	readyArray(1) => branchC_12_readyArray_1,
	nReadyArray(0) => branchC_12_nReadyArray_0,
	nReadyArray(1) => branchC_12_nReadyArray_1,
	validArray(0) => branchC_12_validArray_0,
	validArray(1) => branchC_12_validArray_1,
	dataOutArray(0) => branchC_12_dataOutArray_0,
	dataOutArray(1) => branchC_12_dataOutArray_1,
	specOutArray(0) => branchC_12_specOutArray_0,
	specOutArray(1) => branchC_12_specOutArray_1
);

Buffer_9: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	specInArray(0) => Buffer_9_specInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0,
	specOutArray(0) => Buffer_9_specOutArray_0
);

commit_unit_4: entity work.commit_unit(arch) generic map (32,32)
port map (
	clk => commit_unit_4_clk,
	rst => commit_unit_4_rst,
	dataInArray(0) => commit_unit_4_dataInArray_0,
	ControlInArray(0) => commit_unit_4_dataInArray_1,
	specInArray(0) => commit_unit_4_specInArray_0,
	pValidArray(0) => commit_unit_4_pValidArray_0,
	pValidArray(1) => commit_unit_4_pValidArray_1,
	readyArray(0) => commit_unit_4_readyArray_0,
	readyArray(1) => commit_unit_4_readyArray_1,
	nReadyArray(0) => commit_unit_4_nReadyArray_0,
	validArray(0) => commit_unit_4_validArray_0,
	dataOutArray(0) => commit_unit_4_dataOutArray_0
);

commit_unit_5: entity work.commit_unit(arch) generic map (32,32)
port map (
	clk => commit_unit_5_clk,
	rst => commit_unit_5_rst,
	dataInArray(0) => commit_unit_5_dataInArray_0,
	ControlInArray(0) => commit_unit_5_dataInArray_1,
	specInArray(0) => commit_unit_5_specInArray_0,
	pValidArray(0) => commit_unit_5_pValidArray_0,
	pValidArray(1) => commit_unit_5_pValidArray_1,
	readyArray(0) => commit_unit_5_readyArray_0,
	readyArray(1) => commit_unit_5_readyArray_1,
	nReadyArray(0) => commit_unit_5_nReadyArray_0,
	validArray(0) => commit_unit_5_validArray_0,
	dataOutArray(0) => commit_unit_5_dataOutArray_0
);

commit_unit_6: entity work.commit_unit(arch) generic map (1,1)
port map (
	clk => commit_unit_6_clk,
	rst => commit_unit_6_rst,
	dataInArray(0) => commit_unit_6_dataInArray_0,
	ControlInArray(0) => commit_unit_6_dataInArray_1,
	specInArray(0) => commit_unit_6_specInArray_0,
	pValidArray(0) => commit_unit_6_pValidArray_0,
	pValidArray(1) => commit_unit_6_pValidArray_1,
	readyArray(0) => commit_unit_6_readyArray_0,
	readyArray(1) => commit_unit_6_readyArray_1,
	nReadyArray(0) => commit_unit_6_nReadyArray_0,
	validArray(0) => commit_unit_6_validArray_0,
	dataOutArray(0) => commit_unit_6_dataOutArray_0
);

sink_14: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_14_clk,
	rst => sink_14_rst,
	dataInArray(0) => sink_14_dataInArray_0,
	pValidArray(0) => sink_14_pValidArray_0,
	readyArray(0) => sink_14_readyArray_0
);

branch_commit_disc_BB_4: entity work.speculating_branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_commit_disc_BB_4_clk,
	rst => branch_commit_disc_BB_4_rst,
	dataInArray(0) => branch_commit_disc_BB_4_dataInArray_0,
	Condition(0) => branch_commit_disc_BB_4_dataInArray_1,
	specInArray(0) => branch_commit_disc_BB_4_specInArray_0,
	specInArray(1) => branch_commit_disc_BB_4_specInArray_1,
	pValidArray(0) => branch_commit_disc_BB_4_pValidArray_0,
	pValidArray(1) => branch_commit_disc_BB_4_pValidArray_1,
	readyArray(0) => branch_commit_disc_BB_4_readyArray_0,
	readyArray(1) => branch_commit_disc_BB_4_readyArray_1,
	nReadyArray(0) => branch_commit_disc_BB_4_nReadyArray_0,
	nReadyArray(1) => branch_commit_disc_BB_4_nReadyArray_1,
	validArray(0) => branch_commit_disc_BB_4_validArray_0,
	validArray(1) => branch_commit_disc_BB_4_validArray_1,
	dataOutArray(0) => branch_commit_disc_BB_4_dataOutArray_0,
	dataOutArray(1) => branch_commit_disc_BB_4_dataOutArray_1,
	specOutArray(0) => branch_commit_disc_BB_4_specOutArray_0,
	specOutArray(1) => branch_commit_disc_BB_4_specOutArray_1
);

Buffer_commit_cond_BB_4: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_commit_cond_BB_4_clk,
	rst => Buffer_commit_cond_BB_4_rst,
	dataInArray(0) => Buffer_commit_cond_BB_4_dataInArray_0,
	specInArray(0) => Buffer_commit_cond_BB_4_specInArray_0,
	pValidArray(0) => Buffer_commit_cond_BB_4_pValidArray_0,
	readyArray(0) => Buffer_commit_cond_BB_4_readyArray_0,
	nReadyArray(0) => Buffer_commit_cond_BB_4_nReadyArray_0,
	validArray(0) => Buffer_commit_cond_BB_4_validArray_0,
	dataOutArray(0) => Buffer_commit_cond_BB_4_dataOutArray_0,
	specOutArray(0) => Buffer_commit_cond_BB_4_specOutArray_0
);

Buffer_commit_spec_BB_4: entity work.transpFifo(arch) generic map (1,1,1,1,16)
port map (
	clk => Buffer_commit_spec_BB_4_clk,
	rst => Buffer_commit_spec_BB_4_rst,
	dataInArray(0) => Buffer_commit_spec_BB_4_dataInArray_0,
	specInArray(0) => Buffer_commit_spec_BB_4_specInArray_0,
	pValidArray(0) => Buffer_commit_spec_BB_4_pValidArray_0,
	readyArray(0) => Buffer_commit_spec_BB_4_readyArray_0,
	nReadyArray(0) => Buffer_commit_spec_BB_4_nReadyArray_0,
	validArray(0) => Buffer_commit_spec_BB_4_validArray_0,
	dataOutArray(0) => Buffer_commit_spec_BB_4_dataOutArray_0,
	specOutArray(0) => Buffer_commit_spec_BB_4_specOutArray_0
);

sink_15: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_15_clk,
	rst => sink_15_rst,
	dataInArray(0) => sink_15_dataInArray_0,
	pValidArray(0) => sink_15_pValidArray_0,
	readyArray(0) => sink_15_readyArray_0
);

branch_commit_cond_BB_4: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_commit_cond_BB_4_clk,
	rst => branch_commit_cond_BB_4_rst,
	dataInArray(0) => branch_commit_cond_BB_4_dataInArray_0,
	Condition(0) => branch_commit_cond_BB_4_dataInArray_1,
	specInArray(0) => branch_commit_cond_BB_4_specInArray_0,
	specInArray(1) => branch_commit_cond_BB_4_specInArray_1,
	pValidArray(0) => branch_commit_cond_BB_4_pValidArray_0,
	pValidArray(1) => branch_commit_cond_BB_4_pValidArray_1,
	readyArray(0) => branch_commit_cond_BB_4_readyArray_0,
	readyArray(1) => branch_commit_cond_BB_4_readyArray_1,
	nReadyArray(0) => branch_commit_cond_BB_4_nReadyArray_0,
	nReadyArray(1) => branch_commit_cond_BB_4_nReadyArray_1,
	validArray(0) => branch_commit_cond_BB_4_validArray_0,
	validArray(1) => branch_commit_cond_BB_4_validArray_1,
	dataOutArray(0) => branch_commit_cond_BB_4_dataOutArray_0,
	dataOutArray(1) => branch_commit_cond_BB_4_dataOutArray_1,
	specOutArray(0) => branch_commit_cond_BB_4_specOutArray_0,
	specOutArray(1) => branch_commit_cond_BB_4_specOutArray_1
);

fork_commit1_BB_4: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_commit1_BB_4_clk,
	rst => fork_commit1_BB_4_rst,
	dataInArray(0) => fork_commit1_BB_4_dataInArray_0,
	specInArray(0) => fork_commit1_BB_4_specInArray_0,
	pValidArray(0) => fork_commit1_BB_4_pValidArray_0,
	readyArray(0) => fork_commit1_BB_4_readyArray_0,
	nReadyArray(0) => fork_commit1_BB_4_nReadyArray_0,
	nReadyArray(1) => fork_commit1_BB_4_nReadyArray_1,
	nReadyArray(2) => fork_commit1_BB_4_nReadyArray_2,
	validArray(0) => fork_commit1_BB_4_validArray_0,
	validArray(1) => fork_commit1_BB_4_validArray_1,
	validArray(2) => fork_commit1_BB_4_validArray_2,
	dataOutArray(0) => fork_commit1_BB_4_dataOutArray_0,
	dataOutArray(1) => fork_commit1_BB_4_dataOutArray_1,
	dataOutArray(2) => fork_commit1_BB_4_dataOutArray_2,
	specOutArray(0) => fork_commit1_BB_4_specOutArray_0,
	specOutArray(1) => fork_commit1_BB_4_specOutArray_1,
	specOutArray(2) => fork_commit1_BB_4_specOutArray_2
);

sink_16: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_16_clk,
	rst => sink_16_rst,
	dataInArray(0) => sink_16_dataInArray_0,
	pValidArray(0) => sink_16_pValidArray_0,
	readyArray(0) => sink_16_readyArray_0
);

phi_16: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_16_clk,
	rst => phi_16_rst,
	Condition(0) => phi_16_dataInArray_0,
	dataInArray(0) => phi_16_dataInArray_1,
	dataInArray(1) => phi_16_dataInArray_2,
	specInArray(0) => phi_16_specInArray_1,
	specInArray(1) => phi_16_specInArray_2,
	pValidArray(0) => phi_16_pValidArray_0,
	pValidArray(1) => phi_16_pValidArray_1,
	pValidArray(2) => phi_16_pValidArray_2,
	readyArray(0) => phi_16_readyArray_0,
	readyArray(1) => phi_16_readyArray_1,
	readyArray(2) => phi_16_readyArray_2,
	nReadyArray(0) => phi_16_nReadyArray_0,
	validArray(0) => phi_16_validArray_0,
	dataOutArray(0) => phi_16_dataOutArray_0,
	specOutArray(0) => phi_16_specOutArray_0
);

store_0: entity work.mc_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	specInArray(0) => store_0_specInArray_0,
	specInArray(1) => store_0_specInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1,
	specOutArray(0) => store_0_specOutArray_0,
	specOutArray(1) => store_0_specOutArray_1
);

cst_4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	specInArray(0) => cst_4_specInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0,
	specOutArray(0) => cst_4_specOutArray_0
);

add_19: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_19_clk,
	rst => add_19_rst,
	dataInArray(0) => add_19_dataInArray_0,
	dataInArray(1) => add_19_dataInArray_1,
	specInArray(0) => add_19_specInArray_0,
	specInArray(1) => add_19_specInArray_1,
	pValidArray(0) => add_19_pValidArray_0,
	pValidArray(1) => add_19_pValidArray_1,
	readyArray(0) => add_19_readyArray_0,
	readyArray(1) => add_19_readyArray_1,
	nReadyArray(0) => add_19_nReadyArray_0,
	validArray(0) => add_19_validArray_0,
	dataOutArray(0) => add_19_dataOutArray_0,
	specOutArray(0) => add_19_specOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,7,7)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	specInArray(0) => cst_5_specInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0,
	specOutArray(0) => cst_5_specOutArray_0
);

icmp_20: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_20_clk,
	rst => icmp_20_rst,
	dataInArray(0) => icmp_20_dataInArray_0,
	dataInArray(1) => icmp_20_dataInArray_1,
	specInArray(0) => icmp_20_specInArray_0,
	specInArray(1) => icmp_20_specInArray_1,
	pValidArray(0) => icmp_20_pValidArray_0,
	pValidArray(1) => icmp_20_pValidArray_1,
	readyArray(0) => icmp_20_readyArray_0,
	readyArray(1) => icmp_20_readyArray_1,
	nReadyArray(0) => icmp_20_nReadyArray_0,
	validArray(0) => icmp_20_validArray_0,
	dataOutArray(0) => icmp_20_dataOutArray_0,
	specOutArray(0) => icmp_20_specOutArray_0
);

phi_n0: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	dataInArray(1) => phi_n0_dataInArray_1,
	specInArray(0) => phi_n0_specInArray_0,
	specInArray(1) => phi_n0_specInArray_1,
	pValidArray(0) => phi_n0_pValidArray_0,
	pValidArray(1) => phi_n0_pValidArray_1,
	readyArray(0) => phi_n0_readyArray_0,
	readyArray(1) => phi_n0_readyArray_1,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0,
	specOutArray(0) => phi_n0_specOutArray_0
);

fork_3: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	specInArray(0) => fork_3_specInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1,
	specOutArray(0) => fork_3_specOutArray_0,
	specOutArray(1) => fork_3_specOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	specInArray(0) => fork_4_specInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1,
	specOutArray(0) => fork_4_specOutArray_0,
	specOutArray(1) => fork_4_specOutArray_1
);

branch_8: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	specInArray(0) => branch_8_specInArray_0,
	specInArray(1) => branch_8_specInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1,
	specOutArray(0) => branch_8_specOutArray_0,
	specOutArray(1) => branch_8_specOutArray_1
);

cst_6: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	specInArray(0) => cst_6_specInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0,
	specOutArray(0) => cst_6_specOutArray_0
);

phiC_9: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_9_clk,
	rst => phiC_9_rst,
	dataInArray(0) => phiC_9_dataInArray_0,
	dataInArray(1) => phiC_9_dataInArray_1,
	specInArray(0) => phiC_9_specInArray_0,
	specInArray(1) => phiC_9_specInArray_1,
	pValidArray(0) => phiC_9_pValidArray_0,
	pValidArray(1) => phiC_9_pValidArray_1,
	readyArray(0) => phiC_9_readyArray_0,
	readyArray(1) => phiC_9_readyArray_1,
	nReadyArray(0) => phiC_9_nReadyArray_0,
	nReadyArray(1) => phiC_9_nReadyArray_1,
	validArray(0) => phiC_9_validArray_0,
	validArray(1) => phiC_9_validArray_1,
	dataOutArray(0) => phiC_9_dataOutArray_0,
	Condition(0) => phiC_9_dataOutArray_1,
	specOutArray(0) => phiC_9_specOutArray_0,
	specOutArray(1) => phiC_9_specOutArray_1
);

forkC_17: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_17_clk,
	rst => forkC_17_rst,
	dataInArray(0) => forkC_17_dataInArray_0,
	specInArray(0) => forkC_17_specInArray_0,
	pValidArray(0) => forkC_17_pValidArray_0,
	readyArray(0) => forkC_17_readyArray_0,
	nReadyArray(0) => forkC_17_nReadyArray_0,
	nReadyArray(1) => forkC_17_nReadyArray_1,
	validArray(0) => forkC_17_validArray_0,
	validArray(1) => forkC_17_validArray_1,
	dataOutArray(0) => forkC_17_dataOutArray_0,
	dataOutArray(1) => forkC_17_dataOutArray_1,
	specOutArray(0) => forkC_17_specOutArray_0,
	specOutArray(1) => forkC_17_specOutArray_1
);

branchC_13: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_13_clk,
	rst => branchC_13_rst,
	dataInArray(0) => branchC_13_dataInArray_0,
	Condition(0) => branchC_13_dataInArray_1,
	specInArray(0) => branchC_13_specInArray_0,
	specInArray(1) => branchC_13_specInArray_1,
	pValidArray(0) => branchC_13_pValidArray_0,
	pValidArray(1) => branchC_13_pValidArray_1,
	readyArray(0) => branchC_13_readyArray_0,
	readyArray(1) => branchC_13_readyArray_1,
	nReadyArray(0) => branchC_13_nReadyArray_0,
	nReadyArray(1) => branchC_13_nReadyArray_1,
	validArray(0) => branchC_13_validArray_0,
	validArray(1) => branchC_13_validArray_1,
	dataOutArray(0) => branchC_13_dataOutArray_0,
	dataOutArray(1) => branchC_13_dataOutArray_1,
	specOutArray(0) => branchC_13_specOutArray_0,
	specOutArray(1) => branchC_13_specOutArray_1
);

fork_18: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	specInArray(0) => fork_18_specInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1,
	specOutArray(0) => fork_18_specOutArray_0,
	specOutArray(1) => fork_18_specOutArray_1
);

source_3: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

source_4: entity work.source(arch) generic map (0,1,32,7)
port map (
	clk => source_4_clk,
	rst => source_4_rst,
	nReadyArray(0) => source_4_nReadyArray_0,
	validArray(0) => source_4_validArray_0,
	dataOutArray(0) => source_4_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	specInArray(0) => Buffer_2_specInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0,
	specOutArray(0) => Buffer_2_specOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	specInArray(0) => Buffer_3_specInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0,
	specOutArray(0) => Buffer_3_specOutArray_0
);

Buffer_10: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	specInArray(0) => Buffer_10_specInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0,
	specOutArray(0) => Buffer_10_specOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,1,1)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	specInArray(0) => ret_0_specInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0,
	specOutArray(0) => ret_0_specOutArray_0
);

phiC_10: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_10_clk,
	rst => phiC_10_rst,
	dataInArray(0) => phiC_10_dataInArray_0,
	specInArray(0) => phiC_10_specInArray_0,
	pValidArray(0) => phiC_10_pValidArray_0,
	readyArray(0) => phiC_10_readyArray_0,
	nReadyArray(0) => phiC_10_nReadyArray_0,
	validArray(0) => phiC_10_validArray_0,
	dataOutArray(0) => phiC_10_dataOutArray_0,
	specOutArray(0) => phiC_10_specOutArray_0
);

MC_a: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_a_clk,
	rst => MC_a_rst,
	io_storeDataOut => a_dout0,
	io_storeAddrOut => a_address0,
	io_storeEnable => MC_a_we0_ce0,
	io_loadDataIn => a_din1,
	io_loadAddrOut => a_address1,
	io_loadEnable => a_ce1,
	io_bbReadyToPrevs(0) => MC_a_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_a_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_a_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_a_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_a_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_a_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_a_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_a_readyArray_3,
	io_wrDataPorts_valid(0) => MC_a_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_a_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_a_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_a_validArray_0,
	io_rdPortsNext_bits(0) => MC_a_dataOutArray_0,
	io_Empty_Valid => MC_a_validArray_1,
	io_Empty_Ready => MC_a_nReadyArray_1
);

MC_b: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_b_clk,
	rst => MC_b_rst,
	io_storeDataOut => b_dout0,
	io_storeAddrOut => b_address0,
	io_storeEnable => MC_b_we0_ce0,
	io_loadDataIn => b_din1,
	io_loadAddrOut => b_address1,
	io_loadEnable => b_ce1,
	io_bbReadyToPrevs(0) => MC_b_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_b_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_b_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_b_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_b_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_b_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_b_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_b_readyArray_3,
	io_wrDataPorts_valid(0) => MC_b_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_b_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_b_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_b_validArray_0,
	io_rdPortsNext_bits(0) => MC_b_dataOutArray_0,
	io_Empty_Valid => MC_b_validArray_1,
	io_Empty_Ready => MC_b_nReadyArray_1
);

MC_c: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_c_clk,
	rst => MC_c_rst,
	io_storeDataOut => c_dout0,
	io_storeAddrOut => c_address0,
	io_storeEnable => MC_c_we0_ce0,
	io_loadDataIn => c_din1,
	io_loadAddrOut => c_address1,
	io_loadEnable => c_ce1,
	io_bbReadyToPrevs(0) => MC_c_readyArray_0,
	io_bbpValids(0) => MC_c_pValidArray_0,
	io_bb_stCountArray(0) => MC_c_dataInArray_0,
	io_rdPortsPrev_ready(0) => MC_c_readyArray_3,
	io_rdPortsPrev_valid(0) => MC_c_pValidArray_3,
	io_rdPortsPrev_bits(0) => MC_c_dataInArray_3,
	io_wrAddrPorts_ready(0) => MC_c_readyArray_1,
	io_wrAddrPorts_valid(0) => MC_c_pValidArray_1,
	io_wrAddrPorts_bits(0) => MC_c_dataInArray_1,
	io_wrDataPorts_ready(0) => MC_c_readyArray_2,
	io_wrDataPorts_valid(0) => MC_c_pValidArray_2,
	io_wrDataPorts_bits(0) => MC_c_dataInArray_2,
	io_rdPortsNext_ready(0) => MC_c_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_c_validArray_1,
	io_rdPortsNext_bits(0) => MC_c_dataOutArray_1,
	io_Empty_Valid => MC_c_validArray_0,
	io_Empty_Ready => MC_c_nReadyArray_0
);

end_0: entity work.end_node(arch) generic map (1,3,1,1,1)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_3,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	eValidArray(2) => end_0_pValidArray_2,
	pValidArray(0) => end_0_pValidArray_3,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	eReadyArray(2) => end_0_readyArray_2,
	readyArray(0) => end_0_readyArray_3,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

end behavioral; 
