INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.srcs/sources_1/new/LOGIC_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.ip_user_files/bd/design_1/ip/design_1_LOGIC_GATE_0_0/sim/design_1_LOGIC_GATE_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_LOGIC_GATE_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
