# Task 1 - Documentation from Learning Video

## üéØ Objective
To summarize the concepts learned from the introductory video on **Digital VLSI SoC Design and Planning**.

---

## üìñ Key Learnings

### 1. Chip Modeling
- The process begins with **C models**:
  - **GCC output (O,0)** and **Spec C model (O,1)** are compared.
  - A testbench written in **C language** acts as the application driver.
  - The goal is to ensure that GCC output and Spec C model output are the same.
- Importance:
  - Before building any application/system/chip, it must be modeled in **C language**.
  - Only after validation at C level, we move to **hardware description languages** like Verilog.

---

### 2. Transition to RTL
- Next comparison: **Spec C model (O,1)** vs. **RTL model (O,2)**.
- **0,2** represents the **soft copy of hardware** described in Verilog RTL.
- Validation step: outputs of **Spec C model** and **RTL** must match.

---

### 3. SoC Design Flow
From Verilog RTL, the flow branches into two main parts:

#### a) Processor
- Involves generating **Gate Level Netlist (GLN)** ‚Üí output of **synthesis**.
- GLN must be **synthesizable**.

#### b) Peripherals / IPs
- Two subdivisions:
  - **Macros synthesizable RTL**
  - **Analog IPs (functional RTL)**

- **PLL (Phase-Locked Loop)** or **clock multipliers** are used to match processor speed internally.

---

### 4. SoC Integration
- Integration includes processor + peripherals + GPIOs.
- The output at this stage is **O,3**.
- Verification: check that **O,2 (RTL)** = **O,3 (SoC Integration)**.

---

### 5. RTL to GDSII (Back-End Flow)
- Steps include:
  - **Floorplanning**
  - **Placement**
  - **CTS (Clock Tree Synthesis)**
  - **Routing**
- This constitutes the **Physical Design process**.

- **Macros & Analog IPs** are **hardened (Hard Macros, HM)**.  
- **Processors** are typically **soft logic**, but in some cases can also be **Hard Macros**.

---

### 6. Tapeout and Fabrication
- After physical design, output is a **GDSII file**.
- Perform:
  - **DRC (Design Rule Check)**
  - **LVS (Layout vs. Schematic)**
- Then, the design is given to the **factory**:
  - **Tape-out** ‚Üí sending the final GDSII.
  - **Tape-in** ‚Üí receiving fabricated silicon chips.

- Final chip will work with external peripherals.
- Output of this stage is **O,4**.

---

### 7. Verification of Flow
- At every stage, ensure:  
- If all outputs match, the chip is considered **perfectly working**.

---

### 8. Operating Frequency
- In most cases, we are going to do analysis and validation in the range of:
- **100 MHz to 130 MHz**.

---
## üìñ VLSI SoC Design Flow - Summary

| **Stage** | **Output / Label** | **Description** |
|-----------|--------------------|-----------------|
| üìù **C Modeling** | O,1 | - Begin with **Spec C model**.<br>- Compare with **GCC output (O,0)**.<br>- Use a **C testbench** as application driver.<br>- Ensure GCC output = Spec C model output. |
| ‚öôÔ∏è **RTL Design** | O,2 | - Convert C model into **Verilog RTL**.<br>- RTL is the **soft copy of hardware**.<br>- Validate: Spec C model = RTL output. |
| üñ•Ô∏è **SoC Integration** | O,3 | - Integrate **Processor + Peripherals + GPIOs**.<br>- Includes **synthesizable macros** & **Analog IPs**.<br>- PLLs / clock multipliers adjust internal speeds.<br>- Verification: RTL (O,2) = SoC (O,3). |
| üèóÔ∏è **Physical Design (RTL ‚Üí GDSII)** | ‚Äî | - Back-end flow steps:<br>  ‚Ä¢ Floorplanning<br>  ‚Ä¢ Placement<br>  ‚Ä¢ Clock Tree Synthesis (CTS)<br>  ‚Ä¢ Routing<br>- Processors = soft logic; Macros & Analog IPs = **Hard Macros**. |
| üè≠ **Tapeout & Fabrication** | O,4 | - Output = **GDSII file**.<br>- Perform **DRC (Design Rule Check)** & **LVS (Layout vs Schematic)**.<br>- **Tape-out** ‚Üí send GDSII to fab.<br>- **Tape-in** ‚Üí receive fabricated silicon chip. |
| ‚úÖ **Verification at Each Stage** | ‚Äî | - Always check equivalence between outputs:<br>O,0 = O,1 = O,2 = O,3 = O,4. |


## ‚úÖ Outcome
- Learned the **entire SoC design cycle** from **C model ‚Üí RTL ‚Üí SoC Integration ‚Üí GDSII ‚Üí Tapeout ‚Üí Fabrication**.  
- Understood the importance of **equivalence checking** between different design stages.  
- Clear understanding of how a concept moves from **software modeling** to an actual **fabricated chip**.
