

================================================================
== Vitis HLS Report for 'floyd_warshall'
================================================================
* Date:           Tue May  6 10:53:02 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        floyd_warshall
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.550 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   432004|   432004|  2.160 ms|  2.160 ms|  432005|  432005|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3  |   432002|   432002|         5|          2|          1|  216000|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:3]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %path, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %path"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln10 = store i18 0, i18 %indvar_flatten14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 18 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 19 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln10 = store i12 0, i12 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 20 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 21 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 22 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 25 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i18 %indvar_flatten14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 26 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%icmp_ln10 = icmp_eq  i18 %indvar_flatten14_load, i18 216000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 28 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln10_1 = add i18 %indvar_flatten14_load, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 29 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc38, void %for.end40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 30 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.62ns)   --->   "%icmp_ln11 = icmp_eq  i12 %indvar_flatten_load, i12 3600" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 34 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.29ns)   --->   "%select_ln10 = select i1 %icmp_ln11, i6 0, i6 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 35 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln12 = icmp_eq  i6 %j_load, i6 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 36 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln11 = add i6 %select_ln10, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 37 'add' 'add_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln12 = store i18 %add_ln10_1, i18 %indvar_flatten14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 38 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 39 'load' 'k_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln10 = add i6 %k_load, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 40 'add' 'add_ln10' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.29ns)   --->   "%select_ln10_1 = select i1 %icmp_ln11, i6 %add_ln10, i6 %k_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 41 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln10_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 42 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln10_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln10_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i8 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 45 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln13 = sub i12 %tmp, i12 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 46 'sub' 'sub_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln10)   --->   "%xor_ln10 = xor i1 %icmp_ln11, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 47 'xor' 'xor_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln10 = and i1 %icmp_ln12, i1 %xor_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 48 'and' 'and_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln11)   --->   "%or_ln11 = or i1 %and_ln10, i1 %icmp_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 49 'or' 'or_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln11 = select i1 %or_ln11, i6 0, i6 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 50 'select' 'select_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.29ns)   --->   "%select_ln11_1 = select i1 %and_ln10, i6 %add_ln11, i6 %select_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 51 'select' 'select_ln11_1' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln11_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 52 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln11_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i8 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 54 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns)   --->   "%sub_ln13_1 = sub i12 %p_shl, i12 %zext_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 55 'sub' 'sub_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.74ns)   --->   "%add_ln13_1 = add i12 %sub_ln13_1, i12 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 56 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i12 %add_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 57 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i32 %path, i64 0, i64 %zext_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 58 'getelementptr' 'path_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i6 %select_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 59 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.74ns)   --->   "%add_ln13_2 = add i12 %sub_ln13_1, i12 %zext_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 60 'add' 'add_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i12 %add_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 61 'zext' 'zext_ln13_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%path_addr_1 = getelementptr i32 %path, i64 0, i64 %zext_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 62 'getelementptr' 'path_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln13_3 = add i12 %sub_ln13, i12 %zext_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 63 'add' 'add_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [2/2] (1.64ns)   --->   "%path_load = load i12 %path_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 64 'load' 'path_load' <Predicate = (!icmp_ln10)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 65 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.64ns)   --->   "%path_load_1 = load i12 %path_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 66 'load' 'path_load_1' <Predicate = (!icmp_ln10)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 67 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 67 'icmp' 'addr_cmp' <Predicate = (!icmp_ln10)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln13 = store i64 %zext_ln13_5, i64 %reuse_addr_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 68 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln12 = add i6 %select_ln11, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 69 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.74ns)   --->   "%add_ln11_1 = add i12 %indvar_flatten_load, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 70 'add' 'add_ln11_1' <Predicate = (!icmp_ln10 & !icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.29ns)   --->   "%select_ln11_2 = select i1 %icmp_ln11, i12 1, i12 %add_ln11_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 71 'select' 'select_ln11_2' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %select_ln10_1, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 72 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln12 = store i12 %select_ln11_2, i12 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 73 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %select_ln11_1, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 74 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %add_ln12, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 75 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i12 %add_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 76 'zext' 'zext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%path_addr_2 = getelementptr i32 %path, i64 0, i64 %zext_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 77 'getelementptr' 'path_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (1.64ns)   --->   "%path_load = load i12 %path_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 78 'load' 'path_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 79 [1/2] (1.64ns)   --->   "%path_load_1 = load i12 %path_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 79 'load' 'path_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 80 [2/2] (1.64ns)   --->   "%path_load_2 = load i12 %path_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 80 'load' 'path_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:17]   --->   Operation 96 'ret' 'ret_ln17' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 81 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %path_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 82 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (1.64ns)   --->   "%path_load_2 = load i12 %path_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 83 'load' 'path_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 84 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln13 = add i32 %path_load_2, i32 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 84 'add' 'add_ln13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 216000, i64 216000, i64 216000"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_11_2_VITIS_LOOP_12_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:8]   --->   Operation 90 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_slt  i32 %path_load, i32 %add_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 91 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.22ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i32 %path_load, i32 %add_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 92 'select' 'select_ln13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.64ns)   --->   "%store_ln13 = store i32 %select_ln13, i12 %path_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 93 'store' 'store_ln13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln13 = store i32 %select_ln13, i32 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 94 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 95 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.63ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [6]  (0 ns)
	'load' operation ('indvar_flatten_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11) on local variable 'indvar_flatten' [29]  (0 ns)
	'icmp' operation ('icmp_ln11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11) [34]  (0.629 ns)
	'select' operation ('select_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10) [35]  (0.293 ns)
	'add' operation ('add_ln11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11) [46]  (0.706 ns)

 <State 2>: 3.55ns
The critical path consists of the following:
	'xor' operation ('xor_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10) [43]  (0 ns)
	'and' operation ('and_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10) [45]  (0.122 ns)
	'select' operation ('select_ln11_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11) [50]  (0.293 ns)
	'sub' operation ('sub_ln13_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) [54]  (0.745 ns)
	'add' operation ('add_ln13_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) [60]  (0.745 ns)
	'getelementptr' operation ('path_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) [62]  (0 ns)
	'load' operation ('path_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) on array 'path' [67]  (1.65 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('path_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) on array 'path' [67]  (1.65 ns)

 <State 4>: 2.52ns
The critical path consists of the following:
	'load' operation ('path_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) on array 'path' [73]  (1.65 ns)
	'add' operation ('add_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) [74]  (0.88 ns)

 <State 5>: 2.73ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) [75]  (0.859 ns)
	'select' operation ('select_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) [76]  (0.227 ns)
	'store' operation ('store_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13) of variable 'select_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13 on array 'path' [77]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
