Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep  7 16:55:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_lab2_impl_1.twr e155_lab2_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab2/radiant_project/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 61.6667%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
counter1/sel/SR                         |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s2[0]                                   |                     input
s2[1]                                   |                     input
s2[2]                                   |                     input
s2[3]                                   |                     input
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
reset                                   |                     input
led[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        23
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter1/count_14__i24/D                 |   28.543 ns 
{counter1/count_14__i23/SR   counter1/count_14__i24/SR}              
                                         |   28.555 ns 
counter1/count_14__i23/D                 |   28.820 ns 
{counter1/count_14__i11/SR   counter1/count_14__i12/SR}              
                                         |   29.150 ns 
counter1/count_14__i0/SR                 |   29.150 ns 
{counter1/count_14__i1/SR   counter1/count_14__i2/SR}              
                                         |   29.150 ns 
{counter1/count_14__i3/SR   counter1/count_14__i4/SR}              
                                         |   29.150 ns 
{counter1/count_14__i5/SR   counter1/count_14__i6/SR}              
                                         |   29.150 ns 
{counter1/count_14__i7/SR   counter1/count_14__i8/SR}              
                                         |   29.150 ns 
{counter1/count_14__i13/SR   counter1/count_14__i14/SR}              
                                         |   29.150 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter1/count_14__i0/Q  (SLICE_R14C4A)
Path End         : counter1/count_14__i24/D  (SLICE_R14C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.542 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
counter1/clk                                                 NET DELAY               5.499                  5.499  15      
counter1/count_14__i0/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter1/count_14__i0/CK->counter1/count_14__i0/Q
                                          SLICE_R14C4A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
counter1/count[0]                                            NET DELAY               2.022                  8.909  2       
counter1/count_14_add_4_1/C1->counter1/count_14_add_4_1/CO1
                                          SLICE_R14C4A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
counter1/n283                                                NET DELAY               0.000                  9.252  2       
counter1/count_14_add_4_3/CI0->counter1/count_14_add_4_3/CO0
                                          SLICE_R14C4B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
counter1/n750                                                NET DELAY               0.000                  9.529  2       
counter1/count_14_add_4_3/CI1->counter1/count_14_add_4_3/CO1
                                          SLICE_R14C4B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
counter1/n285                                                NET DELAY               0.000                  9.806  2       
counter1/count_14_add_4_5/CI0->counter1/count_14_add_4_5/CO0
                                          SLICE_R14C4C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
counter1/n753                                                NET DELAY               0.000                 10.083  2       
counter1/count_14_add_4_5/CI1->counter1/count_14_add_4_5/CO1
                                          SLICE_R14C4C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
counter1/n287                                                NET DELAY               0.000                 10.360  2       
counter1/count_14_add_4_7/CI0->counter1/count_14_add_4_7/CO0
                                          SLICE_R14C4D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
counter1/n756                                                NET DELAY               0.000                 10.637  2       
counter1/count_14_add_4_7/CI1->counter1/count_14_add_4_7/CO1
                                          SLICE_R14C4D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
counter1/n289                                                NET DELAY               0.555                 11.469  2       
counter1/count_14_add_4_9/CI0->counter1/count_14_add_4_9/CO0
                                          SLICE_R14C5A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
counter1/n759                                                NET DELAY               0.000                 11.746  2       
counter1/count_14_add_4_9/CI1->counter1/count_14_add_4_9/CO1
                                          SLICE_R14C5A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
counter1/n291                                                NET DELAY               0.000                 12.023  2       
counter1/count_14_add_4_11/CI0->counter1/count_14_add_4_11/CO0
                                          SLICE_R14C5B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
counter1/n762                                                NET DELAY               0.000                 12.300  2       
counter1/count_14_add_4_11/CI1->counter1/count_14_add_4_11/CO1
                                          SLICE_R14C5B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
counter1/n293                                                NET DELAY               0.000                 12.577  2       
counter1/count_14_add_4_13/CI0->counter1/count_14_add_4_13/CO0
                                          SLICE_R14C5C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
counter1/n765                                                NET DELAY               0.000                 12.854  2       
counter1/count_14_add_4_13/CI1->counter1/count_14_add_4_13/CO1
                                          SLICE_R14C5C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
counter1/n295                                                NET DELAY               0.000                 13.131  2       
counter1/count_14_add_4_15/CI0->counter1/count_14_add_4_15/CO0
                                          SLICE_R14C5D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
counter1/n768                                                NET DELAY               0.000                 13.408  2       
counter1/count_14_add_4_15/CI1->counter1/count_14_add_4_15/CO1
                                          SLICE_R14C5D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
counter1/n297                                                NET DELAY               0.555                 14.240  2       
counter1/count_14_add_4_17/CI0->counter1/count_14_add_4_17/CO0
                                          SLICE_R14C6A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
counter1/n771                                                NET DELAY               0.000                 14.517  2       
counter1/count_14_add_4_17/CI1->counter1/count_14_add_4_17/CO1
                                          SLICE_R14C6A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
counter1/n299                                                NET DELAY               0.000                 14.794  2       
counter1/count_14_add_4_19/CI0->counter1/count_14_add_4_19/CO0
                                          SLICE_R14C6B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
counter1/n774                                                NET DELAY               0.000                 15.071  2       
counter1/count_14_add_4_19/CI1->counter1/count_14_add_4_19/CO1
                                          SLICE_R14C6B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
counter1/n301                                                NET DELAY               0.000                 15.348  2       
counter1/count_14_add_4_21/CI0->counter1/count_14_add_4_21/CO0
                                          SLICE_R14C6C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
counter1/n777                                                NET DELAY               0.000                 15.625  2       
counter1/count_14_add_4_21/CI1->counter1/count_14_add_4_21/CO1
                                          SLICE_R14C6C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
counter1/n303                                                NET DELAY               0.000                 15.902  2       
counter1/count_14_add_4_23/CI0->counter1/count_14_add_4_23/CO0
                                          SLICE_R14C6D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
counter1/n780                                                NET DELAY               0.000                 16.179  2       
counter1/count_14_add_4_23/CI1->counter1/count_14_add_4_23/CO1
                                          SLICE_R14C6D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
counter1/n305                                                NET DELAY               0.555                 17.011  2       
counter1/count_14_add_4_25/CI0->counter1/count_14_add_4_25/CO0
                                          SLICE_R14C7A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
counter1/n783                                                NET DELAY               0.661                 17.949  2       
counter1/count_14_add_4_25/D1->counter1/count_14_add_4_25/S1
                                          SLICE_R14C7A       D1_TO_F1_DELAY          0.476                 18.425  1       
counter1/n105[24]                                            NET DELAY               0.000                 18.425  1       
counter1/count_14__i24/D                                     ENDPOINT                0.000                 18.425  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
counter1/clk                                                 NET DELAY               5.499                 47.165  15      
{counter1/count_14__i23/CK   counter1/count_14__i24/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.424)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.542  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i11/Q  (SLICE_R14C5C)
Path End         : {counter1/count_14__i23/SR   counter1/count_14__i24/SR}  (SLICE_R14C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.554 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
counter1/clk                                                 NET DELAY           5.499                  5.499  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_14__i11/CK->counter1/count_14__i11/Q
                                          SLICE_R14C5C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[11]                                           NET DELAY           2.141                  9.028  2       
counter1/i12_4_lut/B->counter1/i12_4_lut/Z
                                          SLICE_R15C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n29                                                 NET DELAY           2.485                 11.962  1       
counter1/i15_4_lut/A->counter1/i15_4_lut/Z
                                          SLICE_R15C5A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n32_adj_50                                          NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R15C5B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n10                                                 NET DELAY           0.304                 13.522  1       
counter1/i8_4_lut/D->counter1/i8_4_lut/Z  SLICE_R15C5B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n159                                                NET DELAY           0.304                 14.302  2       
counter1/i12_2_lut/A->counter1/i12_2_lut/Z
                                          SLICE_R15C5C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n32                                                 NET DELAY           3.331                 18.082  13      
{counter1/count_14__i23/SR   counter1/count_14__i24/SR}
                                                             ENDPOINT            0.000                 18.082  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
counter1/clk                                                 NET DELAY           5.499                 47.165  15      
{counter1/count_14__i23/CK   counter1/count_14__i24/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.081)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.554  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i0/Q  (SLICE_R14C4A)
Path End         : counter1/count_14__i23/D  (SLICE_R14C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.819 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
counter1/clk                                                 NET DELAY               5.499                  5.499  15      
counter1/count_14__i0/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter1/count_14__i0/CK->counter1/count_14__i0/Q
                                          SLICE_R14C4A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
counter1/count[0]                                            NET DELAY               2.022                  8.909  2       
counter1/count_14_add_4_1/C1->counter1/count_14_add_4_1/CO1
                                          SLICE_R14C4A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
counter1/n283                                                NET DELAY               0.000                  9.252  2       
counter1/count_14_add_4_3/CI0->counter1/count_14_add_4_3/CO0
                                          SLICE_R14C4B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
counter1/n750                                                NET DELAY               0.000                  9.529  2       
counter1/count_14_add_4_3/CI1->counter1/count_14_add_4_3/CO1
                                          SLICE_R14C4B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
counter1/n285                                                NET DELAY               0.000                  9.806  2       
counter1/count_14_add_4_5/CI0->counter1/count_14_add_4_5/CO0
                                          SLICE_R14C4C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
counter1/n753                                                NET DELAY               0.000                 10.083  2       
counter1/count_14_add_4_5/CI1->counter1/count_14_add_4_5/CO1
                                          SLICE_R14C4C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
counter1/n287                                                NET DELAY               0.000                 10.360  2       
counter1/count_14_add_4_7/CI0->counter1/count_14_add_4_7/CO0
                                          SLICE_R14C4D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
counter1/n756                                                NET DELAY               0.000                 10.637  2       
counter1/count_14_add_4_7/CI1->counter1/count_14_add_4_7/CO1
                                          SLICE_R14C4D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
counter1/n289                                                NET DELAY               0.555                 11.469  2       
counter1/count_14_add_4_9/CI0->counter1/count_14_add_4_9/CO0
                                          SLICE_R14C5A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
counter1/n759                                                NET DELAY               0.000                 11.746  2       
counter1/count_14_add_4_9/CI1->counter1/count_14_add_4_9/CO1
                                          SLICE_R14C5A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
counter1/n291                                                NET DELAY               0.000                 12.023  2       
counter1/count_14_add_4_11/CI0->counter1/count_14_add_4_11/CO0
                                          SLICE_R14C5B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
counter1/n762                                                NET DELAY               0.000                 12.300  2       
counter1/count_14_add_4_11/CI1->counter1/count_14_add_4_11/CO1
                                          SLICE_R14C5B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
counter1/n293                                                NET DELAY               0.000                 12.577  2       
counter1/count_14_add_4_13/CI0->counter1/count_14_add_4_13/CO0
                                          SLICE_R14C5C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
counter1/n765                                                NET DELAY               0.000                 12.854  2       
counter1/count_14_add_4_13/CI1->counter1/count_14_add_4_13/CO1
                                          SLICE_R14C5C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
counter1/n295                                                NET DELAY               0.000                 13.131  2       
counter1/count_14_add_4_15/CI0->counter1/count_14_add_4_15/CO0
                                          SLICE_R14C5D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
counter1/n768                                                NET DELAY               0.000                 13.408  2       
counter1/count_14_add_4_15/CI1->counter1/count_14_add_4_15/CO1
                                          SLICE_R14C5D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
counter1/n297                                                NET DELAY               0.555                 14.240  2       
counter1/count_14_add_4_17/CI0->counter1/count_14_add_4_17/CO0
                                          SLICE_R14C6A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
counter1/n771                                                NET DELAY               0.000                 14.517  2       
counter1/count_14_add_4_17/CI1->counter1/count_14_add_4_17/CO1
                                          SLICE_R14C6A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
counter1/n299                                                NET DELAY               0.000                 14.794  2       
counter1/count_14_add_4_19/CI0->counter1/count_14_add_4_19/CO0
                                          SLICE_R14C6B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
counter1/n774                                                NET DELAY               0.000                 15.071  2       
counter1/count_14_add_4_19/CI1->counter1/count_14_add_4_19/CO1
                                          SLICE_R14C6B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
counter1/n301                                                NET DELAY               0.000                 15.348  2       
counter1/count_14_add_4_21/CI0->counter1/count_14_add_4_21/CO0
                                          SLICE_R14C6C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
counter1/n777                                                NET DELAY               0.000                 15.625  2       
counter1/count_14_add_4_21/CI1->counter1/count_14_add_4_21/CO1
                                          SLICE_R14C6C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
counter1/n303                                                NET DELAY               0.000                 15.902  2       
counter1/count_14_add_4_23/CI0->counter1/count_14_add_4_23/CO0
                                          SLICE_R14C6D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
counter1/n780                                                NET DELAY               0.000                 16.179  2       
counter1/count_14_add_4_23/CI1->counter1/count_14_add_4_23/CO1
                                          SLICE_R14C6D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
counter1/n305                                                NET DELAY               1.216                 17.672  2       
counter1/count_14_add_4_25/D0->counter1/count_14_add_4_25/S0
                                          SLICE_R14C7A       D0_TO_F0_DELAY          0.476                 18.148  1       
counter1/n105[23]                                            NET DELAY               0.000                 18.148  1       
counter1/count_14__i23/D                                     ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
counter1/clk                                                 NET DELAY               5.499                 47.165  15      
{counter1/count_14__i23/CK   counter1/count_14__i24/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.819  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i11/Q  (SLICE_R14C5C)
Path End         : {counter1/count_14__i11/SR   counter1/count_14__i12/SR}  (SLICE_R14C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.0% (route), 31.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.149 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
counter1/clk                                                 NET DELAY           5.499                  5.499  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_14__i11/CK->counter1/count_14__i11/Q
                                          SLICE_R14C5C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[11]                                           NET DELAY           2.141                  9.028  2       
counter1/i12_4_lut/B->counter1/i12_4_lut/Z
                                          SLICE_R15C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n29                                                 NET DELAY           2.485                 11.962  1       
counter1/i15_4_lut/A->counter1/i15_4_lut/Z
                                          SLICE_R15C5A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n32_adj_50                                          NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R15C5B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n10                                                 NET DELAY           0.304                 13.522  1       
counter1/i8_4_lut/D->counter1/i8_4_lut/Z  SLICE_R15C5B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n159                                                NET DELAY           0.304                 14.302  2       
counter1/i12_2_lut/A->counter1/i12_2_lut/Z
                                          SLICE_R15C5C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n32                                                 NET DELAY           2.736                 17.487  13      
{counter1/count_14__i11/SR   counter1/count_14__i12/SR}
                                                             ENDPOINT            0.000                 17.487  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
counter1/clk                                                 NET DELAY           5.499                 47.165  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(17.486)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.149  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i11/Q  (SLICE_R14C5C)
Path End         : counter1/count_14__i0/SR  (SLICE_R14C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.0% (route), 31.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.149 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
counter1/clk                                                 NET DELAY           5.499                  5.499  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_14__i11/CK->counter1/count_14__i11/Q
                                          SLICE_R14C5C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[11]                                           NET DELAY           2.141                  9.028  2       
counter1/i12_4_lut/B->counter1/i12_4_lut/Z
                                          SLICE_R15C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n29                                                 NET DELAY           2.485                 11.962  1       
counter1/i15_4_lut/A->counter1/i15_4_lut/Z
                                          SLICE_R15C5A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n32_adj_50                                          NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R15C5B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n10                                                 NET DELAY           0.304                 13.522  1       
counter1/i8_4_lut/D->counter1/i8_4_lut/Z  SLICE_R15C5B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n159                                                NET DELAY           0.304                 14.302  2       
counter1/i12_2_lut/A->counter1/i12_2_lut/Z
                                          SLICE_R15C5C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n32                                                 NET DELAY           2.736                 17.487  13      
counter1/count_14__i0/SR                                     ENDPOINT            0.000                 17.487  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
counter1/clk                                                 NET DELAY           5.499                 47.165  15      
counter1/count_14__i0/CK                                     CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(17.486)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.149  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i11/Q  (SLICE_R14C5C)
Path End         : {counter1/count_14__i1/SR   counter1/count_14__i2/SR}  (SLICE_R14C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.0% (route), 31.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.149 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
counter1/clk                                                 NET DELAY           5.499                  5.499  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_14__i11/CK->counter1/count_14__i11/Q
                                          SLICE_R14C5C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[11]                                           NET DELAY           2.141                  9.028  2       
counter1/i12_4_lut/B->counter1/i12_4_lut/Z
                                          SLICE_R15C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n29                                                 NET DELAY           2.485                 11.962  1       
counter1/i15_4_lut/A->counter1/i15_4_lut/Z
                                          SLICE_R15C5A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n32_adj_50                                          NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R15C5B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n10                                                 NET DELAY           0.304                 13.522  1       
counter1/i8_4_lut/D->counter1/i8_4_lut/Z  SLICE_R15C5B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n159                                                NET DELAY           0.304                 14.302  2       
counter1/i12_2_lut/A->counter1/i12_2_lut/Z
                                          SLICE_R15C5C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n32                                                 NET DELAY           2.736                 17.487  13      
{counter1/count_14__i1/SR   counter1/count_14__i2/SR}
                                                             ENDPOINT            0.000                 17.487  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
counter1/clk                                                 NET DELAY           5.499                 47.165  15      
{counter1/count_14__i1/CK   counter1/count_14__i2/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(17.486)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.149  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i11/Q  (SLICE_R14C5C)
Path End         : {counter1/count_14__i3/SR   counter1/count_14__i4/SR}  (SLICE_R14C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.0% (route), 31.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.149 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
counter1/clk                                                 NET DELAY           5.499                  5.499  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_14__i11/CK->counter1/count_14__i11/Q
                                          SLICE_R14C5C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[11]                                           NET DELAY           2.141                  9.028  2       
counter1/i12_4_lut/B->counter1/i12_4_lut/Z
                                          SLICE_R15C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n29                                                 NET DELAY           2.485                 11.962  1       
counter1/i15_4_lut/A->counter1/i15_4_lut/Z
                                          SLICE_R15C5A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n32_adj_50                                          NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R15C5B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n10                                                 NET DELAY           0.304                 13.522  1       
counter1/i8_4_lut/D->counter1/i8_4_lut/Z  SLICE_R15C5B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n159                                                NET DELAY           0.304                 14.302  2       
counter1/i12_2_lut/A->counter1/i12_2_lut/Z
                                          SLICE_R15C5C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n32                                                 NET DELAY           2.736                 17.487  13      
{counter1/count_14__i3/SR   counter1/count_14__i4/SR}
                                                             ENDPOINT            0.000                 17.487  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
counter1/clk                                                 NET DELAY           5.499                 47.165  15      
{counter1/count_14__i3/CK   counter1/count_14__i4/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(17.486)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.149  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i11/Q  (SLICE_R14C5C)
Path End         : {counter1/count_14__i5/SR   counter1/count_14__i6/SR}  (SLICE_R14C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.0% (route), 31.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.149 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
counter1/clk                                                 NET DELAY           5.499                  5.499  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_14__i11/CK->counter1/count_14__i11/Q
                                          SLICE_R14C5C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[11]                                           NET DELAY           2.141                  9.028  2       
counter1/i12_4_lut/B->counter1/i12_4_lut/Z
                                          SLICE_R15C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n29                                                 NET DELAY           2.485                 11.962  1       
counter1/i15_4_lut/A->counter1/i15_4_lut/Z
                                          SLICE_R15C5A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n32_adj_50                                          NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R15C5B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n10                                                 NET DELAY           0.304                 13.522  1       
counter1/i8_4_lut/D->counter1/i8_4_lut/Z  SLICE_R15C5B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n159                                                NET DELAY           0.304                 14.302  2       
counter1/i12_2_lut/A->counter1/i12_2_lut/Z
                                          SLICE_R15C5C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n32                                                 NET DELAY           2.736                 17.487  13      
{counter1/count_14__i5/SR   counter1/count_14__i6/SR}
                                                             ENDPOINT            0.000                 17.487  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
counter1/clk                                                 NET DELAY           5.499                 47.165  15      
{counter1/count_14__i5/CK   counter1/count_14__i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(17.486)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.149  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i11/Q  (SLICE_R14C5C)
Path End         : {counter1/count_14__i7/SR   counter1/count_14__i8/SR}  (SLICE_R14C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.0% (route), 31.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.149 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
counter1/clk                                                 NET DELAY           5.499                  5.499  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_14__i11/CK->counter1/count_14__i11/Q
                                          SLICE_R14C5C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[11]                                           NET DELAY           2.141                  9.028  2       
counter1/i12_4_lut/B->counter1/i12_4_lut/Z
                                          SLICE_R15C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n29                                                 NET DELAY           2.485                 11.962  1       
counter1/i15_4_lut/A->counter1/i15_4_lut/Z
                                          SLICE_R15C5A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n32_adj_50                                          NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R15C5B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n10                                                 NET DELAY           0.304                 13.522  1       
counter1/i8_4_lut/D->counter1/i8_4_lut/Z  SLICE_R15C5B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n159                                                NET DELAY           0.304                 14.302  2       
counter1/i12_2_lut/A->counter1/i12_2_lut/Z
                                          SLICE_R15C5C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n32                                                 NET DELAY           2.736                 17.487  13      
{counter1/count_14__i7/SR   counter1/count_14__i8/SR}
                                                             ENDPOINT            0.000                 17.487  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
counter1/clk                                                 NET DELAY           5.499                 47.165  15      
{counter1/count_14__i7/CK   counter1/count_14__i8/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(17.486)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.149  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i11/Q  (SLICE_R14C5C)
Path End         : {counter1/count_14__i13/SR   counter1/count_14__i14/SR}  (SLICE_R14C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.0% (route), 31.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.149 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
counter1/clk                                                 NET DELAY           5.499                  5.499  15      
{counter1/count_14__i11/CK   counter1/count_14__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_14__i11/CK->counter1/count_14__i11/Q
                                          SLICE_R14C5C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter1/count[11]                                           NET DELAY           2.141                  9.028  2       
counter1/i12_4_lut/B->counter1/i12_4_lut/Z
                                          SLICE_R15C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n29                                                 NET DELAY           2.485                 11.962  1       
counter1/i15_4_lut/A->counter1/i15_4_lut/Z
                                          SLICE_R15C5A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n32_adj_50                                          NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R15C5B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n10                                                 NET DELAY           0.304                 13.522  1       
counter1/i8_4_lut/D->counter1/i8_4_lut/Z  SLICE_R15C5B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n159                                                NET DELAY           0.304                 14.302  2       
counter1/i12_2_lut/A->counter1/i12_2_lut/Z
                                          SLICE_R15C5C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n32                                                 NET DELAY           2.736                 17.487  13      
{counter1/count_14__i13/SR   counter1/count_14__i14/SR}
                                                             ENDPOINT            0.000                 17.487  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
counter1/clk                                                 NET DELAY           5.499                 47.165  15      
{counter1/count_14__i13/CK   counter1/count_14__i14/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(17.486)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.149  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter1/count_14__i3/D                  |    1.913 ns 
counter1/count_14__i4/D                  |    1.913 ns 
counter1/count_14__i5/D                  |    1.913 ns 
counter1/count_14__i6/D                  |    1.913 ns 
counter1/count_14__i7/D                  |    1.913 ns 
counter1/count_14__i8/D                  |    1.913 ns 
counter1/count_14__i13/D                 |    1.913 ns 
counter1/count_14__i14/D                 |    1.913 ns 
counter1/count_14__i15/D                 |    1.913 ns 
counter1/count_14__i16/D                 |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter1/count_14__i3/Q  (SLICE_R14C4C)
Path End         : counter1/count_14__i3/D  (SLICE_R14C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i3/CK   counter1/count_14__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i3/CK->counter1/count_14__i3/Q
                                          SLICE_R14C4C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[3]                                            NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_5/C0->counter1/count_14_add_4_5/S0
                                          SLICE_R14C4C       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n105[3]                                             NET DELAY        0.000                  4.997  1       
counter1/count_14__i3/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i3/CK   counter1/count_14__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i4/Q  (SLICE_R14C4C)
Path End         : counter1/count_14__i4/D  (SLICE_R14C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i3/CK   counter1/count_14__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i4/CK->counter1/count_14__i4/Q
                                          SLICE_R14C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[4]                                            NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_5/C1->counter1/count_14_add_4_5/S1
                                          SLICE_R14C4C       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n105[4]                                             NET DELAY        0.000                  4.997  1       
counter1/count_14__i4/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i3/CK   counter1/count_14__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i5/Q  (SLICE_R14C4D)
Path End         : counter1/count_14__i5/D  (SLICE_R14C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i5/CK   counter1/count_14__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i5/CK->counter1/count_14__i5/Q
                                          SLICE_R14C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[5]                                            NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_7/C0->counter1/count_14_add_4_7/S0
                                          SLICE_R14C4D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n105[5]                                             NET DELAY        0.000                  4.997  1       
counter1/count_14__i5/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i5/CK   counter1/count_14__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i6/Q  (SLICE_R14C4D)
Path End         : counter1/count_14__i6/D  (SLICE_R14C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i5/CK   counter1/count_14__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i6/CK->counter1/count_14__i6/Q
                                          SLICE_R14C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[6]                                            NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_7/C1->counter1/count_14_add_4_7/S1
                                          SLICE_R14C4D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n105[6]                                             NET DELAY        0.000                  4.997  1       
counter1/count_14__i6/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i5/CK   counter1/count_14__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i7/Q  (SLICE_R14C5A)
Path End         : counter1/count_14__i7/D  (SLICE_R14C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i7/CK   counter1/count_14__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i7/CK->counter1/count_14__i7/Q
                                          SLICE_R14C5A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[7]                                            NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_9/C0->counter1/count_14_add_4_9/S0
                                          SLICE_R14C5A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n105[7]                                             NET DELAY        0.000                  4.997  1       
counter1/count_14__i7/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i7/CK   counter1/count_14__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i8/Q  (SLICE_R14C5A)
Path End         : counter1/count_14__i8/D  (SLICE_R14C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i7/CK   counter1/count_14__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i8/CK->counter1/count_14__i8/Q
                                          SLICE_R14C5A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[8]                                            NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_9/C1->counter1/count_14_add_4_9/S1
                                          SLICE_R14C5A       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n105[8]                                             NET DELAY        0.000                  4.997  1       
counter1/count_14__i8/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i7/CK   counter1/count_14__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i13/Q  (SLICE_R14C5D)
Path End         : counter1/count_14__i13/D  (SLICE_R14C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i13/CK   counter1/count_14__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i13/CK->counter1/count_14__i13/Q
                                          SLICE_R14C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[13]                                           NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_15/C0->counter1/count_14_add_4_15/S0
                                          SLICE_R14C5D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n105[13]                                            NET DELAY        0.000                  4.997  1       
counter1/count_14__i13/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i13/CK   counter1/count_14__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i14/Q  (SLICE_R14C5D)
Path End         : counter1/count_14__i14/D  (SLICE_R14C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i13/CK   counter1/count_14__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i14/CK->counter1/count_14__i14/Q
                                          SLICE_R14C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[14]                                           NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_15/C1->counter1/count_14_add_4_15/S1
                                          SLICE_R14C5D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n105[14]                                            NET DELAY        0.000                  4.997  1       
counter1/count_14__i14/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i13/CK   counter1/count_14__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i15/Q  (SLICE_R14C6A)
Path End         : counter1/count_14__i15/D  (SLICE_R14C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i15/CK   counter1/count_14__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i15/CK->counter1/count_14__i15/Q
                                          SLICE_R14C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter1/count[15]                                           NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_17/C0->counter1/count_14_add_4_17/S0
                                          SLICE_R14C6A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter1/n105[15]                                            NET DELAY        0.000                  4.997  1       
counter1/count_14__i15/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i15/CK   counter1/count_14__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_14__i16/Q  (SLICE_R14C6A)
Path End         : counter1/count_14__i16/D  (SLICE_R14C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i15/CK   counter1/count_14__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/count_14__i16/CK->counter1/count_14__i16/Q
                                          SLICE_R14C6A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter1/count[16]                                           NET DELAY        0.882                  4.745  2       
counter1/count_14_add_4_17/C1->counter1/count_14_add_4_17/S1
                                          SLICE_R14C6A       C1_TO_F1_DELAY   0.252                  4.997  1       
counter1/n105[16]                                            NET DELAY        0.000                  4.997  1       
counter1/count_14__i16/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
counter1/clk                                                 NET DELAY        3.084                  3.084  16      
{counter1/count_14__i15/CK   counter1/count_14__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



