<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>bias_1_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bias_1_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bias_1_q0</name>
        <type>Signed</type>
        <fractionWidth>9</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bias_2_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bias_2_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bias_2_q0</name>
        <type>Signed</type>
        <fractionWidth>9</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>training</name>
        <type>Signed</type>
        <fractionWidth>9</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w1_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w1_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w1_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w1_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w1_q0</name>
        <type>Signed</type>
        <fractionWidth>9</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w1_q1</name>
        <type>Signed</type>
        <fractionWidth>9</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w2_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w2_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w2_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w2_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w2_q0</name>
        <type>Signed</type>
        <fractionWidth>9</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>w2_q1</name>
        <type>Signed</type>
        <fractionWidth>9</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>30.303</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>97</latency>
    <II>98 ~ 41099</II>
  </modelParameters>
</AdditionalInfo>
