./sim_define.v

../../src/rtl/refCPU/pipeline_sync/rev00/dualport_mem_synch_rw_dualclk.sv

../../src/rtl/refCPU/pipeline_sync/rev00_protect/SMU_RV32I_Pipeline_System.vp

../../testbench/cpu_tb.v
