
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036372                       # Number of seconds simulated
sim_ticks                                 36372130695                       # Number of ticks simulated
final_tick                               565936510632                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 271204                       # Simulator instruction rate (inst/s)
host_op_rate                                   342729                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2979635                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906740                       # Number of bytes of host memory used
host_seconds                                 12206.91                       # Real time elapsed on the host
sim_insts                                  3310567167                       # Number of instructions simulated
sim_ops                                    4183660072                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2160384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       595456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1024768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3785344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1665792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1665792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16878                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4652                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8006                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29573                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13014                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13014                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59396685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16371216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28174539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               104072649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             130210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45798582                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45798582                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45798582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59396685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16371216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28174539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149871231                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87223336                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987154                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25417951                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013793                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13202079                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12097841                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163146                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87383                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32022266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170141112                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987154                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15260987                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36577609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10803408                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7454055                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15667740                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805964                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84810897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.465580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48233288     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647592      4.30%     61.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198331      3.77%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438980      4.05%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023787      3.57%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579619      1.86%     74.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1030021      1.21%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700713      3.18%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17958566     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84810897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355262                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.950638                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33687782                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7035223                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34792013                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545351                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8750519                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075082                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6691                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201806884                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51011                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8750519                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35349920                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3349873                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       983121                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33640792                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2736664                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194989223                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12633                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1711158                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          325                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270763243                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909278265                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909278265                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102503979                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34055                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18030                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7262533                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19245675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240361                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3265912                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183894067                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147774072                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284656                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60974221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186385825                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1996                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84810897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742395                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906796                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30578602     36.06%     36.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17844213     21.04%     57.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12012218     14.16%     71.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7633430      9.00%     80.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7529187      8.88%     89.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4441290      5.24%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3374788      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744145      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653024      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84810897                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083004     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            45      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202858     13.12%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259913     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121570201     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014577      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15743206     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8430066      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147774072                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694203                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545820                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010461                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382189513                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244903393                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143629453                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149319892                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263171                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7033546                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          420                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1086                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288138                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8750519                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2574668                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161432                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183928107                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19245675                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029811                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18018                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115975                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1086                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358605                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145194666                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798754                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579402                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989793                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582628                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8191039                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664631                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143775380                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143629453                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93710125                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261698537                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.646686                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358084                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61509746                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039238                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76060378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609536                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166503                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30744361     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453691     26.89%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8381259     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292677      5.64%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682574      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1813709      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999171      2.63%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009675      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3683261      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76060378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3683261                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256308783                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376622112                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2412439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872233                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872233                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146482                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146482                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655580880                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197004273                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189264527                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87223336                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32051750                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26131105                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2141614                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13565775                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12531486                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3458506                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94937                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32067498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176035174                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32051750                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15989992                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39116420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11377261                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5311785                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15834974                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1042093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85704990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46588570     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2586862      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4842213      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4819006      5.62%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2988417      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2382288      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1490479      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1394000      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18613155     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85704990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367468                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018212                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33443791                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5250434                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37570545                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       231189                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9209024                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5420888                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211224546                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1399                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9209024                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35875342                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1022377                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       902274                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35323554                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3372413                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     203643965                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1403159                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1032425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    285928686                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    950040752                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    950040752                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176883997                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109044688                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36264                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17416                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9383309                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18858644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9612729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       121107                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3457343                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192026554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152946869                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297070                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64938364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    198689977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85704990                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896398                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29225068     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18634044     21.74%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12417780     14.49%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8075954      9.42%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8497019      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4117862      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3243479      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       739129      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       754655      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85704990                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         953605     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        182332     13.86%     86.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       179263     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127944066     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2055018      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17416      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14793981      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8136388      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152946869                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.753509                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1315200                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393210997                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    257000101                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149459157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154262069                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       477316                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7327560                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2031                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2307890                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9209024                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         523133                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91560                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192061389                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       384660                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18858644                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9612729                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17416                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1338500                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1191456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2529956                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150928934                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14117627                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2017934                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22064436                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21398450                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7946809                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730373                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149506230                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149459157                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95269885                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273425814                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713523                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348430                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103016740                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126843735                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65218122                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2167495                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76495966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28889713     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21490324     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8927945     11.67%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4448189      5.81%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4445897      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1798368      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1810319      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       966076      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3719135      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76495966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103016740                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126843735                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18835923                       # Number of memory references committed
system.switch_cpus1.commit.loads             11531084                       # Number of loads committed
system.switch_cpus1.commit.membars              17416                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18308542                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114276455                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2616137                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3719135                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264838688                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393338687                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1518346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103016740                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126843735                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103016740                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846691                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846691                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181069                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181069                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678002524                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207625428                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194016648                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34832                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87223336                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31489552                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25629494                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2103969                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13423598                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12414918                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3242620                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92766                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34813793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171987176                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31489552                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15657538                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36143419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10794495                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5716768                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17018037                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       845944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85328453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.482503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49185034     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1953427      2.29%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2543972      2.98%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3828651      4.49%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3721091      4.36%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2824588      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1681698      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2516581      2.95%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17073411     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85328453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361022                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.971802                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35963200                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5597790                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34841960                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       271305                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8654197                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5330468                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     205761955                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8654197                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37869331                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1028986                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1795945                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33162605                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2817383                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199774347                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          734                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1216485                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       885694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    278370542                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    930383285                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    930383285                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173112235                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105258302                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42518                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        24082                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7966138                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18516055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9815231                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       190165                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2980806                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185673267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40427                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149586628                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279487                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60353741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183498302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6631                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85328453                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753069                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898330                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29825580     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18696162     21.91%     56.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12004541     14.07%     70.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8261085      9.68%     80.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7730349      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4110437      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3034068      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       909708      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       756523      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85328453                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         735116     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151617     14.23%     83.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       179012     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124460186     83.20%     83.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2113052      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16899      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14765406      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8231085      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149586628                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.714984                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1065750                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007125                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385846946                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    246068249                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145385699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150652378                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       506888                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7092825                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          855                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2493494                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          440                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8654197                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         600643                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98646                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185713699                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1274256                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18516055                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9815231                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23529                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         74976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          855                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1288384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1185595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2473979                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146723665                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13903227                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2862963                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21947495                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20551925                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8044268                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682161                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145424468                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145385699                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93404869                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262283805                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.666821                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101382395                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124603174                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61110783                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33796                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2138798                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76674255                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625098                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.152942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29699037     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21957559     28.64%     67.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8103711     10.57%     77.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4637145      6.05%     83.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3862253      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1868999      2.44%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1910805      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       810047      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3824699      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76674255                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101382395                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124603174                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18744967                       # Number of memory references committed
system.switch_cpus2.commit.loads             11423230                       # Number of loads committed
system.switch_cpus2.commit.membars              16898                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17871082                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112312762                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2542416                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3824699                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           258563513                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380086590                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1894883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101382395                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124603174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101382395                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860340                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860340                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162331                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162331                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       660269108                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200792256                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190054187                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33796                       # number of misc regfile writes
system.l20.replacements                         16888                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676982                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27128                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.955102                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.803177                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.784809                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5815.005618                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4407.406396                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567872                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430411                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79039                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79039                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17790                       # number of Writeback hits
system.l20.Writeback_hits::total                17790                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79039                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79039                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79039                       # number of overall hits
system.l20.overall_hits::total                  79039                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16878                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16888                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16878                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16888                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16878                       # number of overall misses
system.l20.overall_misses::total                16888                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2209642513                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2210847708                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2209642513                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2210847708                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2209642513                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2210847708                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95917                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95927                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17790                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17790                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95917                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95927                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95917                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95927                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.175965                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176051                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.175965                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176051                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.175965                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176051                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130918.504147                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130912.346518                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130918.504147                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130912.346518                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130918.504147                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130912.346518                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4211                       # number of writebacks
system.l20.writebacks::total                     4211                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16878                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16888                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16878                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16888                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16878                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16888                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2050716152                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2051827443                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2050716152                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2051827443                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2050716152                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2051827443                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175965                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176051                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.175965                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176051                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.175965                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176051                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121502.319706                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121496.177345                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121502.319706                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121496.177345                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121502.319706                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121496.177345                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4667                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          373469                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14907                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.053264                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.090360                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.509401                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2184.359442                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7728.040796                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030771                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001222                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.213316                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754691                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35470                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35470                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10662                       # number of Writeback hits
system.l21.Writeback_hits::total                10662                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35470                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35470                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35470                       # number of overall hits
system.l21.overall_hits::total                  35470                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4652                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4666                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4652                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4666                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4652                       # number of overall misses
system.l21.overall_misses::total                 4666                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1723536                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    606041918                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      607765454                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1723536                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    606041918                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       607765454                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1723536                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    606041918                       # number of overall miss cycles
system.l21.overall_miss_latency::total      607765454                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40122                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40136                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10662                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10662                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40122                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40136                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40122                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40136                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115946                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116255                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115946                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116255                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115946                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116255                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 130275.562769                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 130254.062152                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 130275.562769                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 130254.062152                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 130275.562769                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 130254.062152                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3341                       # number of writebacks
system.l21.writebacks::total                     3341                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4652                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4666                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4652                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4666                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4652                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4666                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    562172984                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    563765288                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    562172984                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    563765288                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    562172984                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    563765288                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115946                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116255                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115946                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116255                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115946                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116255                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120845.439381                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120824.108015                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120845.439381                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120824.108015                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120845.439381                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120824.108015                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8019                       # number of replacements
system.l22.tagsinuse                     12287.992296                       # Cycle average of tags in use
system.l22.total_refs                          596154                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20307                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.357069                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          935.418680                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.475154                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3694.539804                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7648.558658                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076125                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000771                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.300662                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.622441                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        44873                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  44873                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26179                       # number of Writeback hits
system.l22.Writeback_hits::total                26179                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        44873                       # number of demand (read+write) hits
system.l22.demand_hits::total                   44873                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        44873                       # number of overall hits
system.l22.overall_hits::total                  44873                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8005                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8018                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8006                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8019                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8006                       # number of overall misses
system.l22.overall_misses::total                 8019                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2632121                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    998710742                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1001342863                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data        49930                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total        49930                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2632121                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    998760672                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1001392793                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2632121                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    998760672                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1001392793                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52878                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52891                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26179                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26179                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52879                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52892                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52879                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52892                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151386                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151595                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151402                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151611                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151402                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151611                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 124760.867208                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 124886.862435                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data        49930                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total        49930                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 124751.520360                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 124877.515027                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 124751.520360                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 124877.515027                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5462                       # number of writebacks
system.l22.writebacks::total                     5462                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8005                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8018                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8006                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8019                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8006                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8019                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    923224924                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    925735755                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data        40600                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total        40600                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    923265524                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    925776355                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    923265524                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    925776355                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151386                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151595                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151402                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151611                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151402                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151611                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 115331.033604                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 115457.190696                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        40600                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total        40600                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 115321.699226                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 115447.855718                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 115321.699226                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 115447.855718                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997703                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675390                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846682.527273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997703                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15667729                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15667729                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15667729                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15667729                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15667729                       # number of overall hits
system.cpu0.icache.overall_hits::total       15667729                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15667740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15667740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15667740                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15667740                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15667740                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15667740                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95917                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191897893                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96173                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1995.340615                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496206                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503794                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11633457                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11633457                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17162                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17162                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19342887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19342887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19342887                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19342887                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357711                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357711                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357806                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357806                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357806                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357806                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14735240542                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14735240542                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7622489                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7622489                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14742863031                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14742863031                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14742863031                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14742863031                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11991168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11991168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700693                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700693                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700693                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700693                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029831                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018162                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018162                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018162                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018162                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41193.143465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41193.143465                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80236.726316                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80236.726316                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41203.509810                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41203.509810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41203.509810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41203.509810                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17790                       # number of writebacks
system.cpu0.dcache.writebacks::total            17790                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261794                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261889                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261889                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95917                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95917                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95917                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2882386792                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2882386792                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2882386792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2882386792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2882386792                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2882386792                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30050.843875                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30050.843875                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30050.843875                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30050.843875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30050.843875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30050.843875                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997746                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018794831                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200420.801296                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997746                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15834957                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15834957                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15834957                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15834957                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15834957                       # number of overall hits
system.cpu1.icache.overall_hits::total       15834957                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2360190                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2360190                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2360190                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2360190                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2360190                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2360190                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15834974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15834974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15834974                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15834974                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15834974                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15834974                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138834.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138834.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138834.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1761206                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1761206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1761206                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 125800.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40122                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170177603                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40378                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4214.611992                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.875626                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.124374                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905764                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094236                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10772429                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10772429                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7270578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7270578                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17416                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17416                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17416                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17416                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18043007                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18043007                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18043007                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18043007                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103687                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103687                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103687                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103687                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103687                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4684096498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4684096498                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4684096498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4684096498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4684096498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4684096498                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10876116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10876116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7270578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7270578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17416                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17416                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18146694                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18146694                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18146694                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18146694                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009533                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009533                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005714                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005714                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005714                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005714                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45175.349832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45175.349832                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45175.349832                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45175.349832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45175.349832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45175.349832                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10662                       # number of writebacks
system.cpu1.dcache.writebacks::total            10662                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63565                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63565                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63565                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63565                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40122                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40122                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40122                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40122                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40122                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40122                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    839813447                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    839813447                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    839813447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    839813447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    839813447                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    839813447                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20931.495115                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20931.495115                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20931.495115                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20931.495115                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20931.495115                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20931.495115                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997055                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020241441                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056938.389113                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997055                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17018020                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17018020                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17018020                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17018020                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17018020                       # number of overall hits
system.cpu2.icache.overall_hits::total       17018020                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3522120                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3522120                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3522120                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3522120                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3522120                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3522120                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17018037                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17018037                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17018037                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17018037                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17018037                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17018037                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 207183.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 207183.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 207183.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2645597                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2645597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2645597                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 203507.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52879                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               174364719                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53135                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3281.541715                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.229866                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.770134                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911054                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088946                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10578773                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10578773                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7282008                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7282008                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17879                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17879                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16898                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16898                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17860781                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17860781                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17860781                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17860781                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       134028                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       134028                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4913                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4913                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138941                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138941                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138941                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138941                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6184795255                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6184795255                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    492454638                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    492454638                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6677249893                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6677249893                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6677249893                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6677249893                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10712801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10712801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7286921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7286921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16898                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16898                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17999722                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17999722                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17999722                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17999722                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012511                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012511                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000674                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000674                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007719                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007719                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007719                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007719                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46145.546117                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46145.546117                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 100235.016894                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100235.016894                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48058.167805                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48058.167805                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48058.167805                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48058.167805                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1911471                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 70795.222222                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26179                       # number of writebacks
system.cpu2.dcache.writebacks::total            26179                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81150                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81150                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4912                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4912                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        86062                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        86062                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        86062                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        86062                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52878                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52878                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52879                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52879                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52879                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52879                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1374784057                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1374784057                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        50930                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        50930                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1374834987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1374834987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1374834987                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1374834987                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002938                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002938                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25999.168974                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25999.168974                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        50930                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        50930                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25999.640443                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25999.640443                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25999.640443                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25999.640443                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
