#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fef24609cd0 .scope module, "RAM_DC_TEST" "RAM_DC_TEST" 2 1;
 .timescale 0 0;
v0x7fef24628750_0 .var "clk_dc", 0 0;
v0x7fef246287e0_0 .var "io65_in", 15 0;
v0x7fef24628870_0 .var "ram_0", 15 0;
v0x7fef24628900_0 .var "ram_1", 15 0;
v0x7fef246289b0_0 .var "ram_2", 15 0;
v0x7fef24628a80_0 .var "ram_3", 15 0;
v0x7fef24628b30_0 .var "ram_4", 15 0;
v0x7fef24628be0_0 .var "ram_5", 15 0;
v0x7fef24628c90_0 .var "ram_6", 15 0;
v0x7fef24628dc0_0 .var "ram_7", 15 0;
v0x7fef24628e50_0 .var "ram_ad_in", 7 0;
v0x7fef24628ee0_0 .net "ram_ad_out", 7 0, v0x7fef246284b0_0;  1 drivers
v0x7fef24628f90_0 .net "ram_out", 15 0, v0x7fef24628560_0;  1 drivers
S_0x7fef246177c0 .scope module, "ram_dc_inst" "ram_dc" 2 9, 3 1 0, S_0x7fef24609cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 8 "RAM_AD_IN"
    .port_info 2 /INPUT 16 "RAM_0"
    .port_info 3 /INPUT 16 "RAM_1"
    .port_info 4 /INPUT 16 "RAM_2"
    .port_info 5 /INPUT 16 "RAM_3"
    .port_info 6 /INPUT 16 "RAM_4"
    .port_info 7 /INPUT 16 "RAM_5"
    .port_info 8 /INPUT 16 "RAM_6"
    .port_info 9 /INPUT 16 "RAM_7"
    .port_info 10 /INPUT 16 "IO65_IN"
    .port_info 11 /OUTPUT 8 "RAM_AD_OUT"
    .port_info 12 /OUTPUT 16 "RAM_OUT"
v0x7fef24627cb0_0 .net "CLK_DC", 0 0, v0x7fef24628750_0;  1 drivers
v0x7fef24627d60_0 .net "IO65_IN", 15 0, v0x7fef246287e0_0;  1 drivers
v0x7fef24627e00_0 .net "RAM_0", 15 0, v0x7fef24628870_0;  1 drivers
v0x7fef24627e90_0 .net "RAM_1", 15 0, v0x7fef24628900_0;  1 drivers
v0x7fef24627f40_0 .net "RAM_2", 15 0, v0x7fef246289b0_0;  1 drivers
v0x7fef24628030_0 .net "RAM_3", 15 0, v0x7fef24628a80_0;  1 drivers
v0x7fef246280e0_0 .net "RAM_4", 15 0, v0x7fef24628b30_0;  1 drivers
v0x7fef24628190_0 .net "RAM_5", 15 0, v0x7fef24628be0_0;  1 drivers
v0x7fef24628240_0 .net "RAM_6", 15 0, v0x7fef24628c90_0;  1 drivers
v0x7fef24628350_0 .net "RAM_7", 15 0, v0x7fef24628dc0_0;  1 drivers
v0x7fef24628400_0 .net "RAM_AD_IN", 7 0, v0x7fef24628e50_0;  1 drivers
v0x7fef246284b0_0 .var "RAM_AD_OUT", 7 0;
v0x7fef24628560_0 .var "RAM_OUT", 15 0;
E_0x7fef246049e0 .event posedge, v0x7fef24627cb0_0;
S_0x7fef24617a60 .scope function, "ram_out" "ram_out" 3 24, 3 24 0, S_0x7fef246177c0;
 .timescale 0 0;
v0x7fef24617bc0_0 .var "io65_in", 15 0;
v0x7fef24627540_0 .var "ram_0", 15 0;
v0x7fef246275e0_0 .var "ram_1", 15 0;
v0x7fef24627690_0 .var "ram_2", 15 0;
v0x7fef24627740_0 .var "ram_3", 15 0;
v0x7fef24627830_0 .var "ram_4", 15 0;
v0x7fef246278e0_0 .var "ram_5", 15 0;
v0x7fef24627990_0 .var "ram_6", 15 0;
v0x7fef24627a40_0 .var "ram_7", 15 0;
v0x7fef24627b50_0 .var "ram_ad_in", 7 0;
v0x7fef24627c00_0 .var "ram_out", 15 0;
TD_RAM_DC_TEST.ram_dc_inst.ram_out ;
    %load/vec4 v0x7fef24627b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x7fef24627540_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x7fef246275e0_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0x7fef24627690_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7fef24627740_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x7fef24627830_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x7fef246278e0_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x7fef24627990_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x7fef24627a40_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x7fef24617bc0_0;
    %store/vec4 v0x7fef24627c00_0, 0, 16;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7fef246177c0;
T_1 ;
    %wait E_0x7fef246049e0;
    %load/vec4 v0x7fef24628400_0;
    %assign/vec4 v0x7fef246284b0_0, 0;
    %load/vec4 v0x7fef24628400_0;
    %load/vec4 v0x7fef24627e00_0;
    %load/vec4 v0x7fef24627e90_0;
    %load/vec4 v0x7fef24627f40_0;
    %load/vec4 v0x7fef24628030_0;
    %load/vec4 v0x7fef246280e0_0;
    %load/vec4 v0x7fef24628190_0;
    %load/vec4 v0x7fef24628240_0;
    %load/vec4 v0x7fef24628350_0;
    %load/vec4 v0x7fef24627d60_0;
    %store/vec4 v0x7fef24617bc0_0, 0, 16;
    %store/vec4 v0x7fef24627a40_0, 0, 16;
    %store/vec4 v0x7fef24627990_0, 0, 16;
    %store/vec4 v0x7fef246278e0_0, 0, 16;
    %store/vec4 v0x7fef24627830_0, 0, 16;
    %store/vec4 v0x7fef24627740_0, 0, 16;
    %store/vec4 v0x7fef24627690_0, 0, 16;
    %store/vec4 v0x7fef246275e0_0, 0, 16;
    %store/vec4 v0x7fef24627540_0, 0, 16;
    %store/vec4 v0x7fef24627b50_0, 0, 8;
    %fork TD_RAM_DC_TEST.ram_dc_inst.ram_out, S_0x7fef24617a60;
    %join;
    %load/vec4  v0x7fef24627c00_0;
    %assign/vec4 v0x7fef24628560_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fef24609cd0;
T_2 ;
    %vpi_call 2 26 "$dumpfile", "test_ram_dc.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fef246177c0 {0 0 0};
    %vpi_call 2 28 "$monitor", "%t: ram_ad_in=%b => ram_ad_out=%b, ram_out=%h", $time, v0x7fef24628e50_0, v0x7fef24628ee0_0, v0x7fef24628f90_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fef24609cd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fef24628750_0, 0;
    %pushi/vec4 25909, 0, 16;
    %assign/vec4 v0x7fef24628870_0, 0;
    %pushi/vec4 30248, 0, 16;
    %assign/vec4 v0x7fef24628900_0, 0;
    %pushi/vec4 32366, 0, 16;
    %assign/vec4 v0x7fef246289b0_0, 0;
    %pushi/vec4 43981, 0, 16;
    %assign/vec4 v0x7fef24628a80_0, 0;
    %pushi/vec4 25766, 0, 16;
    %assign/vec4 v0x7fef24628b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fef24628be0_0, 0;
    %pushi/vec4 13489, 0, 16;
    %assign/vec4 v0x7fef24628c90_0, 0;
    %pushi/vec4 32909, 0, 16;
    %assign/vec4 v0x7fef24628dc0_0, 0;
    %pushi/vec4 12879, 0, 16;
    %assign/vec4 v0x7fef246287e0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fef24609cd0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x7fef24628750_0;
    %nor/r;
    %assign/vec4 v0x7fef24628750_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fef24609cd0;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 65, 0, 8;
    %assign/vec4 v0x7fef24628e50_0, 0;
    %delay 10, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_ram_dc.v";
    "ram_dc.v";
