<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="myproject" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="input_1" src_type="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="input_1" hw_bitwidth="320" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="layer2_out" src_type="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="20">
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_0" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_1" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_2" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_3" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_4" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_5" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_6" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_7" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_8" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_9" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_10" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_11" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_12" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_13" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_14" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_15" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_16" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_17" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_18" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="layer2_out_19" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
