library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sub is
  port (A,B : IN std_logic_vector (7 downto -8);   
        Y :   OUT std_logic_vector (7 downto -8)
        );
end entity;

architecture behavioral of sub is
	begin
	
        Y<= B-A;     
		  
end architecture;