0x0001: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0027: mov_imm:
	regs[5] = 0x16949739, opcode= 0x02
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0030: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x005a: mov_imm:
	regs[5] = 0x4485e834, opcode= 0x02
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x007b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x007e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0084: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0090: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0093: mov_imm:
	regs[5] = 0xe78135f5, opcode= 0x02
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x00c0: mov_imm:
	regs[5] = 0xa603009f, opcode= 0x02
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x00d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0102: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0105: mov_imm:
	regs[5] = 0x56630ff7, opcode= 0x02
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0111: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x07
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x012c: mov_imm:
	regs[5] = 0x4909e928, opcode= 0x02
0x0132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0135: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0138: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x013e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0144: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0148: jmp_imm:
	pc += 0x1, opcode= 0x07
0x014d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x07
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0177: mov_imm:
	regs[5] = 0xc5f22377, opcode= 0x02
0x017d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0180: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x07
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0195: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x01a4: mov_imm:
	regs[5] = 0xd9fe59c0, opcode= 0x02
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x01c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x01dd: mov_imm:
	regs[5] = 0xc9fe3e6d, opcode= 0x02
0x01e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ec: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x01ef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x01f2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x01f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0202: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0207: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x020a: mov_imm:
	regs[5] = 0x5bdbb04b, opcode= 0x02
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0213: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x07
0x021c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0222: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0228: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x022b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x022e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0237: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x023a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0243: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x07
0x024c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x024f: mov_imm:
	regs[5] = 0xef0033f2, opcode= 0x02
0x0255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x025c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0261: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0264: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0267: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0270: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0274: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0279: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x027c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x027f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0282: mov_imm:
	regs[5] = 0x9d79a861, opcode= 0x02
0x0288: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x028b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x028e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0295: jmp_imm:
	pc += 0x1, opcode= 0x07
0x029a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x02a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02d0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x02d3: mov_imm:
	regs[5] = 0x7a1f8ef5, opcode= 0x02
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x02df: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x02e2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x02e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02f7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x02fa: mov_imm:
	regs[5] = 0x41d36c91, opcode= 0x02
0x0300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0303: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x07
0x030c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0312: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0319: jmp_imm:
	pc += 0x1, opcode= 0x07
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0321: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x032a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0336: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x033f: mov_imm:
	regs[5] = 0x165986d6, opcode= 0x02
0x0346: jmp_imm:
	pc += 0x1, opcode= 0x07
0x034b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0354: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0357: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0360: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0363: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0366: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x036f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0378: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x037c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0381: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0384: mov_imm:
	regs[5] = 0x24a24897, opcode= 0x02
0x038a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0390: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0396: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x039c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x039f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x03a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03a8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03b4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x03b7: mov_imm:
	regs[5] = 0x7f03af5, opcode= 0x02
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03cc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x03d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03d5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x03d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03de: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x03e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03ed: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03f9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x03fc: mov_imm:
	regs[5] = 0x898b15fb, opcode= 0x02
0x0402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0405: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0408: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0414: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x041a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x041d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0420: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0423: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x07
0x042c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x042f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0432: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0435: mov_imm:
	regs[5] = 0x8dd5e0a1, opcode= 0x02
0x043b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x043e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0441: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0444: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0447: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x044a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x044d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0450: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0453: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x07
0x045c: mov_imm:
	regs[5] = 0x796e0356, opcode= 0x02
0x0462: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0465: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0468: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x046e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0474: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0477: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x047b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0480: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0483: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0486: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0489: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x048c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x048f: mov_imm:
	regs[5] = 0x71b8f24c, opcode= 0x02
0x0495: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0498: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x049b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x049e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x04a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04ad: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04b3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x04b6: mov_imm:
	regs[5] = 0x1d3813b9, opcode= 0x02
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x04c5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x04c8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04d4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x04d7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x04da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04e6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04ec: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x04ef: mov_imm:
	regs[5] = 0xb370fcae, opcode= 0x02
0x04f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04fe: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0501: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0504: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x050a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0513: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x07
0x051c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x051f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0522: mov_imm:
	regs[5] = 0x9091590b, opcode= 0x02
0x0528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x052b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0534: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x053a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0540: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0543: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x07
0x054c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x054f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0558: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x055b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x055e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0567: mov_imm:
	regs[5] = 0xd3122ba7, opcode= 0x02
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0573: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0576: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0579: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x057c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0580: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0585: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0588: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0591: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0594: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0597: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x059a: mov_imm:
	regs[5] = 0x7d513924, opcode= 0x02
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05af: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x05b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05be: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x05c1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05d6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05dc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x05df: mov_imm:
	regs[5] = 0x63650754, opcode= 0x02
0x05e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05e8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x05eb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x05ee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05f7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0606: mov_imm:
	regs[5] = 0xb32ce074, opcode= 0x02
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0615: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0618: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x061e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x07
0x062a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x062d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0636: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x063f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0645: mov_imm:
	regs[5] = 0x250ad151, opcode= 0x02
0x064b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x064e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0657: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x065a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0669: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x066c: mov_imm:
	regs[5] = 0x63eb0d67, opcode= 0x02
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x068a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x068d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0690: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0693: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0696: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x069f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06a2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x06a5: mov_imm:
	regs[5] = 0xed783acb, opcode= 0x02
0x06ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06ae: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06b7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x06ba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x06bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06c9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06cf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06d8: mov_imm:
	regs[5] = 0x84d19803, opcode= 0x02
0x06df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06e7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0702: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0705: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0708: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x07
0x071a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0726: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x072f: mov_imm:
	regs[5] = 0x30509027, opcode= 0x02
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x07
0x073b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x073e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0741: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0744: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0747: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0750: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0753: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0759: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x075c: mov_imm:
	regs[5] = 0xdac1ec3e, opcode= 0x02
0x0762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0765: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0768: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0774: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0780: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0783: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x07
0x078c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x078f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0792: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0795: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x07
0x079e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x07a1: mov_imm:
	regs[5] = 0x4627a5b2, opcode= 0x02
0x07a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x07aa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x07b6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x07b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07bf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x07c5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x07c8: mov_imm:
	regs[5] = 0xf8427fbb, opcode= 0x02
0x07ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x07d1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x07d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07e6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x07e9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x07ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07f2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07fe: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0801: mov_imm:
	regs[5] = 0x98ae0a79, opcode= 0x02
0x0807: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x080a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x080d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0816: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0819: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0822: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x07
0x082b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x082e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0831: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0834: mov_imm:
	regs[5] = 0xc058d154, opcode= 0x02
0x083a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x083d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0840: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0846: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x084c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0855: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0858: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x085b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x085e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0861: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0864: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0867: mov_imm:
	regs[5] = 0xdb74fb3e, opcode= 0x02
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0873: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0876: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0879: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x087c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x087f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0882: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0885: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0889: jmp_imm:
	pc += 0x1, opcode= 0x07
0x088e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0891: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x07
0x089a: mov_imm:
	regs[5] = 0x89caaff2, opcode= 0x02
0x08a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08a9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x08ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08b2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08b8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x08bb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x08be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08ca: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08d6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x08da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08df: mov_imm:
	regs[5] = 0x5ef026b8, opcode= 0x02
0x08e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08e8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x08eb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x08ee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0903: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x07
0x090c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0915: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x07
0x091e: mov_imm:
	regs[5] = 0x1086441d, opcode= 0x02
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x07
0x092a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x092d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0936: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x093c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0942: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0946: jmp_imm:
	pc += 0x1, opcode= 0x07
0x094b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x094e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0951: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0954: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0957: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x095a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x095d: mov_imm:
	regs[5] = 0xa718c6f9, opcode= 0x02
0x0963: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x07
0x096c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x096f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0972: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0975: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x07
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0981: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0984: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0987: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x098a: mov_imm:
	regs[5] = 0xd529b597, opcode= 0x02
0x0990: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0999: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x099c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ae: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09b7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09c6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09cc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x09cf: mov_imm:
	regs[5] = 0x36d691f3, opcode= 0x02
0x09d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09d8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x09db: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x09de: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x09e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09ed: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09f3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x09f6: mov_imm:
	regs[5] = 0x10e40865, opcode= 0x02
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a05: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0a08: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a0e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a1a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a23: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a2c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a30: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a3e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0a41: mov_imm:
	regs[5] = 0x8c7b0c71, opcode= 0x02
0x0a47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a50: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0a53: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a56: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a6b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a71: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0a74: mov_imm:
	regs[5] = 0x6f460237, opcode= 0x02
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a83: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a8c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a98: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a9e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0aa1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0aad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ab0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ab3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ab6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ab9: mov_imm:
	regs[5] = 0x6604d9c7, opcode= 0x02
0x0abf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ac2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0ac5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ace: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ad1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ad4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ad7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ada: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0add: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0ae0: mov_imm:
	regs[5] = 0x35023533, opcode= 0x02
0x0ae6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ae9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0aec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0af2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0af8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0afb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0afe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b04: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b0a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b13: mov_imm:
	regs[5] = 0x3783a745, opcode= 0x02
0x0b19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b22: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0b25: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b28: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b3d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b43: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b4c: mov_imm:
	regs[5] = 0xd795edf3, opcode= 0x02
0x0b52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b55: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0b58: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b5e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b6a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b73: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b82: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b8e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0b91: mov_imm:
	regs[5] = 0xed2f7405, opcode= 0x02
0x0b97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b9a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0b9d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ba0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ba3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ba6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ba9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0baf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0bb2: mov_imm:
	regs[5] = 0xd3ae2fff, opcode= 0x02
0x0bb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0bbb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0bbe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bc4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bca: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0bcd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0bd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bdc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0be0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0be5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0be8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0beb: mov_imm:
	regs[5] = 0xa0982b32, opcode= 0x02
0x0bf1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0bf4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0bf7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0bfa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0bfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c09: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c0f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0c12: mov_imm:
	regs[5] = 0x1d700ec3, opcode= 0x02
0x0c18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c1b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0c1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c2a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c36: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c39: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c42: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c46: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c4e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c57: mov_imm:
	regs[5] = 0x826b547b, opcode= 0x02
0x0c5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c6c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0c70: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c75: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0c79: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c7e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0c82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c93: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ca5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cae: mov_imm:
	regs[5] = 0x94156fa0, opcode= 0x02
0x0cb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0cbd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0cc0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cc6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ccc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ccf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0cd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cd6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cde: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ce1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ce4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ce7: mov_imm:
	regs[5] = 0xb3b6130b, opcode= 0x02
0x0ced: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0cf9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0cfc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0cff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d05: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d0b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0d0e: mov_imm:
	regs[5] = 0xe852e1b5, opcode= 0x02
0x0d14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d17: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0d1a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d2c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d35: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d3e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d44: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d4d: mov_imm:
	regs[5] = 0x93b4a6a6, opcode= 0x02
0x0d53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d56: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0d59: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d62: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d71: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d77: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d80: mov_imm:
	regs[5] = 0x39d0bce7, opcode= 0x02
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d8f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0d92: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d9e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0daa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0dad: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0db0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0dbc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0dbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0dc2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dcb: mov_imm:
	regs[5] = 0xa3bcf660, opcode= 0x02
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0dda: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0de3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0de6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0de9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0df2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0df5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0df8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0dfb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0dfe: mov_imm:
	regs[5] = 0x2becd190, opcode= 0x02
0x0e04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e07: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0e0a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e10: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e16: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e19: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e28: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e34: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0e37: mov_imm:
	regs[5] = 0xf9465b99, opcode= 0x02
0x0e3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e40: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0e43: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e46: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e5b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0e5e: mov_imm:
	regs[5] = 0x87f92819, opcode= 0x02
0x0e64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e68: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0e70: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e7c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e88: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e8b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e94: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ea0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ea3: mov_imm:
	regs[5] = 0x17e6cae9, opcode= 0x02
0x0ea9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eb2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0eb5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0eb8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ebb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ebe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ec4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ec7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ed0: mov_imm:
	regs[5] = 0x6021ece9, opcode= 0x02
0x0ed6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ed9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0edc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ee2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eee: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ef1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0ef4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ef7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0efa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0efd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f00: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0f03: mov_imm:
	regs[5] = 0x71c1f3eb, opcode= 0x02
0x0f09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f0c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f15: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f1e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f2d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f33: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f3c: mov_imm:
	regs[5] = 0x89ab7f15, opcode= 0x02
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f45: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0f48: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f4e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f5a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f5d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f6c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f72: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0f75: mov_imm:
	regs[5] = 0x8ae6fd4, opcode= 0x02
0x0f7c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f84: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f8d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f90: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f99: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0fa0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fa5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0fa8: mov_imm:
	regs[5] = 0x86d4409a, opcode= 0x02
0x0fae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0fb1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0fb4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fc0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fc6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fcf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0fd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fd8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0fde: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fe7: mov_imm:
	regs[5] = 0xc2a17832, opcode= 0x02
0x0fed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ff0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0ff3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ff6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ff9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ffc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1005: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1008: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1011: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1014: mov_imm:
	regs[5] = 0x4eab67ec, opcode= 0x02
0x101a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x101d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1020: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x07
0x102c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1032: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1035: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1038: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x103b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x103e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1041: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1044: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1047: mov_imm:
	regs[5] = 0xf0b33277, opcode= 0x02
0x104d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1050: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1053: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1056: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1059: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1062: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1065: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1068: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x106b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1074: mov_imm:
	regs[5] = 0x29f903b, opcode= 0x02
0x107a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x107d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1080: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1086: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x108c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x108f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1092: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x07
0x109b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x109e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10a4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x10a7: mov_imm:
	regs[5] = 0x636b4431, opcode= 0x02
0x10ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10b0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x10b3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x10b6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x10b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10c5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10d1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10da: mov_imm:
	regs[5] = 0xb3b4581f, opcode= 0x02
0x10e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10e9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x10ec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10f2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x10fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1104: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1107: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x110a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1113: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x07
0x111c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x111f: mov_imm:
	regs[5] = 0xc0a7db37, opcode= 0x02
0x1125: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1128: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1131: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x07
0x113a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1143: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1146: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x114c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x114f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1152: mov_imm:
	regs[5] = 0xbd44ec76, opcode= 0x02
0x1158: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x115b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x115e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1164: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x116a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1173: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1176: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x117a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x07
0x118b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x118e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1191: mov_imm:
	regs[5] = 0x6b817e95, opcode= 0x02
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x119a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x119d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x11a0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x11a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11a9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11af: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x11b2: mov_imm:
	regs[5] = 0x7f7ec27, opcode= 0x02
0x11b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x11bb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x11bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11d6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x11d9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x11dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11e2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x11f1: mov_imm:
	regs[5] = 0xd0fd0bea, opcode= 0x02
0x11f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x11fa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x11fd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1200: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1203: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1206: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1209: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x120c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x120f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1212: mov_imm:
	regs[5] = 0x1a4383e1, opcode= 0x02
0x1218: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x121b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x121e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1224: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x122a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x122d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1230: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1233: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1236: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x123f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1248: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1251: mov_imm:
	regs[5] = 0x461fe7ce, opcode= 0x02
0x1257: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x125a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x125d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1266: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1269: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x126c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x126f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1278: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x127b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x127e: mov_imm:
	regs[5] = 0x3ee63fd6, opcode= 0x02
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x07
0x128a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x128d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1290: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1296: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x129c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12a5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x12a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12b4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12c0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x12c3: mov_imm:
	regs[5] = 0x3a1ffe55, opcode= 0x02
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x12d2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x12d5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x12d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ed: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1302: mov_imm:
	regs[5] = 0xc9bb8f0f, opcode= 0x02
0x1309: jmp_imm:
	pc += 0x1, opcode= 0x07
0x130e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1312: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1317: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x131a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1326: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1329: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x132c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x132f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1332: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1335: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1338: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x133b: mov_imm:
	regs[5] = 0x7559504c, opcode= 0x02
0x1341: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x07
0x134a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1353: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1356: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1359: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x135c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x135f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1362: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1365: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1368: mov_imm:
	regs[5] = 0x385bf03c, opcode= 0x02
0x136e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1371: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1374: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x137a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1380: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1383: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1386: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x138f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1392: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1396: jmp_imm:
	pc += 0x1, opcode= 0x07
0x139b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x139e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x13a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13a7: mov_imm:
	regs[5] = 0x96467f4d, opcode= 0x02
0x13ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13b0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x13b3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x13b6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13cb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x13d1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x13d4: mov_imm:
	regs[5] = 0x2bbf6baf, opcode= 0x02
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13e3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13ec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13f2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x13fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x13ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1404: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1407: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1410: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1413: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1416: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1419: mov_imm:
	regs[5] = 0x450a147, opcode= 0x02
0x141f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1428: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x142b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x142e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1431: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1434: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x07
0x143d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1440: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1443: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1446: mov_imm:
	regs[5] = 0x275d4772, opcode= 0x02
0x144c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x144f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1452: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1459: jmp_imm:
	pc += 0x1, opcode= 0x07
0x145e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1464: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1467: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x146a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x146d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1470: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1473: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1476: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1479: mov_imm:
	regs[5] = 0x1c33662c, opcode= 0x02
0x147f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1483: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1488: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x148b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x148e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1491: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1495: jmp_imm:
	pc += 0x1, opcode= 0x07
0x149a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x149d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14a9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x14ac: mov_imm:
	regs[5] = 0x293304f, opcode= 0x02
0x14b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14b5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x14b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14ca: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x14cd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x14d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14d6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14dc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x14df: mov_imm:
	regs[5] = 0x2675c898, opcode= 0x02
0x14e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14e8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x14eb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14f4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x14f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1500: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1503: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1506: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1509: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x150c: mov_imm:
	regs[5] = 0xe79e9c6c, opcode= 0x02
0x1512: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1515: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1518: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x151e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1524: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1528: jmp_imm:
	pc += 0x1, opcode= 0x07
0x152d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1530: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1533: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1536: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1539: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x153c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x153f: mov_imm:
	regs[5] = 0xb013ce64, opcode= 0x02
0x1545: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1548: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x154b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1554: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1557: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1560: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1563: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1566: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1569: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x156c: mov_imm:
	regs[5] = 0x5f90cf5, opcode= 0x02
0x1572: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1576: jmp_imm:
	pc += 0x1, opcode= 0x07
0x157b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x157e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1584: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x158a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1593: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1596: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1599: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x159c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x159f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x15a2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x15a5: mov_imm:
	regs[5] = 0x41ac62dc, opcode= 0x02
0x15ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15b4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15bd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x15c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15d5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x15e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15e7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x15eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15f0: mov_imm:
	regs[5] = 0xaa3ad3f4, opcode= 0x02
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15ff: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1602: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x07
0x160e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1614: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1617: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x161a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1623: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1626: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x162f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1635: mov_imm:
	regs[5] = 0x1edd2fd4, opcode= 0x02
0x163b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x163e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1644: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1647: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1650: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1653: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1656: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x165f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1668: mov_imm:
	regs[5] = 0x5d7b4a10, opcode= 0x02
0x166e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1671: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1674: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x167a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1680: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1683: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1686: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x168f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1693: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1698: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x169b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16a4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x16a7: mov_imm:
	regs[5] = 0x8e5e9ae0, opcode= 0x02
0x16ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x16b0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x16b3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x16b6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16c5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16d1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16da: mov_imm:
	regs[5] = 0xb329cfa8, opcode= 0x02
0x16e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x16e3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x16e6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16f2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x16fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1704: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1707: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1710: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1713: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1716: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x171a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x171f: mov_imm:
	regs[5] = 0xc1806db9, opcode= 0x02
0x1725: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1728: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x172b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1734: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1737: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x173a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x173d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1740: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1743: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1746: mov_imm:
	regs[5] = 0xcb6456a4, opcode= 0x02
0x174c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x174f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1752: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x07
0x175e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1764: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1767: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x176a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x176d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1770: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1773: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x07
0x177c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x177f: mov_imm:
	regs[5] = 0xcd1bf94b, opcode= 0x02
0x1785: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1788: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x178b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x178e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1791: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1794: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x07
0x179d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x17a3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x17a6: mov_imm:
	regs[5] = 0xba40a120, opcode= 0x02
0x17ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17af: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x17b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17ca: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x17cd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x17d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17d6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x17e2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17eb: mov_imm:
	regs[5] = 0x5dbb05a3, opcode= 0x02
0x17f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17f4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x17f7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x17fa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x17fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1806: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1809: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1812: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x07
0x181b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1824: mov_imm:
	regs[5] = 0x6d058123, opcode= 0x02
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1830: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1833: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1836: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x183c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1842: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1845: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1848: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x184b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x184e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1851: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1854: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1857: mov_imm:
	regs[5] = 0x76478916, opcode= 0x02
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1863: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1867: jmp_imm:
	pc += 0x1, opcode= 0x07
0x186c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x186f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1872: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1875: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1878: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x187b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x187e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1881: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1884: mov_imm:
	regs[5] = 0x51ae4fb8, opcode= 0x02
0x188a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x188d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1896: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x189c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18a2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x18a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x18ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18ba: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18c6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x18c9: mov_imm:
	regs[5] = 0x6d750172, opcode= 0x02
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18de: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18e7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x18ea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x18ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18f3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x18f9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x18fc: mov_imm:
	regs[5] = 0x4abdd47d, opcode= 0x02
0x1902: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1905: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1908: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x190e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1914: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1918: jmp_imm:
	pc += 0x1, opcode= 0x07
0x191d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1920: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1923: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x07
0x192c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x192f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1932: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1936: jmp_imm:
	pc += 0x1, opcode= 0x07
0x193b: mov_imm:
	regs[5] = 0xc827b902, opcode= 0x02
0x1942: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1947: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x194a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x194d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1950: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1953: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1956: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1959: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x195c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x195f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1968: mov_imm:
	regs[5] = 0xa35bec8d, opcode= 0x02
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1974: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1977: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x197a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1980: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1986: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x198a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x198f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1992: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1995: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1998: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x199b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x199e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x19a1: mov_imm:
	regs[5] = 0x6237fc9f, opcode= 0x02
0x19a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x19b3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x19b6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x19b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19bf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x19c5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x19c8: mov_imm:
	regs[5] = 0xe1dde68d, opcode= 0x02
0x19ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19d1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x19d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19e6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x19e9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x19ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19f2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x19f8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x19fb: mov_imm:
	regs[5] = 0x5220d169, opcode= 0x02
0x1a01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a0a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1a0d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a10: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a25: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a2b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1a2e: mov_imm:
	regs[5] = 0x30db6525, opcode= 0x02
0x1a34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a3d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a46: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a4c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a52: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a55: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a64: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a6a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1a6d: mov_imm:
	regs[5] = 0x4e4cb6b5, opcode= 0x02
0x1a74: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a7c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1a80: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a85: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a88: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a97: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a9d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1aa0: mov_imm:
	regs[5] = 0xafd274e3, opcode= 0x02
0x1aa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1aa9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1aac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ab2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ab8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ac1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ac4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ac8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1acd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ad1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ad6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ad9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1adc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1adf: mov_imm:
	regs[5] = 0xa56d67ee, opcode= 0x02
0x1ae5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ae8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1aeb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1aee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1af1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1af4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1afd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b09: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b12: mov_imm:
	regs[5] = 0xe4f47f20, opcode= 0x02
0x1b18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b1b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1b1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b24: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b30: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b36: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b3a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b3f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b4e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b54: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b5d: mov_imm:
	regs[5] = 0xaf1b84cd, opcode= 0x02
0x1b63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b6c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b6f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b78: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b81: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b8d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1b90: mov_imm:
	regs[5] = 0xaddfb9a3, opcode= 0x02
0x1b96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b9f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ba8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bb4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1bb7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1bba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bc0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1bc7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bd5: mov_imm:
	regs[5] = 0x88d330c9, opcode= 0x02
0x1bdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1bde: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1be1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1be4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1be7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bed: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bf0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1bfc: mov_imm:
	regs[5] = 0xf94b4273, opcode= 0x02
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c0b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c0e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c14: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c1a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c1d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c24: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c2c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c32: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1c35: mov_imm:
	regs[5] = 0x13273e1f, opcode= 0x02
0x1c3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c3e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1c41: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c44: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c53: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c59: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c5c: mov_imm:
	regs[5] = 0x7261d4cb, opcode= 0x02
0x1c62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c65: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c6e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c74: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c7a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c7d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c92: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1c95: mov_imm:
	regs[5] = 0xa63e456c, opcode= 0x02
0x1c9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c9e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ca1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ca4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ca7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1caa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cad: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1cb3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1cb6: mov_imm:
	regs[5] = 0xbf1c4d3e, opcode= 0x02
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1cc5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1cc8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1cce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cda: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1cdd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cec: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1cfb: mov_imm:
	regs[5] = 0x3effd70, opcode= 0x02
0x1d01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d0a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1d0d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d10: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d1f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d25: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1d28: mov_imm:
	regs[5] = 0xf0f38a8b, opcode= 0x02
0x1d2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d31: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1d34: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d3a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d40: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d43: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d4c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d58: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1d5b: mov_imm:
	regs[5] = 0xed4a224a, opcode= 0x02
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d70: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1d73: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d8b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d91: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1d94: mov_imm:
	regs[5] = 0xfad273a9, opcode= 0x02
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1da0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1daf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1db2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1db5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1db8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1dbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1dbe: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1dc1: mov_imm:
	regs[5] = 0x5d61f6d7, opcode= 0x02
0x1dc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1dca: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1dcd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1dd0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1dd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1dd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ddf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1de2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1de5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1de8: mov_imm:
	regs[5] = 0x6fb807ac, opcode= 0x02
0x1dee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1df1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1df4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1dfa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e06: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e09: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e18: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e1e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e27: mov_imm:
	regs[5] = 0xd4d8cbd1, opcode= 0x02
0x1e2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1e33: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e36: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1e39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e45: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e51: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1e54: mov_imm:
	regs[5] = 0xc37d277, opcode= 0x02
0x1e5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e5d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1e61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e66: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e78: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e8a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e8d: mov_imm:
	regs[5] = 0x155a73e9, opcode= 0x02
0x1e93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e96: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1e9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e9f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ea2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1eae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1eb1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ebe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ec3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ecc: mov_imm:
	regs[5] = 0x3f9c93e, opcode= 0x02
0x1ed2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ed6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1edb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ede: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ef0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ef4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ef9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1efc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1eff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f02: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f06: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f0e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f17: mov_imm:
	regs[5] = 0x32d3959c, opcode= 0x02
0x1f1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f26: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1f29: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f32: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f41: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f47: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f50: mov_imm:
	regs[5] = 0xc7a95429, opcode= 0x02
0x1f56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f59: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1f5c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f62: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f68: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f71: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1f74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f80: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f8c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1f8f: mov_imm:
	regs[5] = 0x37b46518, opcode= 0x02
0x1f95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f9e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1fa1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1faa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1fad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fb3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fc5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1fc8: mov_imm:
	regs[5] = 0x29a221be, opcode= 0x02
0x1fcf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1fd7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1fda: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fe6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1fec: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ff5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ff8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ffb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ffe: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2007: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x200a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x200d: mov_imm:
	regs[5] = 0x5c1a1fb0, opcode= 0x02
0x2013: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2016: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2019: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x201c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x201f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2022: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2025: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2028: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x202b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x202e: mov_imm:
	regs[5] = 0xe6e88902, opcode= 0x02
0x2034: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2037: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x203a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2040: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2046: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x204f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2052: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2055: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2058: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x205b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2061: mov_imm:
	regs[5] = 0xb6b81be, opcode= 0x02
0x2067: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x206a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x206d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2076: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x207d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2082: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2085: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2088: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x208b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x208e: mov_imm:
	regs[5] = 0xdd693b3b, opcode= 0x02
0x2094: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2097: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x209a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20a0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x20a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x20ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20b8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x20bb: mov_imm:
	regs[5] = 0x70ec4029, opcode= 0x02
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20ca: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x20cd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x20d0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x20d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20d9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20df: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x20e2: mov_imm:
	regs[5] = 0x94677b7, opcode= 0x02
0x20e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20eb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20f4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20fa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2100: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2109: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x210c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x210f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2115: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2118: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2121: mov_imm:
	regs[5] = 0xf6978a00, opcode= 0x02
0x2128: jmp_imm:
	pc += 0x1, opcode= 0x07
0x212d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2136: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2139: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2142: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2145: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2148: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x214b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x214e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2157: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x215a: mov_imm:
	regs[5] = 0x281bffc, opcode= 0x02
0x2160: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2163: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2166: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2172: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2178: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x217b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x217e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2181: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2184: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2187: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x218a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x218e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2193: mov_imm:
	regs[5] = 0xfdd352d0, opcode= 0x02
0x2199: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x219c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x219f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x21a2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x21a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21ab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x21b1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ba: mov_imm:
	regs[5] = 0xcefb5c17, opcode= 0x02
0x21c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x21c3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x21c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21cc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21d8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21e1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x21e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21ea: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x21f6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x21f9: mov_imm:
	regs[5] = 0xb307f276, opcode= 0x02
0x21ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2202: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2205: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2208: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x220b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2214: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x07
0x221d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2226: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2229: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2232: mov_imm:
	regs[5] = 0xf69f5d06, opcode= 0x02
0x2238: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2241: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2244: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2250: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x07
0x225c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x225f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2262: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2265: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2268: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x226c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2271: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2274: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x07
0x227d: mov_imm:
	regs[5] = 0xbdd19b49, opcode= 0x02
0x2283: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2286: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2289: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2292: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2295: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2298: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x229b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x229e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x22aa: mov_imm:
	regs[5] = 0x2717f870, opcode= 0x02
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22b9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x22bc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22c8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x22cb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22e6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22ec: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x22ef: mov_imm:
	regs[5] = 0x891cc27, opcode= 0x02
0x22f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22f8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x22fb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2304: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2307: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x230a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x230d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2310: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2313: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2316: mov_imm:
	regs[5] = 0xd905c83d, opcode= 0x02
0x231c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x231f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2322: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2328: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2334: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2337: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x233a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x233e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2343: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x07
0x234c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x234f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2352: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x07
0x235b: mov_imm:
	regs[5] = 0x959760bd, opcode= 0x02
0x2361: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2364: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2367: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x236a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x236d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2376: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2379: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2382: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2389: jmp_imm:
	pc += 0x1, opcode= 0x07
0x238e: mov_imm:
	regs[5] = 0x80da5d7d, opcode= 0x02
0x2394: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2397: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x239a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23a0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23af: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x23b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23be: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x23c1: mov_imm:
	regs[5] = 0x94299e38, opcode= 0x02
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x23d0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x23d3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x23d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x23d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23f1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23fa: mov_imm:
	regs[5] = 0x99da3ff8, opcode= 0x02
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2406: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x240f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2412: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2418: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2424: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2427: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x242a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x242d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2430: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2433: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x07
0x243c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x243f: mov_imm:
	regs[5] = 0x6689df91, opcode= 0x02
0x2445: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2448: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x244b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x244e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2451: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2454: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2457: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2460: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2463: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2466: mov_imm:
	regs[5] = 0x1c2322c8, opcode= 0x02
0x246c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x246f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2472: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x07
0x247e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2484: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2487: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2490: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2493: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2496: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2499: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x249c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x249f: mov_imm:
	regs[5] = 0x9c5156bc, opcode= 0x02
0x24a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x24a8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x24ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24b1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x24b4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x24b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24bd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x24c3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x24c6: mov_imm:
	regs[5] = 0xaa741a60, opcode= 0x02
0x24cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24d5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x24d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x24ed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x24f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24fc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2508: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x250b: mov_imm:
	regs[5] = 0xabc7be98, opcode= 0x02
0x2511: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x07
0x251a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x251d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2520: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2523: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2526: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2529: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x252c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x252f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2532: mov_imm:
	regs[5] = 0xae335778, opcode= 0x02
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x07
0x253e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2541: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2544: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x254a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2568: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x256b: mov_imm:
	regs[5] = 0x34e22898, opcode= 0x02
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2577: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x257a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x257d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2580: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2586: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x258f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2592: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2595: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2598: mov_imm:
	regs[5] = 0xd5bccc6a, opcode= 0x02
0x259e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25a1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x25a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25b0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25b6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x25b9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x25bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25c2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25c8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x25cb: mov_imm:
	regs[5] = 0x2a2dc7b, opcode= 0x02
0x25d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25da: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x25dd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x25e0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x25e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25ef: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25fb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x25fe: mov_imm:
	regs[5] = 0xcac0531f, opcode= 0x02
0x2604: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x07
0x260d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2610: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2616: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2622: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2625: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2628: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x262b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2634: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2637: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x263a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x263d: mov_imm:
	regs[5] = 0xc170ccd8, opcode= 0x02
0x2643: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2646: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2649: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x264c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x264f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2652: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2656: jmp_imm:
	pc += 0x1, opcode= 0x07
0x265b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x265e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2661: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2664: mov_imm:
	regs[5] = 0x882eab6f, opcode= 0x02
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2670: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2673: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2676: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2682: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2688: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x268b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x268e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2691: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2694: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2697: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x26a3: mov_imm:
	regs[5] = 0xcc8a80e4, opcode= 0x02
0x26a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26ac: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x26af: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26b8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x26bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26c1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x26c7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26d0: mov_imm:
	regs[5] = 0xec6d7457, opcode= 0x02
0x26d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26d9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26ee: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x26f1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x26f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26fa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2700: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2703: mov_imm:
	regs[5] = 0x671850dc, opcode= 0x02
0x2709: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x270c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x270f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2712: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2715: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x07
0x271e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2727: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x272a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x272d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2736: mov_imm:
	regs[5] = 0x25f12b65, opcode= 0x02
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2742: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2745: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x07
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2754: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x275a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x275d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2769: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x276c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2775: mov_imm:
	regs[5] = 0xacd2a0a2, opcode= 0x02
0x277b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2784: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2787: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x278a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2793: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2797: jmp_imm:
	pc += 0x1, opcode= 0x07
0x279c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x27ab: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27b4: mov_imm:
	regs[5] = 0x81c0e719, opcode= 0x02
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27c3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x27c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27cc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27d2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x27d5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x27d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27de: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x27e4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x27e7: mov_imm:
	regs[5] = 0xa83332bd, opcode= 0x02
0x27ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27f6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2802: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2806: jmp_imm:
	pc += 0x1, opcode= 0x07
0x280b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x280e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2811: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2814: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2817: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x281a: mov_imm:
	regs[5] = 0x395da6ab, opcode= 0x02
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2826: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x282f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2832: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2838: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x283e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2847: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x284a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x284d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2850: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2853: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x07
0x285c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x285f: mov_imm:
	regs[5] = 0x1a698521, opcode= 0x02
0x2865: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2868: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2871: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2874: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2877: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x287a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x287d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2880: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2889: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x288c: mov_imm:
	regs[5] = 0x2878c1f5, opcode= 0x02
0x2892: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2895: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x07
0x289e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28aa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x28ad: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x28b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28bc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28c8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x28cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28d1: mov_imm:
	regs[5] = 0x31bd059c, opcode= 0x02
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28e0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28e9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x28ec: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x28ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28f5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28fb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x28fe: mov_imm:
	regs[5] = 0xb772dee1, opcode= 0x02
0x2904: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2907: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2910: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2916: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x291c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x291f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2923: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2928: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x292b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x292e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2931: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x07
0x293a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x293d: mov_imm:
	regs[5] = 0x6b518586, opcode= 0x02
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2949: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x294c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x294f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2952: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x07
0x295b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2964: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2967: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x296a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x296d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2970: mov_imm:
	regs[5] = 0xbe702964, opcode= 0x02
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x07
0x297c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2985: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x07
0x298e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x07
0x299a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29a0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x29a3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x29a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29ac: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29b8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29c1: mov_imm:
	regs[5] = 0xd163de8a, opcode= 0x02
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x29d0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x29d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x29d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29eb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29f4: mov_imm:
	regs[5] = 0x1a276453, opcode= 0x02
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a03: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2a06: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a0c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a18: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a1b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2a2e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a33: mov_imm:
	regs[5] = 0x664a4280, opcode= 0x02
0x2a39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a3c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2a40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a45: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a48: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a57: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a63: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a6c: mov_imm:
	regs[5] = 0x234f7962, opcode= 0x02
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a7b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2a7e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a84: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a8a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a8d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a9c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2aa2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2aa5: mov_imm:
	regs[5] = 0x25a420a7, opcode= 0x02
0x2aab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2aae: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2abd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ac6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ac9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ad2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ad5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ad8: mov_imm:
	regs[5] = 0xf037e400, opcode= 0x02
0x2ade: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ae1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2ae4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2af6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b0e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b14: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b1d: mov_imm:
	regs[5] = 0xde4b8c0a, opcode= 0x02
0x2b23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b26: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2b29: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b2c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b41: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b47: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2b4a: mov_imm:
	regs[5] = 0x8f5fa2c2, opcode= 0x02
0x2b50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b53: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2b56: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b5c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b62: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b65: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b6e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b74: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b7d: mov_imm:
	regs[5] = 0x7f7ba449, opcode= 0x02
0x2b83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b86: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b8f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b98: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ba1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2baa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2bad: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2bb0: mov_imm:
	regs[5] = 0xfdeee8f4, opcode= 0x02
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bc5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bd4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2be0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2be3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2be6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c04: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c0d: mov_imm:
	regs[5] = 0x6bfef629, opcode= 0x02
0x2c13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c16: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2c19: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c1c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c25: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c2b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2c2e: mov_imm:
	regs[5] = 0x3b33f5ed, opcode= 0x02
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c3d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c46: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c52: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c58: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c5b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c64: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c70: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2c73: mov_imm:
	regs[5] = 0x983de993, opcode= 0x02
0x2c79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c7c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2c7f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c82: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c8b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c97: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca0: mov_imm:
	regs[5] = 0x7d85984e, opcode= 0x02
0x2ca6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ca9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2cad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cb2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2cb8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cbe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2cc1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ccd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cd0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2cdd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ce2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2ce5: mov_imm:
	regs[5] = 0xd0ad87ff, opcode= 0x02
0x2ceb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cf4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2cf7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2cfa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2cfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d03: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d09: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2d0c: mov_imm:
	regs[5] = 0x318bf12d, opcode= 0x02
0x2d12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d15: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d2a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d30: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d33: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d3c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d42: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2d46: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d4b: mov_imm:
	regs[5] = 0x6594d683, opcode= 0x02
0x2d51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d54: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d57: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d5a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d69: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d75: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d7e: mov_imm:
	regs[5] = 0xe8294bdb, opcode= 0x02
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d8d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2d90: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d9c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2da2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2dae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2db7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2dba: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2dc6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2dc9: mov_imm:
	regs[5] = 0x8714c8e2, opcode= 0x02
0x2dd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2dd8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2de1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ded: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2df0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2df3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2df6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2df9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2dfc: mov_imm:
	regs[5] = 0x4b678998, opcode= 0x02
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e0b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2e0e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e14: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e1a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2e1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e23: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2e26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e2c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e32: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2e35: mov_imm:
	regs[5] = 0x4baca55f, opcode= 0x02
0x2e3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e3e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2e41: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e4a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e53: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e5f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2e62: mov_imm:
	regs[5] = 0x49cd5a7c, opcode= 0x02
0x2e68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e6b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2e6e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e74: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e80: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2e83: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2e86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e8c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e92: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2e95: mov_imm:
	regs[5] = 0x604ac9a6, opcode= 0x02
0x2e9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e9e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ea1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ea4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ead: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2eb9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ebc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ebf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ec2: mov_imm:
	regs[5] = 0x5790d993, opcode= 0x02
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ece: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ed1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2ed4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2eda: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ee0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ee3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ee6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ee9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2eec: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2eef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ef2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2ef5: mov_imm:
	regs[5] = 0x9bdcd2e1, opcode= 0x02
0x2efb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2efe: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2f01: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f04: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f0d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f13: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f16: mov_imm:
	regs[5] = 0x77bdbd7c, opcode= 0x02
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f25: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f34: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f37: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2f3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f40: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f46: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f4f: mov_imm:
	regs[5] = 0xa69dfccc, opcode= 0x02
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f5e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2f61: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f6a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f73: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f7f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f82: mov_imm:
	regs[5] = 0x4788c9c5, opcode= 0x02
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f97: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f9a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fa0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fa6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2faf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2fb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fbe: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fca: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2fcd: mov_imm:
	regs[5] = 0x89779840, opcode= 0x02
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2fdc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2fdf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fe8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2feb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ff1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ffa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ffd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3000: mov_imm:
	regs[5] = 0xee9db96, opcode= 0x02
0x3006: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3009: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x300c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3012: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3018: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x301b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x302a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x302d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3036: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3039: mov_imm:
	regs[5] = 0x4804d440, opcode= 0x02
0x303f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3042: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3045: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3048: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x304b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x304e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3051: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3057: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x305a: mov_imm:
	regs[5] = 0xb212ffec, opcode= 0x02
0x3060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3063: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3066: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x306c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3072: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3075: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x307b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x307e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3082: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x308a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x308d: mov_imm:
	regs[5] = 0x8b5e9e5f, opcode= 0x02
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x309c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x309f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x30a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30a8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x30ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30b1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30b7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30c0: mov_imm:
	regs[5] = 0x8e2f9d64, opcode= 0x02
0x30c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30c9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x30cc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30de: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x30e1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x30e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30f0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30f6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x30f9: mov_imm:
	regs[5] = 0x2ae9435, opcode= 0x02
0x30ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3102: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3105: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3108: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x310b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x310e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3111: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3114: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3117: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x311a: mov_imm:
	regs[5] = 0x6ec81049, opcode= 0x02
0x3120: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3123: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3126: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x312c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3132: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3135: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3138: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x313b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x313e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3141: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3144: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3147: mov_imm:
	regs[5] = 0x54c64403, opcode= 0x02
0x314d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3150: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3153: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3156: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3159: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3162: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3165: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3168: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x316b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x316e: mov_imm:
	regs[5] = 0xec3b0c, opcode= 0x02
0x3174: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3177: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x317a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x318c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3195: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3198: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x319b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x319e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31aa: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x31ad: mov_imm:
	regs[5] = 0x2b5e8ea9, opcode= 0x02
0x31b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31b6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x31b9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x31bc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x31bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31c5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x31d1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x31d4: mov_imm:
	regs[5] = 0x3f964bee, opcode= 0x02
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31e3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31ec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31f2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x31fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x31fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3202: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3207: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x320a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x320d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3211: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3216: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3219: mov_imm:
	regs[5] = 0xe3cffdfb, opcode= 0x02
0x3220: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3225: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3228: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x322b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x322e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x323a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x323d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3240: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3249: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x324c: mov_imm:
	regs[5] = 0x88eee920, opcode= 0x02
0x3252: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3255: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3258: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x325e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3264: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3267: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3270: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3273: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3276: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3279: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x327c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3285: mov_imm:
	regs[5] = 0xaf820f6, opcode= 0x02
0x328b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x328e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3291: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3294: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3297: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x329a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x329d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32a3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x32a6: mov_imm:
	regs[5] = 0x71ce7dcc, opcode= 0x02
0x32ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x32af: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x32b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32be: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x32c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32c7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32d6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32dc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32e5: mov_imm:
	regs[5] = 0x77983e31, opcode= 0x02
0x32eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x32ee: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32f7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x32fa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x07
0x330c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x330f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3313: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3318: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x331b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x331e: mov_imm:
	regs[5] = 0xa81f51fe, opcode= 0x02
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x07
0x332a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x332d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3330: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x07
0x333c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3342: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3346: jmp_imm:
	pc += 0x1, opcode= 0x07
0x334b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x334e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3351: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x335a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x335d: mov_imm:
	regs[5] = 0x21996217, opcode= 0x02
0x3363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3366: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3369: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x336c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x337b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3387: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x338a: mov_imm:
	regs[5] = 0x6685d360, opcode= 0x02
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3399: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x339c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33a8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x33ab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33c0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33c6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x33c9: mov_imm:
	regs[5] = 0xf240fedc, opcode= 0x02
0x33cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33f9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33ff: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3402: mov_imm:
	regs[5] = 0x3b7b0373, opcode= 0x02
0x3408: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x340b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x340e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3414: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3420: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3423: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3429: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x342c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x342f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3432: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3435: mov_imm:
	regs[5] = 0x39a2a772, opcode= 0x02
0x343b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x343e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3441: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3444: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x07
0x344d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3456: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3459: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x345c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x345f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3468: mov_imm:
	regs[5] = 0x23720806, opcode= 0x02
0x346f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3474: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3477: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x347a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3480: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x07
0x348c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x348f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3495: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3498: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x34a4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x34a7: mov_imm:
	regs[5] = 0x48f7a9c5, opcode= 0x02
0x34ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34b0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x34b3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x34b6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x34b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34bf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x34c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34cb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x34ce: mov_imm:
	regs[5] = 0x360b4236, opcode= 0x02
0x34d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34d7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34ec: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x34ef: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34fe: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3501: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3504: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3507: mov_imm:
	regs[5] = 0xf80ccce7, opcode= 0x02
0x350d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3516: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3519: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x351c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x351f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3522: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x07
0x352b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x352e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3531: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3534: mov_imm:
	regs[5] = 0xbe2b4643, opcode= 0x02
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3540: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3543: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3546: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x354c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3558: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x355b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3564: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3567: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x356a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x356e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3576: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x357a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x357f: mov_imm:
	regs[5] = 0x56d733c6, opcode= 0x02
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x07
0x358b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3594: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x07
0x359d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x35a0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x35a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35a9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35af: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x35b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35b8: mov_imm:
	regs[5] = 0xcd858bc7, opcode= 0x02
0x35be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35c1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x35c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35d0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x35d3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x35d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35e8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35f4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x35f7: mov_imm:
	regs[5] = 0xd8f5dc02, opcode= 0x02
0x35fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3600: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3603: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x07
0x360c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x360f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x361b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x361f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3624: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3627: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x362a: mov_imm:
	regs[5] = 0x2cd4b401, opcode= 0x02
0x3630: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3633: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3636: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3642: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3648: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x364b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3654: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3657: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x365a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x365d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3660: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3664: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3669: mov_imm:
	regs[5] = 0x5534679, opcode= 0x02
0x366f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3673: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3678: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3681: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3684: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3687: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x368b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3690: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3693: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3697: jmp_imm:
	pc += 0x1, opcode= 0x07
0x369c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36a5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ae: mov_imm:
	regs[5] = 0x1122ad22, opcode= 0x02
0x36b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x36b7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x36ba: mov_imm:
	regs[30] = 0x91ff4ae1, opcode= 0x02
0x36c0: mov_imm:
	regs[31] = 0xa923f3b5, opcode= 0x02
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36cc: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0a
0x36cf: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0a
max register index:31
