$date
	Sun Oct 23 00:07:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#702225
b11010 !
1"
#702226
b11010 &
b11010 %
1$
#702227
0"
#702230
b1101 &
b1101 %
#702234
b101000 &
b101000 %
#702238
b10100 &
b10100 %
#702242
b1010 &
b1010 %
#702246
b101 &
b101 %
#702250
b10000 &
b10000 %
#702254
b1000 &
b1000 %
#702258
b100 &
b100 %
#702262
b10 &
b10 %
#702266
b1 &
b1 %
1#
#702270
b0 &
0#
b0 %
0$
#1744623
b11100 !
1"
#1744626
b11100 &
b11100 %
1$
#1744627
0"
#1744630
b1110 &
b1110 %
#1744634
b111 &
b111 %
#1744638
b10110 &
b10110 %
#1744642
b1011 &
b1011 %
#1744646
b100010 &
b100010 %
#1744650
b10001 &
b10001 %
#1744654
b110100 &
b110100 %
#1744658
b11010 &
b11010 %
#1744662
b1101 &
b1101 %
#1744666
b101000 &
b101000 %
#1744670
b10100 &
b10100 %
#1744674
b1010 &
b1010 %
#1744678
b101 &
b101 %
#1744682
b10000 &
b10000 %
#1744686
b1000 &
b1000 %
#1744690
b100 &
b100 %
#1744694
b10 &
b10 %
#1744698
b1 &
b1 %
1#
#1744702
b0 &
0#
b0 %
0$
#2721239
b1000 !
1"
#2721242
b1000 &
b1000 %
1$
#2721243
0"
#2721246
b100 &
b100 %
#2721250
b10 &
b10 %
#2721254
b1 &
1#
b1 %
#2721258
b0 &
b0 %
0#
0$
#4500012
