

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5928 clock pin(s) of sequential element(s)
0 instances converted, 5928 sequential instances remain driven by gated/generated clocks

=============================================================================================== Non-Gated/Non-Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type                   Fanout     Sample Instance                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                                17         CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
@K:CKID0004       PF_OSC_0_inst_0.PF_OSC_0_0.I_OSC_160                                               clock definition on OSC_RC160MHZ     1          PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0                                     
===============================================================================================================================================================================================================================
=============================================================================================================================================== Gated/Generated Clocks ================================================================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type     Fanout     Sample Instance                                                                         Explanation                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0                                              PLL                    5617       CoreTimer_0_inst_0.CoreTimer_0_0.PreScale[9]                                            Multiple clocks on generating sequential element from nets PF_OSC_0_RCOSC_160MHZ_GL, GND
@K:CKID0002       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   311        MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                               
=======================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

