Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 20 17:47:49 2025
| Host         : DESKTOP-U7PTVF4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   21          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Debounce_BTNA/rise_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Debounce_BTNB/rise_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.969        0.000                      0                  424        0.163        0.000                      0                  424        4.500        0.000                       0                   220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.969        0.000                      0                  424        0.163        0.000                      0                  424        4.500        0.000                       0                   220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 stopwatch/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.014ns (22.791%)  route 3.435ns (77.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    stopwatch/CLK
    SLICE_X6Y35          FDRE                                         r  stopwatch/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  stopwatch/clk_counter_reg[3]/Q
                         net (fo=2, routed)           1.358     7.060    stopwatch/clk_counter_reg[3]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.124     7.184 f  stopwatch/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.617    stopwatch/clk_counter[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  stopwatch/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.401     8.142    stopwatch/clk_counter[0]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.266 r  stopwatch/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.444     8.710    stopwatch/clk_counter[0]_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  stopwatch/clk_counter[0]_i_1/O
                         net (fo=20, routed)          0.799     9.633    stopwatch/clk_counter[0]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  stopwatch/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.517    14.889    stopwatch/CLK
    SLICE_X6Y38          FDRE                                         r  stopwatch/clk_counter_reg[12]/C
                         clock pessimism              0.272    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524    14.601    stopwatch/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 stopwatch/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.014ns (22.791%)  route 3.435ns (77.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    stopwatch/CLK
    SLICE_X6Y35          FDRE                                         r  stopwatch/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  stopwatch/clk_counter_reg[3]/Q
                         net (fo=2, routed)           1.358     7.060    stopwatch/clk_counter_reg[3]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.124     7.184 f  stopwatch/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.617    stopwatch/clk_counter[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  stopwatch/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.401     8.142    stopwatch/clk_counter[0]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.266 r  stopwatch/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.444     8.710    stopwatch/clk_counter[0]_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  stopwatch/clk_counter[0]_i_1/O
                         net (fo=20, routed)          0.799     9.633    stopwatch/clk_counter[0]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  stopwatch/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.517    14.889    stopwatch/CLK
    SLICE_X6Y38          FDRE                                         r  stopwatch/clk_counter_reg[13]/C
                         clock pessimism              0.272    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524    14.601    stopwatch/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 stopwatch/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/clk_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.014ns (22.791%)  route 3.435ns (77.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    stopwatch/CLK
    SLICE_X6Y35          FDRE                                         r  stopwatch/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  stopwatch/clk_counter_reg[3]/Q
                         net (fo=2, routed)           1.358     7.060    stopwatch/clk_counter_reg[3]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.124     7.184 f  stopwatch/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.617    stopwatch/clk_counter[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  stopwatch/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.401     8.142    stopwatch/clk_counter[0]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.266 r  stopwatch/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.444     8.710    stopwatch/clk_counter[0]_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  stopwatch/clk_counter[0]_i_1/O
                         net (fo=20, routed)          0.799     9.633    stopwatch/clk_counter[0]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  stopwatch/clk_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.517    14.889    stopwatch/CLK
    SLICE_X6Y38          FDRE                                         r  stopwatch/clk_counter_reg[14]/C
                         clock pessimism              0.272    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524    14.601    stopwatch/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 stopwatch/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/clk_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.014ns (22.791%)  route 3.435ns (77.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    stopwatch/CLK
    SLICE_X6Y35          FDRE                                         r  stopwatch/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  stopwatch/clk_counter_reg[3]/Q
                         net (fo=2, routed)           1.358     7.060    stopwatch/clk_counter_reg[3]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.124     7.184 f  stopwatch/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.617    stopwatch/clk_counter[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  stopwatch/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.401     8.142    stopwatch/clk_counter[0]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.266 r  stopwatch/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.444     8.710    stopwatch/clk_counter[0]_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  stopwatch/clk_counter[0]_i_1/O
                         net (fo=20, routed)          0.799     9.633    stopwatch/clk_counter[0]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  stopwatch/clk_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.517    14.889    stopwatch/CLK
    SLICE_X6Y38          FDRE                                         r  stopwatch/clk_counter_reg[15]/C
                         clock pessimism              0.272    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524    14.601    stopwatch/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 stopwatch/s_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/m_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.049ns (23.298%)  route 3.453ns (76.702%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.560     5.112    stopwatch/CLK
    SLICE_X8Y31          FDRE                                         r  stopwatch/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.478     5.590 r  stopwatch/s_reg_reg[1]/Q
                         net (fo=8, routed)           1.050     6.640    stopwatch/s_reg_reg[7]_0[1]
    SLICE_X11Y31         LUT4 (Prop_lut4_I0_O)        0.295     6.935 f  stopwatch/s_reg[5]_i_3/O
                         net (fo=1, routed)           0.154     7.089    stopwatch/s_reg[5]_i_3_n_0
    SLICE_X11Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  stopwatch/s_reg[5]_i_2/O
                         net (fo=5, routed)           1.328     8.541    stopwatch/s_reg[5]_i_2_n_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.152     8.693 r  stopwatch/m_reg[7]_i_1/O
                         net (fo=8, routed)           0.921     9.614    stopwatch/m_reg[7]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  stopwatch/m_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509    14.881    stopwatch/CLK
    SLICE_X5Y29          FDRE                                         r  stopwatch/m_reg_reg[5]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.429    14.675    stopwatch/m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 stopwatch/s_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/m_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.049ns (23.298%)  route 3.453ns (76.702%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.560     5.112    stopwatch/CLK
    SLICE_X8Y31          FDRE                                         r  stopwatch/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.478     5.590 r  stopwatch/s_reg_reg[1]/Q
                         net (fo=8, routed)           1.050     6.640    stopwatch/s_reg_reg[7]_0[1]
    SLICE_X11Y31         LUT4 (Prop_lut4_I0_O)        0.295     6.935 f  stopwatch/s_reg[5]_i_3/O
                         net (fo=1, routed)           0.154     7.089    stopwatch/s_reg[5]_i_3_n_0
    SLICE_X11Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  stopwatch/s_reg[5]_i_2/O
                         net (fo=5, routed)           1.328     8.541    stopwatch/s_reg[5]_i_2_n_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.152     8.693 r  stopwatch/m_reg[7]_i_1/O
                         net (fo=8, routed)           0.921     9.614    stopwatch/m_reg[7]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  stopwatch/m_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509    14.881    stopwatch/CLK
    SLICE_X5Y29          FDRE                                         r  stopwatch/m_reg_reg[6]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.429    14.675    stopwatch/m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 stopwatch/s_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/m_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.049ns (23.298%)  route 3.453ns (76.702%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.560     5.112    stopwatch/CLK
    SLICE_X8Y31          FDRE                                         r  stopwatch/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.478     5.590 r  stopwatch/s_reg_reg[1]/Q
                         net (fo=8, routed)           1.050     6.640    stopwatch/s_reg_reg[7]_0[1]
    SLICE_X11Y31         LUT4 (Prop_lut4_I0_O)        0.295     6.935 f  stopwatch/s_reg[5]_i_3/O
                         net (fo=1, routed)           0.154     7.089    stopwatch/s_reg[5]_i_3_n_0
    SLICE_X11Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  stopwatch/s_reg[5]_i_2/O
                         net (fo=5, routed)           1.328     8.541    stopwatch/s_reg[5]_i_2_n_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.152     8.693 r  stopwatch/m_reg[7]_i_1/O
                         net (fo=8, routed)           0.921     9.614    stopwatch/m_reg[7]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  stopwatch/m_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509    14.881    stopwatch/CLK
    SLICE_X5Y29          FDRE                                         r  stopwatch/m_reg_reg[7]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.429    14.675    stopwatch/m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 stopwatch/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.014ns (23.523%)  route 3.297ns (76.477%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    stopwatch/CLK
    SLICE_X6Y35          FDRE                                         r  stopwatch/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  stopwatch/clk_counter_reg[3]/Q
                         net (fo=2, routed)           1.358     7.060    stopwatch/clk_counter_reg[3]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.124     7.184 f  stopwatch/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.617    stopwatch/clk_counter[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  stopwatch/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.401     8.142    stopwatch/clk_counter[0]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.266 r  stopwatch/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.444     8.710    stopwatch/clk_counter[0]_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  stopwatch/clk_counter[0]_i_1/O
                         net (fo=20, routed)          0.661     9.494    stopwatch/clk_counter[0]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  stopwatch/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.516    14.888    stopwatch/CLK
    SLICE_X6Y37          FDRE                                         r  stopwatch/clk_counter_reg[10]/C
                         clock pessimism              0.272    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X6Y37          FDRE (Setup_fdre_C_R)       -0.524    14.600    stopwatch/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 stopwatch/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.014ns (23.523%)  route 3.297ns (76.477%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    stopwatch/CLK
    SLICE_X6Y35          FDRE                                         r  stopwatch/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  stopwatch/clk_counter_reg[3]/Q
                         net (fo=2, routed)           1.358     7.060    stopwatch/clk_counter_reg[3]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.124     7.184 f  stopwatch/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.617    stopwatch/clk_counter[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  stopwatch/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.401     8.142    stopwatch/clk_counter[0]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.266 r  stopwatch/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.444     8.710    stopwatch/clk_counter[0]_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  stopwatch/clk_counter[0]_i_1/O
                         net (fo=20, routed)          0.661     9.494    stopwatch/clk_counter[0]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  stopwatch/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.516    14.888    stopwatch/CLK
    SLICE_X6Y37          FDRE                                         r  stopwatch/clk_counter_reg[11]/C
                         clock pessimism              0.272    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X6Y37          FDRE (Setup_fdre_C_R)       -0.524    14.600    stopwatch/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 stopwatch/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.014ns (23.523%)  route 3.297ns (76.477%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    stopwatch/CLK
    SLICE_X6Y35          FDRE                                         r  stopwatch/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  stopwatch/clk_counter_reg[3]/Q
                         net (fo=2, routed)           1.358     7.060    stopwatch/clk_counter_reg[3]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.124     7.184 f  stopwatch/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.617    stopwatch/clk_counter[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  stopwatch/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.401     8.142    stopwatch/clk_counter[0]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.266 r  stopwatch/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.444     8.710    stopwatch/clk_counter[0]_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  stopwatch/clk_counter[0]_i_1/O
                         net (fo=20, routed)          0.661     9.494    stopwatch/clk_counter[0]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  stopwatch/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.516    14.888    stopwatch/CLK
    SLICE_X6Y37          FDRE                                         r  stopwatch/clk_counter_reg[8]/C
                         clock pessimism              0.272    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X6Y37          FDRE (Setup_fdre_C_R)       -0.524    14.600    stopwatch/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clock/temp_minuty_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/s_minuty_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.563     1.476    clock/CLK
    SLICE_X11Y33         FDRE                                         r  clock/temp_minuty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock/temp_minuty_reg[3]/Q
                         net (fo=4, routed)           0.110     1.728    clock/temp_minuty_reg_n_0_[3]
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  clock/s_minuty[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    clock/s_minuty[3]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  clock/s_minuty_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.831     1.989    clock/CLK
    SLICE_X10Y33         FDRE                                         r  clock/s_minuty_reg[3]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.120     1.609    clock/s_minuty_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 stopwatch/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/centisecond_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.591     1.504    stopwatch/CLK
    SLICE_X7Y34          FDRE                                         r  stopwatch/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  stopwatch/running_reg/Q
                         net (fo=6, routed)           0.120     1.766    stopwatch/running
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.045     1.811 r  stopwatch/centisecond_tick_i_1/O
                         net (fo=1, routed)           0.000     1.811    stopwatch/centisecond_tick_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  stopwatch/centisecond_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.860     2.018    stopwatch/CLK
    SLICE_X6Y34          FDRE                                         r  stopwatch/centisecond_tick_reg/C
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.120     1.637    stopwatch/centisecond_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clock/temp_minuty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/s_minuty_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.307%)  route 0.170ns (47.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.562     1.475    clock/CLK
    SLICE_X11Y32         FDRE                                         r  clock/temp_minuty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock/temp_minuty_reg[5]/Q
                         net (fo=3, routed)           0.170     1.786    clock/temp_minuty_reg_n_0_[5]
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  clock/s_minuty[5]_i_2/O
                         net (fo=1, routed)           0.000     1.831    clock/s_minuty[5]_i_2_n_0
    SLICE_X8Y33          FDRE                                         r  clock/s_minuty_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.831     1.989    clock/CLK
    SLICE_X8Y33          FDRE                                         r  clock/s_minuty_reg[5]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.120     1.630    clock/s_minuty_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clock/temp_hodiny_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/s_hodiny_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.683%)  route 0.135ns (39.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.498    clock/CLK
    SLICE_X6Y28          FDRE                                         r  clock/temp_hodiny_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  clock/temp_hodiny_reg[1]/Q
                         net (fo=4, routed)           0.135     1.798    clock/temp_hodiny[1]
    SLICE_X6Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  clock/s_hodiny[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    clock/s_hodiny[1]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  clock/s_hodiny_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.855     2.013    clock/CLK
    SLICE_X6Y29          FDRE                                         r  clock/s_hodiny_reg[1]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.120     1.633    clock/s_hodiny_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clock/s_sekundy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/s_sekundy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.409%)  route 0.106ns (33.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.590     1.503    clock/CLK
    SLICE_X6Y33          FDRE                                         r  clock/s_sekundy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clock/s_sekundy_reg[1]/Q
                         net (fo=7, routed)           0.106     1.773    clock/SIG_C2SSS[1]
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  clock/s_sekundy[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    clock/s_sekundy[2]
    SLICE_X7Y33          FDRE                                         r  clock/s_sekundy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.859     2.017    clock/CLK
    SLICE_X7Y33          FDRE                                         r  clock/s_sekundy_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.092     1.608    clock/s_sekundy_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Debounce_BTNB/sig_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNB/rise_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.566     1.479    Debounce_BTNB/CLK
    SLICE_X12Y39         FDRE                                         r  Debounce_BTNB/sig_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Debounce_BTNB/sig_count_reg[10]/Q
                         net (fo=3, routed)           0.105     1.749    Debounce_BTNB/sig_count[10]
    SLICE_X13Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  Debounce_BTNB/rise_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    Debounce_BTNB/rise_i_1__0_n_0
    SLICE_X13Y39         FDRE                                         r  Debounce_BTNB/rise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.836     1.994    Debounce_BTNB/CLK
    SLICE_X13Y39         FDRE                                         r  Debounce_BTNB/rise_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.091     1.583    Debounce_BTNB/rise_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 clock/s_sekundy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/s_sekundy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.212%)  route 0.107ns (33.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.590     1.503    clock/CLK
    SLICE_X6Y33          FDRE                                         r  clock/s_sekundy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clock/s_sekundy_reg[3]/Q
                         net (fo=7, routed)           0.107     1.774    clock/SIG_C2SSS[3]
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  clock/s_sekundy[5]_i_2/O
                         net (fo=1, routed)           0.000     1.819    clock/s_sekundy[5]
    SLICE_X7Y33          FDRE                                         r  clock/s_sekundy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.859     2.017    clock/CLK
    SLICE_X7Y33          FDRE                                         r  clock/s_sekundy_reg[5]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.092     1.608    clock/s_sekundy_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 B27S/digit0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.049%)  route 0.167ns (46.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.590     1.503    B27S/CLK
    SLICE_X4Y33          FDRE                                         r  B27S/digit0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  B27S/digit0_reg[3]/Q
                         net (fo=7, routed)           0.167     1.812    B27S/digit0_reg_n_0_[3]
    SLICE_X1Y33          LUT4 (Prop_lut4_I3_O)        0.048     1.860 r  B27S/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    B27S/seg[1]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  B27S/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.861     2.019    B27S/CLK
    SLICE_X1Y33          FDRE                                         r  B27S/seg_reg[1]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107     1.647    B27S/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 clock/s_sekundy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/s_sekundy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (66.003%)  route 0.108ns (33.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.590     1.503    clock/CLK
    SLICE_X6Y33          FDRE                                         r  clock/s_sekundy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clock/s_sekundy_reg[3]/Q
                         net (fo=7, routed)           0.108     1.775    clock/SIG_C2SSS[3]
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  clock/s_sekundy[4]_i_1/O
                         net (fo=1, routed)           0.000     1.820    clock/s_sekundy[4]
    SLICE_X7Y33          FDRE                                         r  clock/s_sekundy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.859     2.017    clock/CLK
    SLICE_X7Y33          FDRE                                         r  clock/s_sekundy_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.091     1.607    clock/s_sekundy_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 stopwatch/m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/m_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.588     1.501    stopwatch/CLK
    SLICE_X6Y31          FDRE                                         r  stopwatch/m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.148     1.649 r  stopwatch/m_reg_reg[3]/Q
                         net (fo=7, routed)           0.088     1.738    stopwatch/Q[3]
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.098     1.836 r  stopwatch/m_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    stopwatch/m_reg[4]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  stopwatch/m_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.857     2.015    stopwatch/CLK
    SLICE_X6Y31          FDRE                                         r  stopwatch/m_reg_reg[4]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121     1.622    stopwatch/m_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     B27S/POS_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     B27S/POS_OUT_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     B27S/POS_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     B27S/POS_OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     B27S/POS_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     B27S/POS_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     B27S/POS_OUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     B27S/POS_OUT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     B27S/POS_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     B27S/POS_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     B27S/POS_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     B27S/POS_OUT_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     B27S/POS_OUT_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     B27S/POS_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     B27S/POS_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     B27S/POS_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     B27S/POS_OUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     B27S/POS_OUT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     B27S/POS_OUT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     B27S/POS_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     B27S/POS_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     B27S/POS_OUT_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     B27S/POS_OUT_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     B27S/POS_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     B27S/POS_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     B27S/POS_OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     B27S/POS_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     B27S/POS_OUT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     B27S/POS_OUT_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.096ns  (logic 4.471ns (49.159%)  route 4.624ns (50.841%))
  Logic Levels:           5  (LDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[0]/G
    SLICE_X4Y31          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Alarm_block/alarm_hh_reg[0]/Q
                         net (fo=7, routed)           0.847     1.406    Alarm_block/SIG_A2SHH[0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  Alarm_block/LED16_B_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.433     1.963    Alarm_block/LED16_B_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.087 f  Alarm_block/LED16_B_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.199     3.286    Alarm_block/LED16_B_OBUF_inst_i_4_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.410 r  Alarm_block/LED16_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.146     5.555    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.540     9.096 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     9.096    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.868ns  (logic 1.457ns (37.667%)  route 2.411ns (62.333%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[6]/G
    SLICE_X10Y31         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Alarm_block/alarm_mm_reg[6]/Q
                         net (fo=5, routed)           0.690     1.523    Alarm_block/rise_reg[0]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.675 f  Alarm_block/alarm_mm_reg[5]_i_3/O
                         net (fo=1, routed)           0.431     2.106    Alarm_block/alarm_mm_reg[5]_i_3_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.348     2.454 r  Alarm_block/alarm_mm_reg[5]_i_2/O
                         net (fo=4, routed)           0.702     3.156    Alarm_block/alarm_mm_reg[5]_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     3.280 r  Alarm_block/alarm_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.588     3.868    Alarm_block/alarm_mm[3]
    SLICE_X10Y30         LDCE                                         r  Alarm_block/alarm_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.866ns  (logic 1.457ns (37.691%)  route 2.409ns (62.309%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[6]/G
    SLICE_X10Y31         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Alarm_block/alarm_mm_reg[6]/Q
                         net (fo=5, routed)           0.690     1.523    Alarm_block/rise_reg[0]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.675 f  Alarm_block/alarm_mm_reg[5]_i_3/O
                         net (fo=1, routed)           0.431     2.106    Alarm_block/alarm_mm_reg[5]_i_3_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.348     2.454 r  Alarm_block/alarm_mm_reg[5]_i_2/O
                         net (fo=4, routed)           0.692     3.146    Alarm_block/alarm_mm_reg[5]_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     3.270 r  Alarm_block/alarm_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.596     3.866    Alarm_block/alarm_mm[4]
    SLICE_X10Y30         LDCE                                         r  Alarm_block/alarm_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.523ns  (logic 1.457ns (41.361%)  route 2.066ns (58.639%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[6]/G
    SLICE_X10Y31         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Alarm_block/alarm_mm_reg[6]/Q
                         net (fo=5, routed)           0.690     1.523    Alarm_block/rise_reg[0]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.675 f  Alarm_block/alarm_mm_reg[5]_i_3/O
                         net (fo=1, routed)           0.431     2.106    Alarm_block/alarm_mm_reg[5]_i_3_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.348     2.454 r  Alarm_block/alarm_mm_reg[5]_i_2/O
                         net (fo=4, routed)           0.304     2.758    Alarm_block/alarm_mm_reg[5]_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.882 r  Alarm_block/alarm_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.641     3.523    Alarm_block/alarm_mm[5]
    SLICE_X10Y30         LDCE                                         r  Alarm_block/alarm_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.323ns  (logic 0.873ns (26.268%)  route 2.450ns (73.732%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[1]/G
    SLICE_X6Y30          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Alarm_block/alarm_hh_reg[1]/Q
                         net (fo=6, routed)           0.993     1.618    Alarm_block/SIG_A2SHH[1]
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     1.742 r  Alarm_block/alarm_hh_reg[7]_i_3/O
                         net (fo=4, routed)           1.267     3.009    Alarm_block/alarm_hh_reg[7]_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124     3.133 r  Alarm_block/alarm_hh_reg[3]_i_1/O
                         net (fo=1, routed)           0.190     3.323    Alarm_block/alarm_hh[3]
    SLICE_X7Y30          LDCE                                         r  Alarm_block/alarm_hh_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.306ns  (logic 1.483ns (44.859%)  route 1.823ns (55.141%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[6]/G
    SLICE_X10Y31         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Alarm_block/alarm_mm_reg[6]/Q
                         net (fo=5, routed)           0.690     1.523    Alarm_block/rise_reg[0]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.675 f  Alarm_block/alarm_mm_reg[5]_i_3/O
                         net (fo=1, routed)           0.431     2.106    Alarm_block/alarm_mm_reg[5]_i_3_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.348     2.454 r  Alarm_block/alarm_mm_reg[5]_i_2/O
                         net (fo=4, routed)           0.702     3.156    Alarm_block/alarm_mm_reg[5]_i_2_n_0
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.150     3.306 r  Alarm_block/alarm_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.306    Alarm_block/alarm_mm[2]
    SLICE_X10Y30         LDCE                                         r  Alarm_block/alarm_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.123ns  (logic 0.873ns (27.952%)  route 2.250ns (72.048%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[1]/G
    SLICE_X6Y30          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Alarm_block/alarm_hh_reg[1]/Q
                         net (fo=6, routed)           0.993     1.618    Alarm_block/SIG_A2SHH[1]
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     1.742 r  Alarm_block/alarm_hh_reg[7]_i_3/O
                         net (fo=4, routed)           1.257     2.999    Alarm_block/alarm_hh_reg[7]_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124     3.123 r  Alarm_block/alarm_hh_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.123    Alarm_block/alarm_hh[4]
    SLICE_X6Y30          LDCE                                         r  Alarm_block/alarm_hh_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.890ns  (logic 1.081ns (37.410%)  route 1.809ns (62.590%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[1]/G
    SLICE_X10Y31         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Alarm_block/alarm_mm_reg[1]/Q
                         net (fo=8, routed)           0.558     1.391    Alarm_block/SIG_A2SMM[1]
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.515 r  Alarm_block/alarm_mm_reg[6]_i_2/O
                         net (fo=3, routed)           0.683     2.197    Alarm_block/alarm_mm_reg[6]_i_2_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.321 r  Alarm_block/alarm_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.568     2.890    Alarm_block/alarm_mm[6]
    SLICE_X10Y31         LDCE                                         r  Alarm_block/alarm_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.832ns  (logic 0.873ns (30.828%)  route 1.959ns (69.172%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[1]/G
    SLICE_X6Y30          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Alarm_block/alarm_hh_reg[1]/Q
                         net (fo=6, routed)           0.993     1.618    Alarm_block/SIG_A2SHH[1]
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     1.742 r  Alarm_block/alarm_hh_reg[7]_i_3/O
                         net (fo=4, routed)           0.643     2.385    Alarm_block/alarm_hh_reg[7]_i_3_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.509 r  Alarm_block/alarm_hh_reg[6]_i_1/O
                         net (fo=1, routed)           0.323     2.832    Alarm_block/alarm_hh[6]
    SLICE_X5Y31          LDCE                                         r  Alarm_block/alarm_hh_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.726ns  (logic 1.081ns (39.649%)  route 1.645ns (60.351%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[1]/G
    SLICE_X10Y31         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Alarm_block/alarm_mm_reg[1]/Q
                         net (fo=8, routed)           0.848     1.681    Alarm_block/SIG_A2SMM[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.805 r  Alarm_block/alarm_mm_reg[7]_i_3/O
                         net (fo=1, routed)           0.466     2.271    Alarm_block/alarm_mm_reg[7]_i_3_n_0
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.395 r  Alarm_block/alarm_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.332     2.726    Alarm_block/alarm_mm[7]
    SLICE_X10Y32         LDCE                                         r  Alarm_block/alarm_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.206ns (62.987%)  route 0.121ns (37.013%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[0]/G
    SLICE_X4Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarm_block/alarm_hh_reg[0]/Q
                         net (fo=7, routed)           0.121     0.279    Alarm_block/SIG_A2SHH[0]
    SLICE_X5Y31          LUT3 (Prop_lut3_I2_O)        0.048     0.327 r  Alarm_block/alarm_hh_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    Alarm_block/alarm_hh[2]
    SLICE_X5Y31          LDCE                                         r  Alarm_block/alarm_hh_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.203ns (59.774%)  route 0.137ns (40.226%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[3]/G
    SLICE_X7Y30          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarm_block/alarm_hh_reg[3]/Q
                         net (fo=7, routed)           0.137     0.295    Alarm_block/SIG_A2SHH[3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.340 r  Alarm_block/alarm_hh_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Alarm_block/alarm_hh[4]
    SLICE_X6Y30          LDCE                                         r  Alarm_block/alarm_hh_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.203ns (59.511%)  route 0.138ns (40.489%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[6]/G
    SLICE_X5Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarm_block/alarm_hh_reg[6]/Q
                         net (fo=6, routed)           0.138     0.296    Alarm_block/Q[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  Alarm_block/alarm_hh_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.341    Alarm_block/alarm_hh[7]
    SLICE_X6Y30          LDCE                                         r  Alarm_block/alarm_hh_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.203ns (51.814%)  route 0.189ns (48.186%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[3]/G
    SLICE_X7Y30          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarm_block/alarm_hh_reg[3]/Q
                         net (fo=7, routed)           0.133     0.291    Alarm_block/SIG_A2SHH[3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.336 r  Alarm_block/alarm_hh_reg[3]_i_1/O
                         net (fo=1, routed)           0.056     0.392    Alarm_block/alarm_hh[3]
    SLICE_X7Y30          LDCE                                         r  Alarm_block/alarm_hh_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.223ns (54.815%)  route 0.184ns (45.185%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[5]/G
    SLICE_X6Y30          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Alarm_block/alarm_hh_reg[5]/Q
                         net (fo=8, routed)           0.184     0.362    Alarm_block/SIG_A2SHH[5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.407 r  Alarm_block/alarm_hh_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.407    Alarm_block/alarm_hh[5]
    SLICE_X6Y30          LDCE                                         r  Alarm_block/alarm_hh_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.200ns (49.023%)  route 0.208ns (50.977%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[0]/G
    SLICE_X4Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Alarm_block/alarm_hh_reg[0]/Q
                         net (fo=7, routed)           0.208     0.366    Alarm_block/SIG_A2SHH[0]
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.042     0.408 r  Alarm_block/alarm_hh_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    Alarm_block/alarm_hh[0]
    SLICE_X4Y31          LDCE                                         r  Alarm_block/alarm_hh_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.288ns (60.716%)  route 0.186ns (39.284%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[2]/G
    SLICE_X10Y30         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  Alarm_block/alarm_mm_reg[2]/Q
                         net (fo=9, routed)           0.186     0.431    Alarm_block/SIG_A2SMM[2]
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.043     0.474 r  Alarm_block/alarm_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.474    Alarm_block/alarm_mm[2]
    SLICE_X10Y30         LDCE                                         r  Alarm_block/alarm_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.293ns (61.109%)  route 0.186ns (38.891%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[0]/G
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  Alarm_block/alarm_mm_reg[0]/Q
                         net (fo=9, routed)           0.186     0.431    Alarm_block/SIG_A2SMM[0]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.048     0.479 r  Alarm_block/alarm_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.479    Alarm_block/alarm_mm[1]
    SLICE_X10Y31         LDCE                                         r  Alarm_block/alarm_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_mm_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.290ns (59.243%)  route 0.200ns (40.757%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE                         0.000     0.000 r  Alarm_block/alarm_mm_reg[0]/G
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Alarm_block/alarm_mm_reg[0]/Q
                         net (fo=9, routed)           0.200     0.445    Alarm_block/SIG_A2SMM[0]
    SLICE_X10Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.490 r  Alarm_block/alarm_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.490    Alarm_block/alarm_mm[0]
    SLICE_X10Y32         LDCE                                         r  Alarm_block/alarm_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Alarm_block/alarm_hh_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.203ns (40.207%)  route 0.302ns (59.793%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[0]/G
    SLICE_X4Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarm_block/alarm_hh_reg[0]/Q
                         net (fo=7, routed)           0.136     0.294    Alarm_block/SIG_A2SHH[0]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.045     0.339 r  Alarm_block/alarm_hh_reg[1]_i_1/O
                         net (fo=1, routed)           0.166     0.505    Alarm_block/alarm_hh[1]
    SLICE_X6Y30          LDCE                                         r  Alarm_block/alarm_hh_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/s_hodiny_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.212ns  (logic 4.430ns (48.093%)  route 4.782ns (51.907%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.624     5.176    clock/CLK
    SLICE_X6Y29          FDRE                                         r  clock/s_hodiny_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.694 r  clock/s_hodiny_reg[1]/Q
                         net (fo=7, routed)           1.005     6.698    Alarm_block/digit0[1]_i_7_1[1]
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.124     6.822 f  Alarm_block/LED16_B_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.433     7.255    Alarm_block/LED16_B_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.379 f  Alarm_block/LED16_B_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.199     8.578    Alarm_block/LED16_B_OBUF_inst_i_4_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  Alarm_block/LED16_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.146    10.848    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.540    14.388 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000    14.388    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.115ns (54.158%)  route 3.483ns (45.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     5.183    B27S/CLK
    SLICE_X0Y32          FDRE                                         r  B27S/POS_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  B27S/POS_OUT_reg[6]/Q
                         net (fo=1, routed)           3.483     9.085    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.696    12.781 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.781    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.858ns  (logic 4.133ns (60.271%)  route 2.725ns (39.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     5.183    B27S/CLK
    SLICE_X1Y32          FDRE                                         r  B27S/seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  B27S/seg_reg[6]/Q
                         net (fo=1, routed)           2.725     8.326    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.714    12.041 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.041    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.129ns (60.275%)  route 2.721ns (39.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     5.183    B27S/CLK
    SLICE_X0Y32          FDRE                                         r  B27S/POS_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  B27S/POS_OUT_reg[7]/Q
                         net (fo=1, routed)           2.721     8.323    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.710    12.032 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.032    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 3.992ns (59.569%)  route 2.709ns (40.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     5.183    B27S/CLK
    SLICE_X1Y32          FDRE                                         r  B27S/seg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  B27S/seg_reg[5]/Q
                         net (fo=1, routed)           2.709     8.348    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536    11.884 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    11.884    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.694ns  (logic 3.992ns (59.630%)  route 2.702ns (40.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    B27S/CLK
    SLICE_X1Y33          FDRE                                         r  B27S/seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  B27S/seg_reg[3]/Q
                         net (fo=1, routed)           2.702     8.342    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    11.878 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.878    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 4.130ns (62.218%)  route 2.508ns (37.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    B27S/CLK
    SLICE_X1Y33          FDRE                                         r  B27S/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.603 r  B27S/seg_reg[1]/Q
                         net (fo=1, routed)           2.508     8.111    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.711    11.823 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.823    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.002ns (60.743%)  route 2.586ns (39.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     5.183    B27S/CLK
    SLICE_X0Y32          FDRE                                         r  B27S/POS_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  B27S/POS_OUT_reg[2]/Q
                         net (fo=1, routed)           2.586     8.225    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    11.771 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.771    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 4.002ns (62.256%)  route 2.426ns (37.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    B27S/CLK
    SLICE_X0Y33          FDRE                                         r  B27S/POS_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  B27S/POS_OUT_reg[3]/Q
                         net (fo=1, routed)           2.426     8.066    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.546    11.612 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.612    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.407ns  (logic 4.097ns (63.943%)  route 2.310ns (36.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     5.184    B27S/CLK
    SLICE_X1Y33          FDRE                                         r  B27S/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.603 r  B27S/seg_reg[4]/Q
                         net (fo=1, routed)           2.310     7.913    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.678    11.590 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    11.590    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B27S/POS_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.397ns (83.000%)  route 0.286ns (17.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.591     1.504    B27S/CLK
    SLICE_X0Y53          FDRE                                         r  B27S/POS_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  B27S/POS_OUT_reg[1]/Q
                         net (fo=1, routed)           0.286     1.932    AN_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.188 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.188    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.388ns (80.944%)  route 0.327ns (19.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.591     1.504    B27S/CLK
    SLICE_X0Y53          FDRE                                         r  B27S/POS_OUT_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  B27S/POS_OUT_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.972    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.220 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.220    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.418ns (80.844%)  route 0.336ns (19.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.592     1.505    B27S/CLK
    SLICE_X0Y33          FDRE                                         r  B27S/POS_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  B27S/POS_OUT_reg[4]/Q
                         net (fo=1, routed)           0.336     1.969    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.290     3.259 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.259    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.360ns (74.863%)  route 0.457ns (25.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.591     1.504    B27S/CLK
    SLICE_X1Y32          FDRE                                         r  B27S/seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  B27S/seg_reg[2]/Q
                         net (fo=1, routed)           0.457     2.102    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.321 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.321    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.380ns (75.775%)  route 0.441ns (24.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.592     1.505    B27S/CLK
    SLICE_X1Y33          FDRE                                         r  B27S/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  B27S/seg_reg[0]/Q
                         net (fo=1, routed)           0.441     2.088    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.327 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.327    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.379ns (72.122%)  route 0.533ns (27.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.591     1.504    B27S/CLK
    SLICE_X0Y32          FDRE                                         r  B27S/POS_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  B27S/POS_OUT_reg[5]/Q
                         net (fo=1, routed)           0.533     2.178    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.416 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.416    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.388ns (70.166%)  route 0.590ns (29.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.592     1.505    B27S/CLK
    SLICE_X1Y33          FDRE                                         r  B27S/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  B27S/seg_reg[4]/Q
                         net (fo=1, routed)           0.590     2.223    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.260     3.483 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.483    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.388ns (68.631%)  route 0.634ns (31.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.592     1.505    B27S/CLK
    SLICE_X0Y33          FDRE                                         r  B27S/POS_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  B27S/POS_OUT_reg[3]/Q
                         net (fo=1, routed)           0.634     2.281    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.527 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.527    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/seg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.419ns (67.185%)  route 0.693ns (32.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.592     1.505    B27S/CLK
    SLICE_X1Y33          FDRE                                         r  B27S/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  B27S/seg_reg[1]/Q
                         net (fo=1, routed)           0.693     2.327    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.291     3.618 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.618    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B27S/POS_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.388ns (65.088%)  route 0.744ns (34.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.591     1.504    B27S/CLK
    SLICE_X0Y32          FDRE                                         r  B27S/POS_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  B27S/POS_OUT_reg[2]/Q
                         net (fo=1, routed)           0.744     2.390    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     3.636 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.636    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            B27S/digit0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.083ns  (logic 2.337ns (28.909%)  route 5.747ns (71.090%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.945     4.436    Alarm_block/SW_IBUF[0]
    SLICE_X10Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  Alarm_block/digit0[3]_i_22/O
                         net (fo=4, routed)           1.269     5.829    Alarm_block/digit0[3]_i_22_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I2_O)        0.146     5.975 r  Alarm_block/digit0[3]_i_19/O
                         net (fo=2, routed)           0.646     6.621    Alarm_block/digit0[3]_i_19_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.328     6.949 r  Alarm_block/digit0[2]_i_18/O
                         net (fo=3, routed)           0.477     7.426    Alarm_block/digit0[2]_i_18_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.550 r  Alarm_block/digit0[1]_i_6/O
                         net (fo=1, routed)           0.409     7.959    Alarm_block/digit0[1]_i_6_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     8.083 r  Alarm_block/digit0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.083    B27S/D[0]
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.514     4.886    B27S/CLK
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            B27S/digit0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.035ns  (logic 2.337ns (29.085%)  route 5.698ns (70.915%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.945     4.436    Alarm_block/SW_IBUF[0]
    SLICE_X10Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  Alarm_block/digit0[3]_i_22/O
                         net (fo=4, routed)           1.269     5.829    Alarm_block/digit0[3]_i_22_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I2_O)        0.146     5.975 r  Alarm_block/digit0[3]_i_19/O
                         net (fo=2, routed)           0.646     6.621    Alarm_block/digit0[3]_i_19_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.328     6.949 r  Alarm_block/digit0[2]_i_18/O
                         net (fo=3, routed)           0.371     7.319    Alarm_block/digit0[2]_i_18_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.443 r  Alarm_block/digit0[2]_i_6/O
                         net (fo=1, routed)           0.467     7.911    Alarm_block/digit0[2]_i_6_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     8.035 r  Alarm_block/digit0[2]_i_1/O
                         net (fo=1, routed)           0.000     8.035    B27S/D[1]
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.514     4.886    B27S/CLK
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            B27S/digit0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.867ns  (logic 2.367ns (30.085%)  route 5.500ns (69.915%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.868     4.358    Alarm_block/SW_IBUF[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I1_O)        0.124     4.482 r  Alarm_block/digit0[3]_i_16/O
                         net (fo=4, routed)           0.834     5.316    Alarm_block/digit0[3]_i_16_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I3_O)        0.152     5.468 r  Alarm_block/digit0[0]_i_7/O
                         net (fo=2, routed)           0.594     6.062    Alarm_block/digit0[0]_i_7_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.326     6.388 f  Alarm_block/digit0[3]_i_6/O
                         net (fo=1, routed)           0.558     6.946    B27S/digit0_reg[3]_3
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.070 r  B27S/digit0[3]_i_2/O
                         net (fo=1, routed)           0.647     7.717    B27S/digit0[3]_i_2_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.150     7.867 r  B27S/digit0[3]_i_1/O
                         net (fo=1, routed)           0.000     7.867    B27S/digit0[3]
    SLICE_X4Y33          FDRE                                         r  B27S/digit0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.513     4.885    B27S/CLK
    SLICE_X4Y33          FDRE                                         r  B27S/digit0_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            B27S/digit0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 2.337ns (30.489%)  route 5.328ns (69.511%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.945     4.436    Alarm_block/SW_IBUF[0]
    SLICE_X10Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  Alarm_block/digit0[3]_i_22/O
                         net (fo=4, routed)           1.269     5.829    Alarm_block/digit0[3]_i_22_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I2_O)        0.146     5.975 r  Alarm_block/digit0[3]_i_19/O
                         net (fo=2, routed)           0.646     6.621    Alarm_block/digit0[3]_i_19_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.328     6.949 f  Alarm_block/digit0[2]_i_18/O
                         net (fo=3, routed)           0.165     7.114    Alarm_block/digit0[2]_i_18_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.238 f  Alarm_block/digit0[0]_i_4/O
                         net (fo=1, routed)           0.303     7.541    B27S/digit0_reg[0]_2
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.665 r  B27S/digit0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.665    B27S/digit0[0]
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.514     4.886    B27S/CLK
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clock/s_hodiny_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 1.863ns (25.216%)  route 5.525ns (74.784%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.896     4.387    clock/SW_IBUF[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     4.511 r  clock/s_sekundy[5]_i_1/O
                         net (fo=18, routed)          0.470     4.980    clock/s_sekundy[5]_i_1_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.104 f  clock/s_minuty[5]_i_5/O
                         net (fo=5, routed)           1.164     6.268    clock/s_minuty[5]_i_5_n_0
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  clock/s_hodiny[4]_i_1/O
                         net (fo=5, routed)           0.995     7.388    clock/s_hodiny[4]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  clock/s_hodiny_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509     4.881    clock/CLK
    SLICE_X4Y29          FDRE                                         r  clock/s_hodiny_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clock/s_hodiny_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 1.863ns (25.216%)  route 5.525ns (74.784%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.896     4.387    clock/SW_IBUF[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     4.511 r  clock/s_sekundy[5]_i_1/O
                         net (fo=18, routed)          0.470     4.980    clock/s_sekundy[5]_i_1_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.104 f  clock/s_minuty[5]_i_5/O
                         net (fo=5, routed)           1.164     6.268    clock/s_minuty[5]_i_5_n_0
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  clock/s_hodiny[4]_i_1/O
                         net (fo=5, routed)           0.995     7.388    clock/s_hodiny[4]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  clock/s_hodiny_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509     4.881    clock/CLK
    SLICE_X4Y29          FDRE                                         r  clock/s_hodiny_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clock/s_hodiny_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 1.863ns (25.216%)  route 5.525ns (74.784%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.896     4.387    clock/SW_IBUF[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     4.511 r  clock/s_sekundy[5]_i_1/O
                         net (fo=18, routed)          0.470     4.980    clock/s_sekundy[5]_i_1_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.104 f  clock/s_minuty[5]_i_5/O
                         net (fo=5, routed)           1.164     6.268    clock/s_minuty[5]_i_5_n_0
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  clock/s_hodiny[4]_i_1/O
                         net (fo=5, routed)           0.995     7.388    clock/s_hodiny[4]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  clock/s_hodiny_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509     4.881    clock/CLK
    SLICE_X4Y29          FDRE                                         r  clock/s_hodiny_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clock/s_hodiny_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.096ns  (logic 1.863ns (26.253%)  route 5.233ns (73.747%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.896     4.387    clock/SW_IBUF[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     4.511 r  clock/s_sekundy[5]_i_1/O
                         net (fo=18, routed)          0.470     4.980    clock/s_sekundy[5]_i_1_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.104 f  clock/s_minuty[5]_i_5/O
                         net (fo=5, routed)           1.164     6.268    clock/s_minuty[5]_i_5_n_0
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  clock/s_hodiny[4]_i_1/O
                         net (fo=5, routed)           0.703     7.096    clock/s_hodiny[4]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  clock/s_hodiny_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509     4.881    clock/CLK
    SLICE_X6Y29          FDRE                                         r  clock/s_hodiny_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clock/s_hodiny_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.096ns  (logic 1.863ns (26.253%)  route 5.233ns (73.747%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.896     4.387    clock/SW_IBUF[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     4.511 r  clock/s_sekundy[5]_i_1/O
                         net (fo=18, routed)          0.470     4.980    clock/s_sekundy[5]_i_1_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.104 f  clock/s_minuty[5]_i_5/O
                         net (fo=5, routed)           1.164     6.268    clock/s_minuty[5]_i_5_n_0
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  clock/s_hodiny[4]_i_1/O
                         net (fo=5, routed)           0.703     7.096    clock/s_hodiny[4]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  clock/s_hodiny_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509     4.881    clock/CLK
    SLICE_X7Y29          FDRE                                         r  clock/s_hodiny_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clock/s_hodiny_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.979ns  (logic 1.863ns (26.691%)  route 5.117ns (73.310%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.896     4.387    clock/SW_IBUF[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     4.511 f  clock/s_sekundy[5]_i_1/O
                         net (fo=18, routed)          1.333     5.844    clock/s_sekundy[5]_i_1_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.124     5.968 f  clock/s_hodiny[2]_i_2/O
                         net (fo=2, routed)           0.887     6.855    clock/s_hodiny[2]_i_2_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.979 r  clock/s_hodiny[2]_i_1/O
                         net (fo=1, routed)           0.000     6.979    clock/s_hodiny[2]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  clock/s_hodiny_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509     4.881    clock/CLK
    SLICE_X7Y29          FDRE                                         r  clock/s_hodiny_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNA
                            (input port)
  Destination:            Debounce_BTNA/sync_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.247ns (41.155%)  route 0.353ns (58.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNA (IN)
                         net (fo=0)                   0.000     0.000    BTNA
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNA_IBUF_inst/O
                         net (fo=1, routed)           0.353     0.600    Debounce_BTNA/D[0]
    SLICE_X5Y39          FDRE                                         r  Debounce_BTNA/sync_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.864     2.022    Debounce_BTNA/CLK
    SLICE_X5Y39          FDRE                                         r  Debounce_BTNA/sync_buffer_reg[0]/C

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            B27S/digit0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.248ns (35.162%)  route 0.457ns (64.838%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[0]/G
    SLICE_X4Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarm_block/alarm_hh_reg[0]/Q
                         net (fo=7, routed)           0.208     0.366    Alarm_block/SIG_A2SHH[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.045     0.411 r  Alarm_block/digit0[0]_i_2/O
                         net (fo=1, routed)           0.249     0.660    B27S/digit0_reg[0]_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.045     0.705 r  B27S/digit0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.705    B27S/digit0[0]
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.860     2.018    B27S/CLK
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            Debounce_BTNC/sync_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.238ns (32.800%)  route 0.488ns (67.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.488     0.727    Debounce_BTNC/D[0]
    SLICE_X4Y39          FDRE                                         r  Debounce_BTNC/sync_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.864     2.022    Debounce_BTNC/CLK
    SLICE_X4Y39          FDRE                                         r  Debounce_BTNC/sync_buffer_reg[0]/C

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            B27S/digit0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.313ns (31.403%)  route 0.684ns (68.597%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[1]/G
    SLICE_X6Y30          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Alarm_block/alarm_hh_reg[1]/Q
                         net (fo=6, routed)           0.273     0.451    Alarm_block/SIG_A2SHH[1]
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.045     0.496 r  Alarm_block/digit0[2]_i_9/O
                         net (fo=5, routed)           0.299     0.795    Alarm_block/digit0[2]_i_9_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.840 r  Alarm_block/digit0[1]_i_2/O
                         net (fo=1, routed)           0.111     0.952    Alarm_block/digit0[1]_i_2_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.045     0.997 r  Alarm_block/digit0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.997    B27S/D[0]
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.860     2.018    B27S/CLK
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[1]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            clock/temp_hodiny_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.297ns (29.376%)  route 0.714ns (70.624%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=41, routed)          0.714     0.966    clock/SW_IBUF[1]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.045     1.011 r  clock/temp_hodiny[0]_i_1/O
                         net (fo=1, routed)           0.000     1.011    clock/temp_hodiny[0]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  clock/temp_hodiny_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.857     2.015    clock/CLK
    SLICE_X7Y31          FDRE                                         r  clock/temp_hodiny_reg[0]/C

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            B27S/digit0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.358ns (35.241%)  route 0.658ns (64.759%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[1]/G
    SLICE_X6Y30          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Alarm_block/alarm_hh_reg[1]/Q
                         net (fo=6, routed)           0.273     0.451    Alarm_block/SIG_A2SHH[1]
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.045     0.496 r  Alarm_block/digit0[2]_i_9/O
                         net (fo=5, routed)           0.185     0.681    Alarm_block/digit0[2]_i_9_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I1_O)        0.045     0.726 r  Alarm_block/digit0[2]_i_10/O
                         net (fo=1, routed)           0.058     0.784    Alarm_block/digit0[2]_i_10_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.829 r  Alarm_block/digit0[2]_i_2/O
                         net (fo=1, routed)           0.142     0.971    Alarm_block/digit0[2]_i_2_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.016 r  Alarm_block/digit0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.016    B27S/D[1]
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.860     2.018    B27S/CLK
    SLICE_X3Y32          FDRE                                         r  B27S/digit0_reg[2]/C

Slack:                    inf
  Source:                 BTNB
                            (input port)
  Destination:            Debounce_BTNB/sync_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.246ns (22.486%)  route 0.849ns (77.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNB (IN)
                         net (fo=0)                   0.000     0.000    BTNB
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTNB_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.095    Debounce_BTNB/D[0]
    SLICE_X14Y40         FDRE                                         r  Debounce_BTNB/sync_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.837     1.995    Debounce_BTNB/CLK
    SLICE_X14Y40         FDRE                                         r  Debounce_BTNB/sync_buffer_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            stopwatch/running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.297ns (24.258%)  route 0.928ns (75.742%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=41, routed)          0.928     1.180    stopwatch/SW_IBUF[1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.045     1.225 r  stopwatch/running_i_1/O
                         net (fo=1, routed)           0.000     1.225    stopwatch/running_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  stopwatch/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.860     2.018    stopwatch/CLK
    SLICE_X7Y34          FDRE                                         r  stopwatch/running_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            clock/temp_hodiny_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.297ns (24.236%)  route 0.929ns (75.764%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  SW_IBUF[1]_inst/O
                         net (fo=41, routed)          0.807     1.059    clock/SW_IBUF[1]
    SLICE_X7Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.104 r  clock/temp_hodiny[4]_i_1/O
                         net (fo=5, routed)           0.122     1.226    clock/temp_hodiny[4]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  clock/temp_hodiny_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.857     2.015    clock/CLK
    SLICE_X7Y31          FDRE                                         r  clock/temp_hodiny_reg[0]/C

Slack:                    inf
  Source:                 Alarm_block/alarm_hh_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            B27S/digit0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.402ns (32.640%)  route 0.830ns (67.360%))
  Logic Levels:           5  (LDCE=1 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          LDCE                         0.000     0.000 r  Alarm_block/alarm_hh_reg[6]/G
    SLICE_X5Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Alarm_block/alarm_hh_reg[6]/Q
                         net (fo=6, routed)           0.214     0.372    stopwatch/digit0[3]_i_5[0]
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  stopwatch/digit0[3]_i_14/O
                         net (fo=4, routed)           0.101     0.518    Alarm_block/digit0[3]_i_2
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.112     0.630 f  Alarm_block/digit0[3]_i_5/O
                         net (fo=1, routed)           0.290     0.920    B27S/digit0_reg[3]_2
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.045     0.965 r  B27S/digit0[3]_i_2/O
                         net (fo=1, routed)           0.224     1.190    B27S/digit0[3]_i_2_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.042     1.232 r  B27S/digit0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.232    B27S/digit0[3]
    SLICE_X4Y33          FDRE                                         r  B27S/digit0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.859     2.017    B27S/CLK
    SLICE_X4Y33          FDRE                                         r  B27S/digit0_reg[3]/C





