/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("register_8bits_vlg_vec_tst|CLOCK")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|DATA";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|DATA";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|DATA";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|DATA";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|DATA";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|DATA";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|DATA";
}

SIGNAL("register_8bits_vlg_vec_tst|DATA[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|DATA";
}

SIGNAL("register_8bits_vlg_vec_tst|LOAD")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|PARALLEL";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|PARALLEL";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|PARALLEL";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|PARALLEL";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|PARALLEL";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|PARALLEL";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|PARALLEL";
}

SIGNAL("register_8bits_vlg_vec_tst|PARALLEL[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "register_8bits_vlg_vec_tst|PARALLEL";
}

SIGNAL("register_8bits_vlg_vec_tst|Q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|Q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|Q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|Q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|Q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|Q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|Q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|Q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|CLOCK~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|CLOCK~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|LOAD~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|LOAD~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG7|dff~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG7|dff~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG7|dff~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG7|dff~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG6|dff~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG6|dff~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG6|dff~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG6|dff~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG5|dff~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG5|dff~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG5|dff~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG5|dff~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG4|dff~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG4|dff~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG4|dff~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG4|dff~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG3|dff~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG3|dff~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG3|dff~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG3|dff~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG2|dff~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG2|dff~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG2|dff~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG2|dff~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG1|dff~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG1|dff~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG1|dff~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG1|dff~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG0|dff~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG0|dff~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG0|dff~_emulated_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|REG0|dff~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|DATA~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|DATA~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|DATA~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|DATA~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|DATA~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|DATA~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|DATA~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|DATA~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|CLOCK")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 530.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|DATA[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|DATA[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|DATA[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|DATA[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|DATA[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|DATA[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|DATA[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|DATA[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|LOAD")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 750.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|PARALLEL[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|PARALLEL[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|PARALLEL[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|PARALLEL[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|PARALLEL[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|PARALLEL[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|PARALLEL[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|PARALLEL[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|Q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 215.5;
		LEVEL 1 FOR 241.116;
		LEVEL 0 FOR 543.384;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|Q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 216.183;
		LEVEL 0 FOR 240.408;
		LEVEL 1 FOR 543.409;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|Q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 215.419;
		LEVEL 1 FOR 241.134;
		LEVEL 0 FOR 543.447;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|Q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 215.436;
		LEVEL 0 FOR 241.381;
		LEVEL 1 FOR 543.183;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|Q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 215.256;
		LEVEL 0 FOR 241.383;
		LEVEL 1 FOR 543.361;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|Q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 215.904;
		LEVEL 1 FOR 240.519;
		LEVEL 0 FOR 543.577;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|Q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 215.19;
		LEVEL 0 FOR 241.377;
		LEVEL 1 FOR 543.433;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|Q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 215.962;
		LEVEL 1 FOR 240.959;
		LEVEL 0 FOR 543.079;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 530.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|CLOCK~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.989;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 529.011;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|CLOCK~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.122;
		LEVEL 0 FOR 60.989;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 528.889;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|LOAD~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.979;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 749.021;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|LOAD~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.122;
		LEVEL 0 FOR 210.979;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 748.899;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG7|dff~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.32;
		LEVEL 1 FOR 787.68;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG7|dff~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.73;
		LEVEL 1 FOR 787.27;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG7|dff~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 62.381;
		LEVEL X FOR 150.328;
		LEVEL 0 FOR 239.672;
		LEVEL 1 FOR 547.401;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG7|dff~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.074;
		LEVEL 1 FOR 241.116;
		LEVEL 0 FOR 546.81;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG6|dff~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.441;
		LEVEL 0 FOR 787.559;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG6|dff~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.856;
		LEVEL 1 FOR 787.144;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG6|dff~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 62.394;
		LEVEL X FOR 150.313;
		LEVEL 0 FOR 239.687;
		LEVEL 1 FOR 547.388;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG6|dff~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.847;
		LEVEL 0 FOR 240.408;
		LEVEL 1 FOR 546.745;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG5|dff~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.321;
		LEVEL 1 FOR 787.679;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG5|dff~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.732;
		LEVEL 1 FOR 787.268;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG5|dff~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 62.381;
		LEVEL X FOR 150.328;
		LEVEL 0 FOR 239.672;
		LEVEL 1 FOR 547.401;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG5|dff~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.056;
		LEVEL 1 FOR 241.134;
		LEVEL 0 FOR 546.81;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG4|dff~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.321;
		LEVEL 0 FOR 787.679;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG4|dff~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.729;
		LEVEL 1 FOR 787.271;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG4|dff~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 62.381;
		LEVEL X FOR 150.328;
		LEVEL 0 FOR 239.672;
		LEVEL 1 FOR 547.401;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG4|dff~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 211.807;
		LEVEL 0 FOR 241.381;
		LEVEL 1 FOR 546.812;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG3|dff~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.321;
		LEVEL 0 FOR 787.679;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG3|dff~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.727;
		LEVEL 1 FOR 787.273;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG3|dff~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 62.381;
		LEVEL X FOR 150.328;
		LEVEL 0 FOR 239.672;
		LEVEL 1 FOR 547.401;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG3|dff~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 211.804;
		LEVEL 0 FOR 241.383;
		LEVEL 1 FOR 546.813;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG2|dff~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.442;
		LEVEL 1 FOR 787.558;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG2|dff~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.86;
		LEVEL 1 FOR 787.14;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG2|dff~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 62.394;
		LEVEL X FOR 150.313;
		LEVEL 0 FOR 239.687;
		LEVEL 1 FOR 547.388;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG2|dff~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.85;
		LEVEL 1 FOR 240.519;
		LEVEL 0 FOR 546.631;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG1|dff~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.446;
		LEVEL 0 FOR 787.554;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG1|dff~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.85;
		LEVEL 1 FOR 787.15;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG1|dff~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 62.381;
		LEVEL X FOR 150.328;
		LEVEL 0 FOR 239.672;
		LEVEL 1 FOR 547.401;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG1|dff~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 211.808;
		LEVEL 0 FOR 241.377;
		LEVEL 1 FOR 546.815;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG0|dff~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.317;
		LEVEL 1 FOR 787.683;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG0|dff~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.713;
		LEVEL 1 FOR 787.287;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG0|dff~_emulated_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 62.394;
		LEVEL X FOR 150.313;
		LEVEL 0 FOR 239.687;
		LEVEL 1 FOR 547.388;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|REG0|dff~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 212.576;
		LEVEL 1 FOR 240.959;
		LEVEL 0 FOR 546.465;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|DATA~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|DATA~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|DATA~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|DATA~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|DATA~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|DATA~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|DATA~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|DATA~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("register_8bits_vlg_vec_tst|i1|PARALLEL~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|CLOCK";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
	CHILDREN = 2, 3, 4, 5, 6, 7, 8, 9;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|DATA[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|LOAD";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
	CHILDREN = 12, 13, 14, 15, 16, 17, 18, 19;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|PARALLEL[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|Q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|Q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|Q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|Q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|Q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|Q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|Q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|Q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|CLOCK~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|CLOCK~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|LOAD~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|LOAD~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG7|dff~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG7|dff~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG7|dff~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG7|dff~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG6|dff~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG6|dff~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG6|dff~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG6|dff~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG5|dff~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG5|dff~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG5|dff~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG5|dff~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG4|dff~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG4|dff~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG4|dff~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG4|dff~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG3|dff~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG3|dff~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG3|dff~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG3|dff~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG2|dff~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG2|dff~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG2|dff~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG2|dff~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG1|dff~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG1|dff~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG1|dff~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG1|dff~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG0|dff~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG0|dff~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG0|dff~_emulated_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|REG0|dff~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|DATA~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|DATA~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|DATA~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|DATA~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|DATA~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|DATA~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|DATA~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|DATA~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|PARALLEL~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|PARALLEL~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|PARALLEL~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|PARALLEL~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|PARALLEL~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|PARALLEL~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|PARALLEL~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "register_8bits_vlg_vec_tst|i1|PARALLEL~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}
;
