// File: signed2twoscomplement.v
// Generated by MyHDL 1.0dev
// Date: Wed Oct 21 08:37:29 2015


`timescale 1ns/10ps

module signed2twoscomplement (
    clk,
    x,
    z
);


input clk;
input signed [8:0] x;
output [7:0] z;
reg [7:0] z;






always @(posedge clk) begin: SIGNED2TWOSCOMPLEMENT_UNSIGNED_LOGIC
    z <= x;
end

endmodule
