// Seed: 345772974
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    output wand id_8,
    input wand id_9,
    output tri id_10,
    input wire id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    output tri0 id_15
);
  wire id_17;
  wire id_18 = ~&1'b0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1,
    input  tri   id_2,
    output uwire id_3,
    input  tri1  id_4,
    output wor   id_5
);
  tri  id_7 = 1 - 1;
  tri1 id_8;
  assign id_8 = 1;
  always_latch @(posedge 1);
  module_0(
      id_2, id_0, id_4, id_0, id_0, id_4, id_1, id_5, id_3, id_0, id_3, id_0, id_1, id_1, id_2, id_5
  );
endmodule
