==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 245739 ; free virtual = 255229
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 245739 ; free virtual = 255229
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1141.203 ; gain = 199.691 ; free physical = 245644 ; free virtual = 255143
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1141.203 ; gain = 199.691 ; free physical = 245626 ; free virtual = 255128
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_3.cpp:39) in function 'fc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_3.cpp:41) in function 'fc' completely with a factor of 128.
INFO: [XFORM 203-101] Partitioning array 'fcin.V'  in dimension 1 with a cyclic factor 128.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:20) in dimension 2 with a cyclic factor 128.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:18)...128 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1331.496 ; gain = 389.984 ; free physical = 245476 ; free virtual = 254983
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:38:15) in function 'fc'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1331.496 ; gain = 389.984 ; free physical = 245492 ; free virtual = 255000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'fc' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_1_write_ln43', resnet50_3.cpp:43) of variable 'add_ln700_127', resnet50_3.cpp:43 on array 'outbuf.V', resnet50_3.cpp:19 and 'load' operation ('outbuf_V_load_1', resnet50_3.cpp:43) on array 'outbuf.V', resnet50_3.cpp:19.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.2 seconds; current allocated memory: 349.554 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_5_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_6_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_7_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_8_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_9_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_10_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_11_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_12_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_13_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_14_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_15_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_16_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_17_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_18_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_19_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_20_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_21_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_22_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_23_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_24_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_25_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_26_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_27_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_28_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_29_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_30_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_31_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_32_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_33_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_34_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_35_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_36_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_37_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_38_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_39_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_40_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_41_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_42_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_43_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_44_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_45_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_46_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_47_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_48_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_49_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_50_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_51_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_52_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_53_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_54_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_55_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_56_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_57_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_58_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_59_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_60_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_61_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_62_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_63_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_64_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_65_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_66_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_67_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_68_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_69_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_70_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_71_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_72_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_73_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_74_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_75_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_76_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_77_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_78_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_79_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_80_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_81_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_82_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_83_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_84_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_85_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_86_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_87_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_88_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_89_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_90_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_91_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_92_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_93_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_94_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_95_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_96_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_97_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_98_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_99_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_100_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_101_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_102_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_103_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_104_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_105_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_106_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_107_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_108_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_109_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_110_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_111_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_112_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_113_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_114_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_115_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_116_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_117_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_118_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_119_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_120_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_121_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_122_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_123_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_124_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_125_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_126_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_127_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 356.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 348.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 349.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_16s_17_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_17s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 361.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 387.588 MB.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_0_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_1_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_2_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_3_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_4_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_5_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_6_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_7_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_8_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_9_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_10' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_10_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_11' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_11_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_12' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_12_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_13' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_13_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_14' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_14_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_15' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_15_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_16' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_16_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_17' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_17_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_18' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_18_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_19' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_19_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_20' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_20_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_21' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_21_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_22' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_22_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_23' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_23_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_24' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_24_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_25' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_25_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_26' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_26_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_27' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_27_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_28' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_28_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_29' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_29_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_30' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_30_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_31' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_31_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_32' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_32_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_33' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_33_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_34' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_34_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_35' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_35_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_36' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_36_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_37' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_37_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_38' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_38_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_39' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_39_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_40' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_40_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_41' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_41_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_42' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_42_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_43' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_43_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_44' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_44_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_45' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_45_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_46' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_46_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_47' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_47_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_48' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_48_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_49' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_49_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_50' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_50_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_51' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_51_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_52' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_52_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_53' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_53_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_54' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_54_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_55' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_55_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_56' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_56_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_57' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_57_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_58' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_58_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_59' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_59_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_60' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_60_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_61' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_61_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_62' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_62_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_63' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_63_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_64' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_64_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_65' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_65_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_66' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_66_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_67' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_67_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_68' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_68_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_69' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_69_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_70' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_70_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_71' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_71_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_72' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_72_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_73' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_73_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_74' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_74_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_75' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_75_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_76' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_76_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_77' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_77_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_78' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_78_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_79' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_79_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_80' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_80_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_81' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_81_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_82' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_82_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_83' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_83_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_84' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_84_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_85' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_85_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_86' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_86_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_87' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_87_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_88' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_88_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_89' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_89_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_90' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_90_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_91' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_91_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_92' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_92_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_93' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_93_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_94' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_94_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_95' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_95_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_96' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_96_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_97' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_97_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_98' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_98_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_99' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_99_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_100' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_100_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_101' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_101_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_102' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_102_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_103' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_103_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_104' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_104_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_105' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_105_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_106' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_106_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_107' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_107_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_108' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_108_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_109' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_109_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_110' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_110_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_111' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_111_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_112' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_112_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_113' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_113_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_114' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_114_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_115' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_115_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_116' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_116_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_117' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_117_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_118' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_118_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_119' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fc_fcin_V_119_rom' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'fc_fcin_V_120' is read-only, switch it to a ROM.
INFO: [RTMG 210-279]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resnet50_3.cpp:1:
In file included from resnet50_3.cpp:7:
./../params/fc_weight.h:1005:1: error: unknown type name 'bias_t'
bias_t fc_bias[1000] = {-0.00905396044254303, -0.004148857668042183, -0.02051638998091221, -0.017641518265008926, 0.009607836604118347, 0.005875991657376289, -0.014448367059230804, 0.0007163661066442728, 0.0014057118678465486, -0.0016385737108066678, -0.012072878889739513, -0.009370001964271069, -0.01924987882375717, -0.017165830358862877, -0.011226394213736057, -0.016972459852695465, -0.008128899149596691, -0.013625655323266983, 0.0085067730396986, -0.01785510778427124, 0.006953950971364975, 0.018411777913570404, -0.002481246367096901, 0.002432770561426878, -0.0013534270692616701, 0.004887424409389496, 0.010521024465560913, -0.0008045450085774064, -0.006434161681681871, -0.011446419171988964, -0.013325951993465424, -0.009267481043934822, -0.0025020320899784565, -0.0045003038831055164, 0.0037125314120203257, -0.02458062581717968, 0.004422162193804979, -0.008480431511998177, -8.919038918975275e-06, -0.0017265552887693048, -0.004181758034974337, 0.00242255930788815, 0.009537916630506516, -0.0066336072050035, 0.002258583903312683, 0.00036322034429758787, 0.02780132368206978, -0.011270292103290558, -0.015046408399939537, -0.008384139277040958, 0.0057193259708583355, -0.01532719936221838, 0.0008859781664796174, 0.023714579641819, 0.01355709508061409, 0.006543347612023354, 0.013620957732200623, -0.009829210117459297, 0.007229780778288841, 0.017553843557834625, 0.00020958758250344545, 0.004399159923195839, -0.008741909638047218, 0.009713670238852501, 0.011456442065536976, 0.015336282551288605, -0.006986240856349468, -0.0013378697913140059, 0.0050565339624881744, -0.0014393688179552555, -0.02005886472761631, 0.00664716400206089, 0.000746940087992698, -0.0007404644857160747, 0.003948135767132044, 0.001812559086829424, 0.002294770209118724, 0.005071006249636412, 0.004225650802254677, 0.006957788486033678, -0.014057074673473835, 0.012723056599497795, 0.0053173331543803215, -0.03381786122918129, -0.014235374517738819, -0.003035666886717081, -0.011859306134283543, 0.001108225085772574, -0.0005608558421954513, 0.008830531500279903, -0.006659936159849167, -0.010402150452136993, 0.008764906786382198, -0.003498463425785303, -0.010275629349052906, -0.019183898344635963, -0.0016150032170116901, -0.010939779691398144, -0.0176116693764925, -5.945207885815762e-05, -0.006816657725721598, -0.015878580510616302, -0.0020135166123509407, 0.007384938653558493, 0.0046698544174432755, -0.011819259263575077, -0.0022257703822106123, -0.010041743516921997, -0.01462555956095457, -0.02905898727476597, -0.019743559882044792, 0.021016525104641914, -0.004949282389134169, -0.014729353599250317, -0.005717848427593708, -0.02787915989756584, -0.011341738514602184, -0.011066756211221218, 0.003612586995586753, -0.0016722336877137423, -0.005822535138577223, -0.011147180572152138, -0.005877276416867971, -0.013852562755346298, 0.007693803869187832, -0.0003150629054289311, -0.011559821665287018, 0.0016635966021567583, -0.008364789187908173, -0.0017293710261583328, -0.013526887632906437, 0.0012758218217641115, 0.003012473927810788, 0.0020910853054374456, -0.0016461113700643182, -0.01946587860584259, -0.00809771940112114, -0.013764970935881138, 0.004795661196112633, -0.01801932044327259, -0.01732613332569599, -0.0038022452499717474, -0.025909990072250366, -0.00473766541108489, -0.011454484425485134, 0.001999692292883992, 0.0013955101603642106, -0.02234698459506035, -0.009772281162440777, -0.01529963593930006, -0.0013230842305347323, 0.00846044160425663, -0.01922021247446537, 0.011905288323760033, -0.0004731142253149301, -0.0032011622097343206, -0.0020541977137327194, -0.011134658008813858, -0.006577020511031151, -0.0030686643440276384, -0.0007117618224583566, 0.0009284737170673907, 0.033503711223602295, 0.011147133074700832, -0.002367415465414524, -0.0061487541534006596, -0.002945758868008852, -0.019080374389886856, 0.0007894115406088531, -0.007899335585534573, 0.00951975304633379, 0.016349609941244125, 0.008976084180176258, 0.008020115084946156, 0.009603274054825306, -0.011655949056148529, 0.006902248132973909, -0.007313695270568132, 0.013640829361975193, 0.005334740504622459, 0.003958059940487146, -0.006136813201010227, 0.007637890987098217, -0.01137295551598072, 0.007744604256004095, 0.009701192378997803, -0.0023150392808020115, 0.009779277257621288, 0.003009574022144079, 0.004515346605330706, -0.007500785402953625, 0.009429213590919971, 0.02228853665292263, -0.016589295119047165, -0.006287519820034504, 0.02176988683640957, 0.011185450479388237, 0.00796904880553484, -0.023494837805628777, 0.006230766884982586, -0.01719595678150654, 0.008516156114637852, 0.018709449097514153, 0.01868719793856144, 0.014016430824995041, -0.00039787866990081966, -0.021075107157230377, 0.003521569073200226, -0.004640637896955013, 0.01951052062213421, -0.010128442198038101, 0.008290920406579971, -0.0013884769286960363, -0.010802089236676693, 0.0021201700437813997, -0.00036062023718841374, -0.007947005331516266, 0.025781188160181046, 0.0030052540823817253, 0.0035436898469924927, 0.0021905226167291403, -0.012685520574450493, -0.0017842515371739864, 0.028697865083813667, -0.016650868579745293, 0.019533734768629074, -0.0018055401742458344, 0.006163130514323711, -0.00862500537186861, 0.0049766856245696545, 0.0005596192204393446, -0.004866165108978748, 0.018979361280798912, 0.000403722224291414, 0.007490604184567928, -0.0036778550129383802, 0.02480943128466606, 0.006126619875431061, 0.007181371562182903, 0.023045694455504417, -0.005056660156697035, -0.002618849277496338, 0.0038702180609107018, -0.004838337190449238, 0.0029464135877788067, 0.016377607360482216, 0.0024132912512868643, 0.006330349948257208, 0.0011527397437021136, -0.006900899112224579, 0.008564122952520847, 0.011656132526695728, -0.00039624262717552483, -0.015257245860993862, 0.012499664910137653, -0.0031722933053970337, 0.009765866212546825, 0.00204722979106009, 0.013458406552672386, 0.003198267426341772, 0.0061478265561163425, -0.005554167088121176, 0.00453043170273304, 0.009539922699332237, -0.0008060976397246122, -0.00262848730199039, 0.009304214268922806, -0.0026573657523840666, -0.01742931269109249, 0.004119975958019495, 0.021546317264437675, -0.006711907219141722, 0.0035948841832578182, 0.010285094380378723, -0.008318346925079823, -0.013145927339792252, 0.005157133098691702, -0.004929174669086933, -0.005174868740141392, 0.003999466076493263, -0.011156701482832432, 0.023006560280919075, -0.013237145729362965, -0.013539326377213001, 0.016400616616010666, 0.018550600856542587, -0.0062334234826266766, -0.004054557997733355, -0.005442814435809851, -0.008593023754656315, -0.009773812256753445, -0.01787964254617691, -0.004247128032147884, -0.008990731090307236, -0.004486372694373131, -0.00339121138677001, -0.00900676567107439, -0.007652750704437494, 0.0001425892551196739, 0.012926996685564518, -0.010614175349473953, -0.003230537986382842, -0.007882355712354183, -0.0034432802349328995, -0.0075388033874332905, 0.01057653408497572, 0.016553550958633423, -0.000832676247227937, -0.013321914710104465, -0.0056734224781394005, 0.004897790029644966, 0.0032307894434779882, 0.00445958785712719, 0.02159423753619194, 0.022659024223685265, 0.006147188600152731, 0.0055815610103309155, -0.003122936002910137, 0.009682804346084595, -0.0031043728813529015, -0.02243427000939846, -0.018109170719981194, -0.025077544152736664, -0.014464933425188065, -0.021682659164071083, -0.021719394251704216, -0.022217558696866035, -0.004080513957887888, -0.0068153985776007175, -0.00046294700587168336, 0.0021050286013633013, -0.0019103121012449265, -0.00022263350547291338, 0.0031099258922040462, -0.003973339684307575, -0.015901878476142883, 0.014425043947994709, -0.016938891261816025, -0.008655115030705929, -0.009620402939617634, -0.008758940733969212, -0.010852174833416939, 0.000853070872835815, -0.001847000909037888, -0.007078578229993582, 0.0006624385132454336, 0.006514881271868944, -0.009248463436961174, 0.013137725181877613, -0.009262705221772194, 0.012276716530323029, -0.006772642955183983, -0.004502533469349146, -0.002477513160556555, -0.003223781008273363, -0.006237618159502745, -3.1174859032034874e-05, -0.00841490924358368, 0.011946047656238079, 0.01263527013361454, 0.009789266623556614, 0.011308317072689533, -0.0005768842529505491, -0.0020763063803315163, -0.004948792513459921, 0.0008993629016913474, -0.014518470503389835, 0.00948235671967268, -0.008277731947600842, 0.0076666539534926414, -0.007652527652680874, -0.0050148689188063145, -0.002047468675300479, 0.0036662579514086246, -0.004179115407168865, -0.00717257522046566, -0.0007515623001381755, -0.01277112402021885, 0.010261512361466885, 0.009835945442318916, -0.016181042417883873, 0.0024103436153382063, 0.0022922824136912823, 0.0040630754083395, -0.021447904407978058, -0.007855221629142761, 0.002774885157123208, -0.007132695987820625, -0.018056336790323257, -0.004474414978176355, -0.009601766243577003, 0.014480470679700375, -0.01853562518954277, -0.023571625351905823, -0.009681732393801212, -0.009156598709523678, -0.023145165294408798, -0.011012579314410686, -0.010774066671729088, 0.004036892671138048, -0.015529143624007702, 0.0115584721788764, 0.002949395217001438, 0.004503041971474886, -0.026360606774687767, 0.016856756061315536, -0.000671173504088074, -0.008614222519099712, -0.01569545455276966, 0.00025245442520827055, -0.0010121618397533894, -0.006839508656412363, 0.00466902507469058, 0.018952419981360435, 0.015192500315606594, -0.0023245690390467644, 0.0038103123661130667, -0.009554542601108551, 0.006161385215818882, 0.007647317834198475, -0.002830005716532469, 0.000488931022118777, 0.008816661313176155, 0.017012273892760277, 0.015419126488268375, -8.860442176228389e-05, -0.026620129123330116, -0.011689675971865654, 0.01140359602868557, 0.004849077668040991, -0.006312569137662649, 0.007526748348027468, -0.005717969499528408, 0.01362121757119894, 0.006882881745696068, -0.0041244844906032085, -0.0008895352366380394, 0.003179393708705902, 0.003339722054079175, -0.009889052249491215, 0.009548171423375607, 0.0013731325743719935, 0.0033719607163220644, -0.0035528922453522682, 0.010321078822016716, 0.01933990977704525, 0.012044345028698444, -0.0025387757923454046, 0.022359440103173256, 0.005645029712468386, 0.004253546241670847, -0.004703314509242773, -0.004330259747803211, -0.00492012919858098, 0.004019262734800577, 0.0007971596787683666, 0.014353710226714611, 0.01050964929163456, -0.01606789603829384, 0.010776209644973278, 0.0024134633131325245, -0.0031488901004195213, 0.004086190368980169, 0.015338209457695484, 0.027293017134070396, -0.006651912350207567, -0.008813796564936638, 0.0020641342271119356, 0.010558447800576687, -0.0011751315323635936, 0.026449665427207947, -0.004588511772453785, -0.002558124018833041, 0.0022878756280988455, -0.016936667263507843, -0.016883693635463715, -0.02268056571483612, 0.0005205346387811005, -0.013453735038638115, 0.001326009165495634, 0.008332941681146622, -0.003007778199389577, 0.0016696053789928555, -0.004776775371283293, 0.0013149306178092957, -0.003216878278180957, 0.00299082905985415, 0.025136630982160568, 0.00643192557618022, 0.002655716147273779, -0.020985277369618416, 0.005142786540091038, 0.0037225037813186646, -0.001877566915936768, 0.0009868575725704432, -0.007693075109273195, -0.004742410033941269, -0.010603579692542553, -0.004809678997844458, -0.0033183854538947344, -0.01841980218887329, -0.013152996078133583, 0.007398549932986498, -0.000272612611297518, -0.0017158695263788104, -0.0013054482406005263, 0.007022121921181679, 0.00021517601271625608, 0.00756424805149436, -0.01622607558965683, -0.010975230485200882, 0.0073912665247917175, 0.0013498729094862938, 0.0034619057551026344, -0.010176713578402996, 0.021054740995168686, -0.005696813575923443, -0.0058522457256913185, -0.0028395657427608967, 0.0015228156698867679, -0.016069747507572174, -0.004418533761054277, 0.010953961871564388, 0.015876568853855133, -0.01025931816548109, -0.02304006926715374, 0.014476464129984379, 0.013043765909969807, -0.0035106537397950888, 0.014101075939834118, 0.014978931285440922, -0.0046421317383646965, 0.011947378516197205, 0.0019237647065892816, 0.008422489278018475, 0.006443552207201719, 0.0017598262056708336, 0.011680826544761658, 0.009454379789531231, 0.019474457949399948, -0.02691287361085415, 0.004357165191322565, 0.00645842682570219, -0.0011188635835424066, 0.007199722807854414, 0.0025115718599408865, -0.0002744439407251775, -0.012989435344934464, -0.009054237976670265, -0.005031304899603128, 0.003039024071767926, 0.0020016750786453485, 4.210285624139942e-05, 0.001554791466332972, -0.007357354741543531, -0.001854084199294448, -0.01990349218249321, 0.021203473210334778, 0.008124042302370071, 0.009423981420695782, -0.006141881924122572, -0.0032745234202593565, -0.006823771167546511, 0.012302419170737267, -0.012865685857832432, -0.004087752662599087, -0.009062412194907665, 0.020395908504724503, -0.007151526398956776, -0.00500754127278924, -0.0018687706906348467, 0.005439073778688908, 0.007793355733156204, -0.0068209427408874035, 0.0018686464754864573, 0.0020031973253935575, 0.0004471401043701917, 0.002936988603323698, -0.0005660284077748656, 0.009794211946427822, -0.002418855205178261, -0.002780597424134612, 0.016427040100097656, 0.013858551159501076, 0.016109932214021683, -0.000695509894285351, -0.02063123695552349, 0.01381609495729208, 0.0007772991084493697, -0.0005968518671579659, -0.006004116963595152, -0.0026906344573944807, -0.0067903706803917885, 0.01863664574921131, -0.0031623889226466417, -0.006106770597398281, -0.00534743582829833, 0.01027873158454895, -0.008510001935064793, -0.00394881796091795, 0.011337608098983765, 0.01386807020753622, 0.0038277849089354277, -0.004023728892207146, -0.01022471021860838, 0.004038695245981216, 0.002645337488502264, 0.002611981239169836, 0.008640510030090809, -0.011116959154605865, 0.014387923292815685, -0.014128215610980988, -0.012018442153930664, -0.010591811500489712, -0.0066602956503629684, 0.007917117327451706, 0.004007217939943075, -0.007634243927896023, 0.016425739973783493, -0.010826182551681995, 0.0107512716203928, 0.008998721837997437, 0.013392182998359203, 0.03495534136891365, 0.012789912521839142, 0.006580749060958624, 0.017475074157118797, 0.00930445920675993, -0.004989645443856716, 0.01493656262755394, 0.00015018731937743723, -0.011448610574007034, 0.017550382763147354, -0.006415529176592827, -0.00757396686822176, -0.007908637635409832, 0.0077304779551923275, -0.004987779539078474, 0.004602872300893068, -0.013565250672399998, -0.01991371251642704, 0.01375750731676817, 0.005633476655930281, 0.0024344995617866516, 0.02707497775554657, -0.008695058524608612, 0.026696356013417244, -0.01839596964418888, 0.006732394453138113, 0.00883168913424015, 0.03713151067495346, 0.0017988120671361685, 0.005604415666311979, 0.0058571528643369675, 0.011837258003652096, 0.022513695061206818, 0.0012282796669751406, 0.002355074742808938, -0.008682161569595337, 0.011198313906788826, 0.0006216373876668513, -0.007517991121858358, 0.004881433676928282, 0.001902193995192647, 0.008916344493627548, 0.01795280911028385, 0.007198810111731291, 0.003765189554542303, -0.020105045288801193, -0.01976274512708187, 0.0032020481303334236, 0.01883746311068535, 0.01232064701616764, 0.01382041908800602, 0.004136775620281696, -0.016280461102724075, -0.0029063092079013586, 0.02784547582268715, 0.006121110171079636, 0.005301422439515591, 0.007009769789874554, 0.022649094462394714, 0.0011360127246007323, 0.02972707338631153, 0.013664419762790203, -0.006802740041166544, 0.014364203438162804, -0.005515183322131634, -0.014048844575881958, -0.010416903533041477, -0.023373862728476524, -0.004592149518430233, 0.021875817328691483, -0.009062808007001877, -0.006199501920491457, 0.012690188363194466, 0.008197286166250706, -0.010949752293527126, -0.005646208766847849, -0.0004779993905685842, 0.023817818611860275, 0.000958157004788518, -0.004782182164490223, 0.008751100860536098, 0.014342105947434902, -0.01638634502887726, -0.0009017567499540746, 0.0004630718904081732, -0.002232988364994526, -0.011016849428415298, -0.007392615079879761, 0.008673347532749176, -0.009623579680919647, 0.005855561699718237, 0.006515333894640207, -0.0077698975801467896, 0.021073468029499054, -0.009321269579231739, 0.0133320027962327, 0.016535313799977303, 0.005124003626406193, -0.003433947218582034, 0.024813218042254448, -0.0060891094617545605, -0.008684003725647926, 0.00216446234844625, -0.003529200330376625, -0.012985303066670895, -0.009556693956255913, -0.003743757726624608, 0.00320024648681283, 0.01581481285393238, 0.008056429214775562, 0.007554119918495417, -0.010807949118316174, -0.0006412388174794614, -0.0014614202082157135, 0.00375930848531425, -0.0031027973163872957, 0.010773851536214352, -0.0046028858050704, -0.009149456396698952, 0.0008365465910173953, 0.009242706932127476, 0.013866379857063293, 0.0056881969794631, -0.003353349631652236, 0.00027270035934634507, -0.004601472523063421, 0.01952158287167549, 0.0040074423886835575, -0.006970486603677273, 0.013167530298233032, 0.002082058461382985, 0.009504979476332664, -0.0023545383010059595, 0.006267165765166283, -0.012548591010272503, 0.00840198528021574, 0.007757511921226978, 0.0026700987946242094, 0.009954286739230156, -0.011701343581080437, 0.0016242028214037418, 0.008883361704647541, 0.004985250998288393, -0.013090543448925018, -0.006004235707223415, 0.00479186000302434, 0.008471006527543068, -0.0034157477784901857, -0.011132819578051567, 0.012985780835151672, 0.005091482307761908, 0.020219501107931137, -0.00177907501347363, 0.009352185763418674, 0.019787220284342766, -0.0025497099850326777, -0.010210823267698288, -0.013921902514994144, -0.004625549539923668, 0.003894704394042492, 0.0013277623802423477, 0.006078510545194149, 0.006129813846200705, -0.002915077842772007, -0.006814972497522831, 0.0056859287433326244, 0.010644898749887943, -0.01679348014295101, 0.016135241836309433, 0.0019848456140607595, 0.005555166397243738, -0.0030141391325742006, -0.00012028108176309615, -0.0026739484164863825, -0.0007897258619777858, -0.01225556805729866, 0.011130135506391525, -0.021307770162820816, -0.001512122806161642, -0.0084692956879735, -0.009021999314427376, -0.00157074979506433, 0.021434633061289787, -0.014622190967202187, -0.011779317632317543, 0.0030766313429921865, -0.0017704475903883576, -0.013915739953517914, -0.007221577689051628, -0.0010566641576588154, -0.0009668728453107178, -0.004221632611006498, -0.012832802720367908, -0.0002741243224591017, 0.0006694038747809827, -0.004757797345519066, -0.005629980470985174, -0.012190106324851513, -0.004439407028257847, 0.005138990934938192, 0.013538986444473267, 0.009924883022904396, 0.014756905846297741, 0.0026017925702035427, -0.004380867350846529, 0.024683967232704163, -0.011272929608821869, 0.012729362584650517, -0.005108372308313847, -0.011813835240900517, -0.004982659127563238, 0.014937376603484154, -0.017125815153121948, 0.01659807749092579, 0.01394625660032034, 0.030376853421330452, 0.006642473395913839, 0.0060981446877121925, -0.0033217361196875572, 0.008114046417176723, -0.0016227811574935913, 0.019549278542399406, 0.026385731995105743, -0.0008190249791368842, 0.0025419655721634626, 0.007903502322733402, 0.009116893634200096, 0.01621191017329693, -0.004347283858805895, 0.01076093502342701, 0.0017077347729355097, -0.014480729587376118, -0.005290951579809189, -0.02297428995370865, -0.0206406619399786, 0.010192477144300938, 0.01054464466869831, -0.009763645939528942, 0.01822715252637863, -0.008272813633084297, 0.00890754908323288, -0.002262001158669591, -0.009695234708487988, -0.005015945062041283, 0.007122565060853958, 0.028584759682416916, -8.358233026228845e-05, 0.002118474105373025, -0.0077900355681777, 0.017818890511989594, -0.008335936814546585, -0.025209734216332436, 0.005044673103839159, 0.0015186071395874023, 0.004785958211869001, -0.01593657396733761, 0.025210009887814522, 0.017711037769913673, 0.0010090507566928864, 0.00037658275687135756, -0.00019003629859071225, 0.00248563545756042, 0.03561783954501152, -0.014573100954294205, -0.01639816164970398, 0.003492672462016344, 0.0025904695503413677, -0.0005480281542986631, -0.0052863615565001965, 0.017262665554881096, -0.0008648309158161283, 0.0001932801678776741, 0.013726217672228813, 0.0069259642623364925, 0.014362541027367115, 0.020397178828716278, -0.008444767445325851, -0.005534867290407419, -0.0018207253888249397, 0.022978084161877632, 0.019816620275378227, -0.015054597519338131, -0.0060767726972699165, 0.01834064908325672, 0.014489974826574326, -0.0018009780906140804, 0.011169773526489735, 0.01021034549921751, 0.01825350522994995, -0.008152376860380173, 0.01071321964263916, -0.005940699949860573, -0.0062751928344368935, -0.029218297451734543, -0.016438310965895653, -0.003838534699752927, 0.02497434802353382, 0.01787162385880947, -0.02005254663527012, -0.01851028762757778, 0.0009937301510944963, -0.019877290353178978, -0.006120586302131414, -0.012717925012111664, -0.008815658278763294, -0.0114852674305439, 0.021413370966911316, 0.009818287566304207, -0.00805880967527628, -0.002460635732859373, -0.01045333780348301, 0.006474921479821205, -0.012691636569797993, -0.0012119885068386793, -0.008208781480789185, -0.015536906197667122, -0.013258428312838078, 0.004474878776818514, -0.0042462400160729885, -0.013773258775472641, -0.018466059118509293, -0.007450025994330645, 0.0032231113873422146, -0.002215785440057516, -0.007657061796635389, -0.002468863967806101, -0.0015317354118451476, 0.002694325987249613, 0.0007955150795169175, -0.0037695772480219603, -0.014036408625543118, -0.00026653934037312865, -0.006547642406076193, -0.00012888357741758227, -0.0001973133475985378, -0.00014203920727595687, -0.019489610567688942, -0.0011283018393442035, 0.003848541062325239, -0.013964174315333366, -0.009269013069570065, -0.018711518496274948, -0.0009736909996718168, 0.022354640066623688, 0.02022063359618187, 0.00711970217525959, 0.009900610893964767, -0.011104098521173, 0.005458319094032049, 0.009052746929228306, -0.004229161888360977, -3.07340087601915e-05, 0.009255322627723217, 0.01433564443141222, 0.025846295058727264, 0.005218894686549902, -0.011753074824810028, 0.01885341666638851, -0.006976551841944456, 0.010508546605706215, -0.011961727403104305, 0.00706523796543479, 0.0010629352182149887, -0.016302427276968956, -0.0019871366675943136, -0.007447309326380491, 0.0017128110630437732, 0.0030290777795016766, -0.0122205950319767, -0.014637751504778862, -0.03385351598262787, -0.011569159105420113, -0.016404088586568832, -0.004035440739244223, -0.013007525354623795, 0.007770291063934565, 0.002436881186440587};
...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:175:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:162:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:22:40 ; elapsed = 00:23:12 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 235340 ; free virtual = 248162
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:22:40 ; elapsed = 00:23:12 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 235340 ; free virtual = 248162
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:22:46 ; elapsed = 00:23:17 . Memory (MB): peak = 1266.508 ; gain = 324.996 ; free physical = 235171 ; free virtual = 248015
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:140) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:245) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:325: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:22:51 ; elapsed = 00:23:23 . Memory (MB): peak = 1479.914 ; gain = 538.402 ; free physical = 234954 ; free virtual = 247808
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:317) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:333) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_3.cpp:266) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:222) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:232) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:194) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:130) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:321) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:335) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:268) in function 'fc' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:224) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:234) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:196) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:132) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:218) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:153) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:154) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:172) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:253) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:245) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:162)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:166:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:130:31) to (resnet50_3.cpp:130:25) in function 'store_output.1'... converting 449 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:243:33) to (resnet50_3.cpp:243:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:194:34) to (resnet50_3.cpp:194:28) in function 'add'... converting 225 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:252)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1024 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:27:01 ; elapsed = 00:27:34 . Memory (MB): peak = 4471.926 ; gain = 3530.414 ; free physical = 231991 ; free virtual = 244865
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:129:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:128:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:316:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:263:15) in function 'fc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:231:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:230:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:242:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:193:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:192:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:162:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:163:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:245:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:28:34 ; elapsed = 00:29:08 . Memory (MB): peak = 4679.918 ; gain = 3738.406 ; free physical = 231675 ; free virtual = 244555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1748.45 seconds; current allocated memory: 3.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 3.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.11 seconds; current allocated memory: 3.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.83 seconds; current allocated memory: 3.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.52 seconds; current allocated memory: 3.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.35 seconds; current allocated memory: 3.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 3.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 3.557 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 3.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 3.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln137', resnet50_3.cpp:137) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:136) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 3.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.6 seconds; current allocated memory: 3.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.15 seconds; current allocated memory: 3.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 3.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.33 seconds; current allocated memory: 3.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.99 seconds; current allocated memory: 3.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln236', resnet50_3.cpp:236) of variable 'tmp_1329', resnet50_3.cpp:236 on array 'buf.V', resnet50_3.cpp:218 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 3.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 3.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (8.78819ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc' consists of the following:
	'mul' operation of DSP[3138] ('mul_ln1352_8', resnet50_3.cpp:269) [106]  (0.494 ns)
	'add' operation of DSP[3138] ('add_ln700_7', resnet50_3.cpp:269) [3138]  (2.04 ns)
	'add' operation ('add_ln700_9', resnet50_3.cpp:269) [3142]  (0.863 ns)
	'add' operation ('add_ln700_13', resnet50_3.cpp:269) [3148]  (0 ns)
	'add' operation ('add_ln700_14', resnet50_3.cpp:269) [3149]  (0.693 ns)
	'add' operation ('add_ln700_30', resnet50_3.cpp:269) [3173]  (0.693 ns)
	'add' operation ('add_ln700_62', resnet50_3.cpp:269) [3221]  (0.693 ns)
	'add' operation ('add_ln700_126', resnet50_3.cpp:269) [3317]  (0.693 ns)
	'add' operation ('add_ln700_254', resnet50_3.cpp:269) [3509]  (0.693 ns)
	'add' operation ('add_ln700_510', resnet50_3.cpp:269) [3893]  (0 ns)
	'add' operation ('add_ln700_511', resnet50_3.cpp:269) [3894]  (0.693 ns)
	'store' operation ('outbuf_V_1_addr_1_write_ln272', resnet50_3.cpp:272) of variable 'add_ln700_511', resnet50_3.cpp:269 on array 'outbuf.V', resnet50_3.cpp:253 [3901]  (1.24 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 3.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.88 seconds; current allocated memory: 3.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 3.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.37 seconds; current allocated memory: 3.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 5.93 seconds; current allocated memory: 3.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight92' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight92'.
INFO: [HLS 200-111]  Elapsed time: 63.72 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 480 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_36ns_36_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_36s_36_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 480 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.57 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 31.48 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 12.98 seconds; current allocated memory: 2.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 11.51 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 5.71 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 7.64 seconds; current allocated memory: 2.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 6.02 seconds; current allocated memory: 2.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fc_weight_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 9.43 seconds; current allocated memory: 2.283 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:22:45 ; elapsed = 00:23:16 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 222384 ; free virtual = 241675
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:22:45 ; elapsed = 00:23:16 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 222384 ; free virtual = 241675
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:22:49 ; elapsed = 00:23:20 . Memory (MB): peak = 1266.508 ; gain = 324.996 ; free physical = 222209 ; free virtual = 241523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:335: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:22:54 ; elapsed = 00:23:25 . Memory (MB): peak = 1394.508 ; gain = 452.996 ; free physical = 222008 ; free virtual = 241331
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:327) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:343) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_3.cpp:275) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:331) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:345) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:277) in function 'fc' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:262) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:27:20 ; elapsed = 00:27:53 . Memory (MB): peak = 4450.520 ; gain = 3509.008 ; free physical = 219099 ; free virtual = 238441
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:326:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:272:15) in function 'fc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:29:17 ; elapsed = 00:29:50 . Memory (MB): peak = 4658.512 ; gain = 3717.000 ; free physical = 218714 ; free virtual = 238065
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1790.41 seconds; current allocated memory: 3.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 3.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.54 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.72 seconds; current allocated memory: 3.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.63 seconds; current allocated memory: 3.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.66 seconds; current allocated memory: 3.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 3.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.43 seconds; current allocated memory: 3.585 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 3.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 3.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 3.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.95 seconds; current allocated memory: 3.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.21 seconds; current allocated memory: 3.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.99 seconds; current allocated memory: 3.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.01 seconds; current allocated memory: 3.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_1451', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5 seconds; current allocated memory: 3.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 3.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.06 seconds; current allocated memory: 3.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.27 seconds; current allocated memory: 3.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.73 seconds; current allocated memory: 3.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.95 seconds; current allocated memory: 3.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight92' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight92'.
INFO: [HLS 200-111]  Elapsed time: 63.65 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 17.11 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 38.19 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.8 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 14.76 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.77 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 9.77 seconds; current allocated memory: 2.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 6.44 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fc_weight_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 10.93 seconds; current allocated memory: 2.366 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:23:07 ; elapsed = 00:23:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 197798 ; free virtual = 224612
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:23:07 ; elapsed = 00:23:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 197794 ; free virtual = 224608
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:23:14 ; elapsed = 00:23:48 . Memory (MB): peak = 1267.496 ; gain = 325.984 ; free physical = 197064 ; free virtual = 223815
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:335: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:23:18 ; elapsed = 00:23:53 . Memory (MB): peak = 1395.496 ; gain = 453.984 ; free physical = 195895 ; free virtual = 222655
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:327) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:343) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_3.cpp:275) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:331) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:345) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:277) in function 'fc' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:262) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:27:44 ; elapsed = 00:28:20 . Memory (MB): peak = 4451.508 ; gain = 3509.996 ; free physical = 183158 ; free virtual = 210932
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:326:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:272:15) in function 'fc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:29:41 ; elapsed = 00:30:18 . Memory (MB): peak = 4723.500 ; gain = 3781.988 ; free physical = 181517 ; free virtual = 209317
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1818.46 seconds; current allocated memory: 3.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 3.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.29 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.33 seconds; current allocated memory: 3.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.39 seconds; current allocated memory: 3.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.46 seconds; current allocated memory: 3.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 3.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 3.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 3.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 3.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.8 seconds; current allocated memory: 3.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.97 seconds; current allocated memory: 3.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.99 seconds; current allocated memory: 3.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 3.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_1451', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.92 seconds; current allocated memory: 3.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 3.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.92 seconds; current allocated memory: 3.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.12 seconds; current allocated memory: 3.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.66 seconds; current allocated memory: 3.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 7.06 seconds; current allocated memory: 3.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight92' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight92'.
INFO: [HLS 200-111]  Elapsed time: 64.05 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 17.08 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 35.06 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.66 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.38 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 14.56 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.14 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 9.58 seconds; current allocated memory: 2.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 6.42 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fc_weight_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 10.79 seconds; current allocated memory: 2.366 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:23:13 ; elapsed = 00:23:47 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 198557 ; free virtual = 226799
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:23:13 ; elapsed = 00:23:47 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 198557 ; free virtual = 226799
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:23:19 ; elapsed = 00:23:54 . Memory (MB): peak = 1267.496 ; gain = 325.984 ; free physical = 198384 ; free virtual = 226650
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:335: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:23:24 ; elapsed = 00:23:59 . Memory (MB): peak = 1395.496 ; gain = 453.984 ; free physical = 198184 ; free virtual = 226459
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:327) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:343) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_3.cpp:275) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:331) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:345) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:277) in function 'fc' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:262) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:27:51 ; elapsed = 00:28:28 . Memory (MB): peak = 4451.508 ; gain = 3509.996 ; free physical = 195289 ; free virtual = 223582
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:326:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:272:15) in function 'fc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:29:49 ; elapsed = 00:30:26 . Memory (MB): peak = 4723.500 ; gain = 3781.988 ; free physical = 194899 ; free virtual = 223198
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1826.07 seconds; current allocated memory: 3.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 3.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.08 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.28 seconds; current allocated memory: 3.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.23 seconds; current allocated memory: 3.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.28 seconds; current allocated memory: 3.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 3.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 3.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 3.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 3.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.63 seconds; current allocated memory: 3.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.97 seconds; current allocated memory: 3.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 3.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 3.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_1451', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.87 seconds; current allocated memory: 3.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 3.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 3.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.83 seconds; current allocated memory: 3.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.98 seconds; current allocated memory: 3.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.92 seconds; current allocated memory: 3.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.91 seconds; current allocated memory: 3.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight92' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight92'.
INFO: [HLS 200-111]  Elapsed time: 64.39 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 16.85 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 34.92 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.6 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 14.51 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.75 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 9.56 seconds; current allocated memory: 2.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fc_weight_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 10.77 seconds; current allocated memory: 2.366 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:22:59 ; elapsed = 00:23:33 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 198419 ; free virtual = 226684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:22:59 ; elapsed = 00:23:33 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 198419 ; free virtual = 226684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:23:06 ; elapsed = 00:23:40 . Memory (MB): peak = 1209.527 ; gain = 268.016 ; free physical = 198261 ; free virtual = 226550
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:335: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:23:11 ; elapsed = 00:23:45 . Memory (MB): peak = 1395.496 ; gain = 453.984 ; free physical = 198059 ; free virtual = 226357
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:327) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:343) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_3.cpp:275) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:331) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:345) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:277) in function 'fc' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:262) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:27:38 ; elapsed = 00:28:14 . Memory (MB): peak = 4451.508 ; gain = 3509.996 ; free physical = 195161 ; free virtual = 223477
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:326:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:272:15) in function 'fc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:29:35 ; elapsed = 00:30:12 . Memory (MB): peak = 4723.500 ; gain = 3781.988 ; free physical = 194834 ; free virtual = 223156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1812.34 seconds; current allocated memory: 3.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 3.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.11 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.2 seconds; current allocated memory: 3.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.17 seconds; current allocated memory: 3.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.27 seconds; current allocated memory: 3.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 3.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.43 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 3.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:23:01 ; elapsed = 00:23:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 198474 ; free virtual = 226749
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:23:01 ; elapsed = 00:23:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 198474 ; free virtual = 226749
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:23:08 ; elapsed = 00:23:42 . Memory (MB): peak = 1267.496 ; gain = 325.984 ; free physical = 198281 ; free virtual = 226580
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:335: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:23:13 ; elapsed = 00:23:47 . Memory (MB): peak = 1395.496 ; gain = 453.984 ; free physical = 198104 ; free virtual = 226411
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:327) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:343) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_3.cpp:275) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:331) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:345) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:277) in function 'fc' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 512.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:262) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:27:37 ; elapsed = 00:28:13 . Memory (MB): peak = 4451.508 ; gain = 3509.996 ; free physical = 195146 ; free virtual = 223473
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:326:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:272:15) in function 'fc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:29:33 ; elapsed = 00:30:09 . Memory (MB): peak = 4659.500 ; gain = 3717.988 ; free physical = 194815 ; free virtual = 223149
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1809.74 seconds; current allocated memory: 3.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 3.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.71 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.87 seconds; current allocated memory: 3.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.02 seconds; current allocated memory: 3.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.07 seconds; current allocated memory: 3.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 3.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 3.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 3.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 3.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.38 seconds; current allocated memory: 3.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.75 seconds; current allocated memory: 3.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.01 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.11 seconds; current allocated memory: 3.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 3.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_1451', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 3.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 3.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.8 seconds; current allocated memory: 3.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.99 seconds; current allocated memory: 3.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.69 seconds; current allocated memory: 3.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.9 seconds; current allocated memory: 3.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight92' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight92'.
INFO: [HLS 200-111]  Elapsed time: 63.59 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 16.46 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 34.84 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.46 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 14.13 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.68 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 9.34 seconds; current allocated memory: 2.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fc_weight_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 10.57 seconds; current allocated memory: 2.366 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:22:59 ; elapsed = 00:23:33 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 197021 ; free virtual = 226342
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:22:59 ; elapsed = 00:23:33 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 197021 ; free virtual = 226342
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:23:06 ; elapsed = 00:23:40 . Memory (MB): peak = 1267.496 ; gain = 325.984 ; free physical = 196836 ; free virtual = 226180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:335: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:23:11 ; elapsed = 00:23:45 . Memory (MB): peak = 1395.496 ; gain = 453.984 ; free physical = 196646 ; free virtual = 225999
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:327) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:343) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_3.cpp:275) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:331) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:345) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:277) in function 'fc' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 256.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 256.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:262) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:27:00 ; elapsed = 00:27:36 . Memory (MB): peak = 3427.508 ; gain = 2485.996 ; free physical = 194756 ; free virtual = 224129
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:326:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:272:15) in function 'fc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:28:31 ; elapsed = 00:29:07 . Memory (MB): peak = 3639.543 ; gain = 2698.031 ; free physical = 194392 ; free virtual = 223772
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1747.48 seconds; current allocated memory: 2.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.73 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.65 seconds; current allocated memory: 2.545 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.66 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.62 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 2.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.59 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 2.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.52 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.77 seconds; current allocated memory: 2.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 2.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.96 seconds; current allocated memory: 2.618 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.32 seconds; current allocated memory: 2.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_939', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 2.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 2.636 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 2.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.7 seconds; current allocated memory: 2.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.56 seconds; current allocated memory: 2.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.82 seconds; current allocated memory: 2.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight92' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight92'.
INFO: [HLS 200-111]  Elapsed time: 63.8 seconds; current allocated memory: 763.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 18.06 seconds; current allocated memory: 902.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 35.56 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.65 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 15.29 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.67 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 10.14 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fc_weight_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 7.01 seconds; current allocated memory: 1.306 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:23:04 ; elapsed = 00:23:37 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183930 ; free virtual = 223351
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:23:04 ; elapsed = 00:23:37 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183935 ; free virtual = 223356
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:23:11 ; elapsed = 00:23:45 . Memory (MB): peak = 1267.496 ; gain = 325.984 ; free physical = 183775 ; free virtual = 223219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:328: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:23:16 ; elapsed = 00:23:50 . Memory (MB): peak = 1395.496 ; gain = 453.984 ; free physical = 183577 ; free virtual = 223030
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:320) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:336) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:268) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:324) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:338) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:271) in function 'fc' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 256.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 256.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:262) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...2044 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:30:36 ; elapsed = 00:31:12 . Memory (MB): peak = 3427.508 ; gain = 2485.996 ; free physical = 181603 ; free virtual = 221082
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:319:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:34:28 ; elapsed = 00:35:05 . Memory (MB): peak = 3763.500 ; gain = 2821.988 ; free physical = 181219 ; free virtual = 220706
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2105.49 seconds; current allocated memory: 2.584 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.01 seconds; current allocated memory: 2.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 22.51 seconds; current allocated memory: 2.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.8 seconds; current allocated memory: 2.637 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.96 seconds; current allocated memory: 2.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.01 seconds; current allocated memory: 2.661 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 2.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.58 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 2.669 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 2.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.68 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.55 seconds; current allocated memory: 2.698 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 2.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.05 seconds; current allocated memory: 2.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.5 seconds; current allocated memory: 2.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_4523', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.46 seconds; current allocated memory: 2.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 2.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('fc_weight_V_load_2', resnet50_3.cpp:272) on array 'fc_weight_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'fc_weight_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (8.78925ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fc' consists of the following:
	'mul' operation of DSP[16397] ('mul_ln1352_2045', resnet50_3.cpp:272) [12584]  (0.494 ns)
	'add' operation of DSP[16397] ('add_ln700_2035', resnet50_3.cpp:272) [16397]  (2.04 ns)
	'add' operation ('add_ln700_2037', resnet50_3.cpp:272) [16401]  (0.863 ns)
	'add' operation ('add_ln700_2038', resnet50_3.cpp:272) [16403]  (0.873 ns)
	'add' operation ('add_ln700_2039', resnet50_3.cpp:272) [16405]  (0.884 ns)
	'add' operation ('add_ln700_2040', resnet50_3.cpp:272) [16407]  (0.894 ns)
	'add' operation ('add_ln700_2041', resnet50_3.cpp:272) [16409]  (0.904 ns)
	'add' operation ('add_ln700_2042', resnet50_3.cpp:272) [16411]  (0.914 ns)
	'add' operation ('add_ln700_2043', resnet50_3.cpp:272) [16413]  (0.924 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 155.3 seconds; current allocated memory: 2.760 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 75.1 seconds; current allocated memory: 2.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.09 seconds; current allocated memory: 2.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11 seconds; current allocated memory: 2.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 8.76 seconds; current allocated memory: 2.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight92' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight92'.
INFO: [HLS 200-111]  Elapsed time: 64.97 seconds; current allocated memory: 938.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 24.55 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 41.55 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 14.79 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.38 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 19.39 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.79 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 11.99 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_16s_17_1_1': 956 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_17s_18_1_1': 131 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_18s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_19s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_20s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_21s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_8s_22s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 8.33 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fc_weight_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 56.9 seconds; current allocated memory: 1.709 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:23:01 ; elapsed = 00:23:34 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183990 ; free virtual = 223342
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:23:01 ; elapsed = 00:23:34 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183990 ; free virtual = 223342
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:23:07 ; elapsed = 00:23:41 . Memory (MB): peak = 1267.496 ; gain = 325.984 ; free physical = 183788 ; free virtual = 223165
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output74' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:330: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:23:12 ; elapsed = 00:23:46 . Memory (MB): peak = 1395.496 ; gain = 453.984 ; free physical = 183599 ; free virtual = 222984
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:322) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:338) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:270) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:326) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:340) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:272) in function 'fc' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 256.
INFO: [XFORM 203-131] Reshaping array 'fc_weight.V'  in dimension 2 with a cyclic factor of 256.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'outbuf.V' (resnet50_3.cpp:262) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight92'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:27:04 ; elapsed = 00:27:38 . Memory (MB): peak = 3427.508 ; gain = 2485.996 ; free physical = 181745 ; free virtual = 221148
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:321:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:268:15) in function 'fc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:28:35 ; elapsed = 00:29:10 . Memory (MB): peak = 3639.543 ; gain = 2698.031 ; free physical = 181340 ; free virtual = 220751
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1750.28 seconds; current allocated memory: 2.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.13 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.9 seconds; current allocated memory: 2.545 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.87 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.87 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 2.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 2.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.89 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.99 seconds; current allocated memory: 2.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 2.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.03 seconds; current allocated memory: 2.618 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.46 seconds; current allocated memory: 2.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_939', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.5 seconds; current allocated memory: 2.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 2.636 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.69 seconds; current allocated memory: 2.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.7 seconds; current allocated memory: 2.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.72 seconds; current allocated memory: 2.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.93 seconds; current allocated memory: 2.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight92' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight92'.
INFO: [HLS 200-111]  Elapsed time: 63.37 seconds; current allocated memory: 763.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 18.35 seconds; current allocated memory: 901.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 36.51 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.74 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 15.52 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.7 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 10.03 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fc_weight_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 7.1 seconds; current allocated memory: 1.305 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 183356 ; free virtual = 223038
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 183356 ; free virtual = 223038
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'fc' into 'resnet50_3' (resnet50_3.cpp:390).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1186.516 ; gain = 245.004 ; free physical = 183167 ; free virtual = 222862
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output65' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:364: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1301.211 ; gain = 359.699 ; free physical = 183125 ; free virtual = 222824
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:356) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:372) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (resnet50_3.cpp:297) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:360) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:374) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (resnet50_3.cpp:271) in function 'resnet50_3' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (resnet50_3.cpp:275) in function 'resnet50_3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (resnet50_3.cpp:285) in function 'resnet50_3' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (resnet50_3.cpp:289) in function 'resnet50_3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'load_weight' (resnet50_3.cpp:303) in function 'resnet50_3' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (resnet50_3.cpp:306) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'compute' (resnet50_3.cpp:311) in function 'resnet50_3' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 256.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:300) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight83'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet50_3' (resnet50_3.cpp:323)...2044 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:13:02 ; elapsed = 00:13:07 . Memory (MB): peak = 1858.520 ; gain = 917.008 ; free physical = 182705 ; free virtual = 222417
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:355:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:274:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:305:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:18:02 ; elapsed = 00:18:08 . Memory (MB): peak = 2133.543 ; gain = 1192.031 ; free physical = 182207 ; free virtual = 221932
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1090.72 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.87 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.13 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.59 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.69 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.65 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: resnet50_3.cpp:305:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183285 ; free virtual = 222990
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183285 ; free virtual = 222990
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'fc' into 'resnet50_3' (resnet50_3.cpp:396).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183184 ; free virtual = 222899
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output65' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:370: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183146 ; free virtual = 222867
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:362) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:378) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_weight' (resnet50_3.cpp:305) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute' (resnet50_3.cpp:314) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:366) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:380) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (resnet50_3.cpp:271) in function 'resnet50_3' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (resnet50_3.cpp:275) in function 'resnet50_3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (resnet50_3.cpp:285) in function 'resnet50_3' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (resnet50_3.cpp:289) in function 'resnet50_3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (resnet50_3.cpp:309) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2.1' (resnet50_3.cpp:316) in function 'resnet50_3' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: resnet50_3.cpp:303:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183275 ; free virtual = 222987
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183275 ; free virtual = 222987
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183177 ; free virtual = 222901
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output69' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:368: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183149 ; free virtual = 222878
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:360) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:376) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_weight' (resnet50_3.cpp:303) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute' (resnet50_3.cpp:312) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:364) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:378) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:269) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:273) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:283) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:287) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_3.cpp:307) in function 'fc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (resnet50_3.cpp:314) in function 'fc' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183268 ; free virtual = 222982
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183268 ; free virtual = 222982
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183195 ; free virtual = 222921
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output69' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:366: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183141 ; free virtual = 222873
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:358) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:374) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_weight' (resnet50_3.cpp:301) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute' (resnet50_3.cpp:310) in function 'fc' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:362) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:376) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:269) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:273) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:283) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:287) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_3.cpp:305) in function 'fc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (resnet50_3.cpp:312) in function 'fc' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 256.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:298) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight88'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc' (resnet50_3.cpp:261)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:27 ; elapsed = 00:05:30 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 182747 ; free virtual = 222490
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:357:13) in function 'resnet50_3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (resnet50_3.cpp:295:15) in function 'fc' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'ddr.V' (resnet50_3.cpp:304:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:272:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:08 ; elapsed = 00:08:11 . Memory (MB): peak = 2050.539 ; gain = 1109.027 ; free physical = 182264 ; free virtual = 222014
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 493.15 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.74 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.9 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.84 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.5 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.73 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.74 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_684', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.73 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight'.
WARNING: [SCHED 204-68] The II Violation in module 'fc' (Loop: load_weight): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('weight_V_write_ln301', resnet50_3.cpp:301) of variable 'weight.V', resnet50_3.cpp:306 on local variable 'weight.V' and 'load' operation ('weight_V_load', resnet50_3.cpp:306) on local variable 'weight.V'.
WARNING: [SCHED 204-68] The II Violation in module 'fc' (Loop: load_weight): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('weight_V_write_ln301', resnet50_3.cpp:301) of variable 'weight.V', resnet50_3.cpp:306 on local variable 'weight.V' and 'load' operation ('weight_V_load', resnet50_3.cpp:306) on local variable 'weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'compute'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load', resnet50_3.cpp:313) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.29 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bias' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'scale' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 58.63 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.89 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.14 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 9.06 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight88' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight88'.
INFO: [HLS 200-111]  Elapsed time: 64.12 seconds; current allocated memory: 3.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 16.36 seconds; current allocated memory: 3.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 34.78 seconds; current allocated memory: 3.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.42 seconds; current allocated memory: 3.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 3.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 3.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 14.16 seconds; current allocated memory: 3.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.7 seconds; current allocated memory: 3.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 9.52 seconds; current allocated memory: 3.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fc' is 196848 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln301_reg_70396 == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 39.85 seconds; current allocated memory: 64.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 43.88 seconds; current allocated memory: 268.844 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:334:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183130 ; free virtual = 222768
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183130 ; free virtual = 222768
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183056 ; free virtual = 222706
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:384: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183003 ; free virtual = 222658
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:376) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:392) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:282) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:380) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:394) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:303) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:307) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:315) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:319) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:284) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:264) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:268) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:335:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183120 ; free virtual = 222758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 183120 ; free virtual = 222758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 183046 ; free virtual = 222697
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:385: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 182993 ; free virtual = 222648
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:377) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:393) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:283) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:381) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:395) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:304) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:308) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:316) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:320) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:285) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:264) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:268) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:332) in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_3.cpp:328)  of function 'fc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight102'
	 'compute'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 3 process function(s): 
	 'dataflow_in_loop.entry105'
	 'fc_load_weight'
	 'fc_compute.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc98'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:43 ; elapsed = 00:07:46 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 182531 ; free virtual = 222199
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:376:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc98' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_3.cpp:328:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry105' to 'dataflow_in_loop.ent' (resnet50_3.cpp:329:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:307:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:267:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_3.cpp:328:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:06 ; elapsed = 00:09:10 . Memory (MB): peak = 2035.496 ; gain = 1093.984 ; free physical = 182180 ; free virtual = 221852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent' to 'dataflow_in_loop_ent'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 550.21 seconds; current allocated memory: 1020.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1020.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.82 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.25 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.53 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.67 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.88 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 1.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.04 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.23 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.96 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_424', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.97 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.3 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight102' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight102'.
INFO: [HLS 200-111]  Elapsed time: 63.59 seconds; current allocated memory: 3.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.86 seconds; current allocated memory: 3.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.75 seconds; current allocated memory: 3.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.21 seconds; current allocated memory: 3.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 3.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 3.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.73 seconds; current allocated memory: 3.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.76 seconds; current allocated memory: 3.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 8.49 seconds; current allocated memory: 3.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent'.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 3.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_load_weight'.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 3.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 3.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 3.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 3.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 3.792 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:338:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 173229 ; free virtual = 212581
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 173229 ; free virtual = 212581
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 172860 ; free virtual = 212223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:388: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 172696 ; free virtual = 212065
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:380) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:396) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:283) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:384) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:398) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:304) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:308) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:316) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:320) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:285) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:264) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:268) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:183:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:170:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:338:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 172384 ; free virtual = 211775
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 172384 ; free virtual = 211775
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 172349 ; free virtual = 211746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:388: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 172281 ; free virtual = 211683
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:380) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:396) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:283) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:231) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:241) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:201) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:135) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:101) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:44) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:59) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:102:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:100:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:384) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:398) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:304) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:308) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:316) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:320) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:285) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:264) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:268) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:233) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:243) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:203) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:137) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:106) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:110) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:116) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:81) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:85) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:46) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:50) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:61) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:65) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:105) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:335) in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:227) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:161) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:254) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:170)  of function 'conv_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_3.cpp:328)  of function 'fc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'bias'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'bias' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'scale'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'scale' has read operations in process function 'fc_compute.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight102'
	 'compute'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'fc_load_weight'
	 'fc_compute.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:174:1) in function 'dataflow_parent_loop_proc98'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:135:31) to (resnet50_3.cpp:135:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:108:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:252:33) to (resnet50_3.cpp:252:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:201:34) to (resnet50_3.cpp:201:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_compute.1' (resnet50_3.cpp:277:12)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:95)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:06 ; elapsed = 00:08:09 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 177400 ; free virtual = 217034
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:134:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:133:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:379:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:99:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:240:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:239:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:251:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:200:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:199:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc98' to 'dataflow_parent_loop.1' (resnet50_3.cpp:170:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_3.cpp:328:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:171:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:95).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:307:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:267:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:84:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:49:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:64:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:254:31)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_3.cpp:328:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:20 ; elapsed = 00:10:24 . Memory (MB): peak = 1975.539 ; gain = 1034.027 ; free physical = 176931 ; free virtual = 216997
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-103] Legalizing function name 'fc_compute.1' to 'fc_compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:64) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 625.44 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.27 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.51 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.42 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.59 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln143', resnet50_3.cpp:143) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:142) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.08 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.33 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.11 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.73 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln245', resnet50_3.cpp:245) of variable 'tmp_425', resnet50_3.cpp:245 on array 'buf.V', resnet50_3.cpp:227 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.58 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.7 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bias' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'scale' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.56 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.77 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.44 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.64 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight102' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight102'.
INFO: [HLS 200-111]  Elapsed time: 65.52 seconds; current allocated memory: 3.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.98 seconds; current allocated memory: 3.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 34.27 seconds; current allocated memory: 3.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.53 seconds; current allocated memory: 3.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 3.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 3.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 14.02 seconds; current allocated memory: 3.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.82 seconds; current allocated memory: 3.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 9.14 seconds; current allocated memory: 3.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_load_weight'.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 3.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_compute_1'.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 3.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 4.42 seconds; current allocated memory: 3.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 7.37 seconds; current allocated memory: 3.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 16.31 seconds; current allocated memory: 97.332 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:190:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:177:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:345:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 180183 ; free virtual = 221403
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 180182 ; free virtual = 221402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 180217 ; free virtual = 221033
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 180358 ; free virtual = 221179
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:387) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:403) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:290) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:238) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:248) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:208) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:142) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:108) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:51) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:66) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:391) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:405) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:311) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:315) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:323) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:327) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:292) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:271) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:275) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:240) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:250) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:210) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:144) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:117) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:120) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:123) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:88) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:92) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:53) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:57) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:68) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:72) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:112) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:342) in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:234) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:168) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:177)  of function 'conv_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_3.cpp:335)  of function 'fc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'bias'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'bias' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'scale'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'scale' has read operations in process function 'fc_compute.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight103'
	 'compute'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'fc_load_weight'
	 'fc_compute.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:181:1) in function 'dataflow_parent_loop_proc99'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 15 for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 15) < AVE (= 31)) for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:142:31) to (resnet50_3.cpp:142:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:259:33) to (resnet50_3.cpp:259:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:208:34) to (resnet50_3.cpp:208:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_compute.1' (resnet50_3.cpp:284:12)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:102)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:00 ; elapsed = 00:08:03 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 176362 ; free virtual = 217430
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:141:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:140:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:386:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:106:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:247:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:246:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:258:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:207:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:206:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc99' to 'dataflow_parent_loop.1' (resnet50_3.cpp:177:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_3.cpp:335:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:178:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:314:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:274:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:91:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:56:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:71:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:261:31)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_3.cpp:335:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:13 ; elapsed = 00:10:18 . Memory (MB): peak = 1975.539 ; gain = 1034.027 ; free physical = 175158 ; free virtual = 216406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-103] Legalizing function name 'fc_compute.1' to 'fc_compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:56) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:71) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 619.18 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.45 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.75 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.9 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.96 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln150', resnet50_3.cpp:150) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:149) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.56 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.9 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln252', resnet50_3.cpp:252) of variable 'tmp_425', resnet50_3.cpp:252 on array 'buf.V', resnet50_3.cpp:234 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.46 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.84 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bias' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'scale' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.3 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.69 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.47 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.61 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight103' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight103'.
INFO: [HLS 200-111]  Elapsed time: 64.72 seconds; current allocated memory: 3.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36022 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_11ns_3s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_4ns_3s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_4ns_2ns_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_15ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_13s_8ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.15 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 33.81 seconds; current allocated memory: 3.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.32 seconds; current allocated memory: 3.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 3.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 3.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.45 seconds; current allocated memory: 3.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.73 seconds; current allocated memory: 3.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 8.88 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_load_weight'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 3.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_compute_1'.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 3.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 4.46 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 3.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 7.2 seconds; current allocated memory: 3.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 15.18 seconds; current allocated memory: 98.998 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:190:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:177:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:345:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 89058 ; free virtual = 220220
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 89058 ; free virtual = 220220
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 88970 ; free virtual = 220145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 88932 ; free virtual = 220113
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:387) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:403) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:290) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:238) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:248) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:208) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:142) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:108) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:88) in function 'load_weight' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:51) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:66) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:391) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:405) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:311) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:315) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:323) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:327) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:292) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:271) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:275) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:240) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:250) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:210) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:144) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:117) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:120) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:123) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:92) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:53) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:57) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:68) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:72) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:112) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:342) in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:234) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:168) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:187) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'weight.V' (resnet50_3.cpp:187) accessed through non-constant indices on dimension 1 (resnet50_3.cpp:95:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:177)  of function 'conv_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_3.cpp:335)  of function 'fc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'bias'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'bias' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'scale'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'scale' has read operations in process function 'fc_compute.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight103'
	 'compute'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'fc_load_weight'
	 'fc_compute.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:181:1) in function 'dataflow_parent_loop_proc99'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 15 for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 15) < AVE (= 31)) for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:142:31) to (resnet50_3.cpp:142:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:259:33) to (resnet50_3.cpp:259:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:208:34) to (resnet50_3.cpp:208:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_compute.1' (resnet50_3.cpp:284:12)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:102)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:08 ; elapsed = 00:06:11 . Memory (MB): peak = 1435.504 ; gain = 493.992 ; free physical = 87954 ; free virtual = 218772
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:141:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:140:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:386:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:106:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:247:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:246:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:258:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:207:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:206:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc99' to 'dataflow_parent_loop.1' (resnet50_3.cpp:177:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_3.cpp:335:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:178:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:314:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:274:3).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'ddr.V' (resnet50_3.cpp:91:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:56:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:71:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:261:31)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_3.cpp:335:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:18 ; elapsed = 00:09:22 . Memory (MB): peak = 2431.539 ; gain = 1490.027 ; free physical = 82742 ; free virtual = 213869
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-103] Legalizing function name 'fc_compute.1' to 'fc_compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:56) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:71) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 563.88 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.65 seconds; current allocated memory: 1.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.68 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.23 seconds; current allocated memory: 1.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.06 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.9 seconds; current allocated memory: 1.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.43 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.698 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln150', resnet50_3.cpp:150) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:149) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.24 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.37 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.61 seconds; current allocated memory: 1.737 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.19 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln252', resnet50_3.cpp:252) of variable 'tmp_425', resnet50_3.cpp:252 on array 'buf.V', resnet50_3.cpp:234 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.24 seconds; current allocated memory: 1.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.77 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bias' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'scale' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 26.57 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.86 seconds; current allocated memory: 1.812 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.67 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 7.73 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight103' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mux_1287_1_1_1': 1024 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mux_1287_27_1_1': 1024 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight103'.
INFO: [HLS 200-111]  Elapsed time: 89.28 seconds; current allocated memory: 823.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36022 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_11ns_3s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_4ns_3s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_4ns_2ns_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_15ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_13s_8ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 23.17 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 84.72 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 14.84 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 17.96 seconds; current allocated memory: 1.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.76 seconds; current allocated memory: 1.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 11.27 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_load_weight'.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 1.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_compute_1'.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 5.23 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 6.99 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 26.29 seconds; current allocated memory: 1.847 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:190:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:177:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:345:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 88506 ; free virtual = 218461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 88504 ; free virtual = 218459
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 87690 ; free virtual = 217728
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.457 ; gain = 200.945 ; free physical = 87622 ; free virtual = 217682
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:387) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:403) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:290) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:238) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:248) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:208) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:142) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:108) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:51) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:66) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:391) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:405) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:311) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:315) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:323) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:327) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:292) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:271) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:275) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:240) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:250) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:210) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:144) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:117) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:120) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:123) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:88) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:92) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:53) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:57) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:68) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:72) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:112) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:342) in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:234) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:168) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:177)  of function 'conv_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_3.cpp:335)  of function 'fc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'bias'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'bias' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'scale'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'scale' has read operations in process function 'fc_compute.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight103'
	 'compute'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'fc_load_weight'
	 'fc_compute.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:181:1) in function 'dataflow_parent_loop_proc99'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 15 for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 15) < AVE (= 31)) for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:142:31) to (resnet50_3.cpp:142:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:259:33) to (resnet50_3.cpp:259:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:208:34) to (resnet50_3.cpp:208:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_compute.1' (resnet50_3.cpp:284:12)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:102)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:06 ; elapsed = 00:08:09 . Memory (MB): peak = 1763.504 ; gain = 821.992 ; free physical = 78476 ; free virtual = 209089
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:141:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:140:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:386:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:106:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:247:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:246:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:258:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:207:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:206:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc99' to 'dataflow_parent_loop.1' (resnet50_3.cpp:177:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_3.cpp:335:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:178:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:314:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:274:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:91:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:56:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:71:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:261:31)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_3.cpp:335:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:20 ; elapsed = 00:10:25 . Memory (MB): peak = 1975.539 ; gain = 1034.027 ; free physical = 78022 ; free virtual = 208628
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-103] Legalizing function name 'fc_compute.1' to 'fc_compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:56) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:71) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 626.04 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.62 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.86 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.91 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.16 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln150', resnet50_3.cpp:150) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:149) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.68 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.02 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln252', resnet50_3.cpp:252) of variable 'tmp_425', resnet50_3.cpp:252 on array 'buf.V', resnet50_3.cpp:234 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.48 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.25 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bias' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'scale' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.39 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.28 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.56 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight103' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight103'.
INFO: [HLS 200-111]  Elapsed time: 63.16 seconds; current allocated memory: 3.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36022 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_11ns_3s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_4ns_3s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_4ns_2ns_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_15ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_13s_8ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.31 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 33.95 seconds; current allocated memory: 3.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.49 seconds; current allocated memory: 3.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 3.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 3.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.38 seconds; current allocated memory: 3.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.68 seconds; current allocated memory: 3.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 9.06 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_load_weight'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 3.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_compute_1'.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 3.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 4.52 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 3.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 7.22 seconds; current allocated memory: 3.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 15.58 seconds; current allocated memory: 99.022 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:190:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:177:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:345:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 78747 ; free virtual = 211100
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 78747 ; free virtual = 211100
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 78535 ; free virtual = 210898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output65' (resnet50_3.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1141.121 ; gain = 199.609 ; free physical = 78419 ; free virtual = 210788
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:387) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:403) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:238) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:248) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:208) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:142) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:108) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:51) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:66) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:391) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:405) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:240) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:250) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:210) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:144) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:117) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:120) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:123) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:88) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:92) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:53) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:57) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:68) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:72) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:112) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:234) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:168) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (resnet50_3.cpp:427) in function 'resnet50_3' partially with a factor of 128.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'Loop-2' in function 'resnet50_3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 7 for loop 'Loop-2' in function 'resnet50_3'.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:177)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight84'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:181:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 15 for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 15) < AVE (= 31)) for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:142:31) to (resnet50_3.cpp:142:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:259:33) to (resnet50_3.cpp:259:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:208:34) to (resnet50_3.cpp:208:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:102)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:55 ; elapsed = 00:03:57 . Memory (MB): peak = 1698.516 ; gain = 757.004 ; free physical = 77550 ; free virtual = 209968
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:141:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:140:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:386:13) in function 'resnet50_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:106:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:247:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:246:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:258:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:207:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:206:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_3.cpp:177:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:178:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:91:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:56:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:71:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:261:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:18 ; elapsed = 00:05:22 . Memory (MB): peak = 1906.508 ; gain = 964.996 ; free physical = 77215 ; free virtual = 209641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:56) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:71) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 321.79 seconds; current allocated memory: 971.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 971.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 988.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.69 seconds; current allocated memory: 1009.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.74 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.1 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.22 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln150', resnet50_3.cpp:150) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:149) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.53 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.84 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.12 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln252', resnet50_3.cpp:252) of variable 'tmp_553', resnet50_3.cpp:252 on array 'buf.V', resnet50_3.cpp:234 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.76 seconds; current allocated memory: 1.087 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.22 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 7.31 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight84' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight84'.
INFO: [HLS 200-111]  Elapsed time: 65.42 seconds; current allocated memory: 3.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36022 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_11ns_3s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_4ns_3s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_4ns_2ns_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_15ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_13s_8ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.39 seconds; current allocated memory: 3.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.32 seconds; current allocated memory: 3.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.4 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.44 seconds; current allocated memory: 3.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 3.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.44 seconds; current allocated memory: 3.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.76 seconds; current allocated memory: 3.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 8.37 seconds; current allocated memory: 3.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_uitofp_32ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 3.722 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1017_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1018_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1019_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1020_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1021_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1022_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1023_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_layer_bias_ram (RAM_1P_URAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_layer_scale_ram (RAM_1P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'average_pool_buf_V_ram (RAM_1P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet50_3_outbuf_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'resnet50_3_fc_in_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:02 ; elapsed = 00:10:45 . Memory (MB): peak = 5538.535 ; gain = 4597.023 ; free physical = 70061 ; free virtual = 203257
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:190:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:177:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:345:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 67203 ; free virtual = 200604
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 67215 ; free virtual = 200615
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1142.465 ; gain = 200.945 ; free physical = 67084 ; free virtual = 200321
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.465 ; gain = 200.945 ; free physical = 66955 ; free virtual = 200271
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:387) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:403) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:290) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:238) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:248) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:208) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:142) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:108) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:51) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:66) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:391) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:405) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:311) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:315) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:323) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:327) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:292) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:271) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:275) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:240) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:250) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:210) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:144) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:117) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:120) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:123) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:88) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:92) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:53) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:57) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:68) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:72) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:112) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:190:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:177:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:345:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 72049 ; free virtual = 209285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 72049 ; free virtual = 209285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1142.465 ; gain = 200.945 ; free physical = 71977 ; free virtual = 209225
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:393: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.465 ; gain = 200.945 ; free physical = 71912 ; free virtual = 209165
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:386) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:401) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:290) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:238) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:248) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:208) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:142) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:108) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:51) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:66) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:388) in function 'resnet50_3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:391) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:403) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:311) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:315) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:323) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:327) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:292) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:271) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:275) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:240) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:250) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:210) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:144) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:113) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:117) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:120) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:123) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:88) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:92) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:53) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:57) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:68) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:72) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:112) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:342) in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:234) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:168) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:261) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:177)  of function 'conv_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_3.cpp:335)  of function 'fc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'bias'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'bias' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'scale'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'scale' has read operations in process function 'fc_compute.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight103'
	 'compute'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'fc_load_weight'
	 'fc_compute.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:181:1) in function 'dataflow_parent_loop_proc99'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 15 for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 15) < AVE (= 31)) for loop 'Compute' (resnet50_3.cpp:107:1) in function 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:142:31) to (resnet50_3.cpp:142:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:259:33) to (resnet50_3.cpp:259:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:208:34) to (resnet50_3.cpp:208:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_compute.1' (resnet50_3.cpp:284:12)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:102)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:00 ; elapsed = 00:08:03 . Memory (MB): peak = 1699.512 ; gain = 757.992 ; free physical = 67870 ; free virtual = 205434
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:141:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:140:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:106:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:247:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:246:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:258:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:207:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:206:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc99' to 'dataflow_parent_loop.1' (resnet50_3.cpp:177:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_3.cpp:335:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:178:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:102).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:314:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:274:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:91:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:56:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:71:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:261:31)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_3.cpp:335:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:09 ; elapsed = 00:10:13 . Memory (MB): peak = 1975.547 ; gain = 1034.027 ; free physical = 71390 ; free virtual = 209041
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-103] Legalizing function name 'fc_compute.1' to 'fc_compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:56) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:71) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 614.83 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.67 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.82 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.04 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.26 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln150', resnet50_3.cpp:150) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:149) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.66 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.03 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.11 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln252', resnet50_3.cpp:252) of variable 'tmp_393', resnet50_3.cpp:252 on array 'buf.V', resnet50_3.cpp:234 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.47 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.85 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bias' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'scale' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.34 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_3' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'sw0in_V' (resnet50_3.cpp:390) and axis read on port 'sw0in_V' (resnet50_3.cpp:390).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.86 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.94 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 5.99 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight103' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight103'.
INFO: [HLS 200-111]  Elapsed time: 64.08 seconds; current allocated memory: 3.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36022 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_11ns_3s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_2ns_4ns_3s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_4ns_2ns_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_15ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_13s_8ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.33 seconds; current allocated memory: 3.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 34.23 seconds; current allocated memory: 3.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.74 seconds; current allocated memory: 3.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 3.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_6ns_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 3.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.84 seconds; current allocated memory: 3.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.82 seconds; current allocated memory: 3.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 9.1 seconds; current allocated memory: 3.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_load_weight'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 3.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_compute_1'.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 3.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 4.32 seconds; current allocated memory: 3.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 7.32 seconds; current allocated memory: 3.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 15.32 seconds; current allocated memory: 93.167 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:185:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:172:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:340:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 67826 ; free virtual = 207042
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 67826 ; free virtual = 207042
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.465 ; gain = 200.945 ; free physical = 67840 ; free virtual = 207075
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:256) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:388: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.465 ; gain = 200.945 ; free physical = 67771 ; free virtual = 207010
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:381) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:396) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:285) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:233) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:243) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:203) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:137) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:103) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:46) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:61) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:104:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:102:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:383) in function 'resnet50_3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:386) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:398) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:306) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:310) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:318) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:322) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:287) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:266) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:270) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:235) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:245) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:205) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:139) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:108) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:112) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:115) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:118) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:83) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:87) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:48) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:52) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:63) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:67) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:107) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:337) in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:229) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:163) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:164) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:256) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:172)  of function 'conv_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_3.cpp:330)  of function 'fc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'bias'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'bias' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'scale'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'scale' has read operations in process function 'fc_compute.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight102'
	 'compute'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'fc_load_weight'
	 'fc_compute.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:176:1) in function 'dataflow_parent_loop_proc98'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:137:31) to (resnet50_3.cpp:137:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:110:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:254:33) to (resnet50_3.cpp:254:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:203:34) to (resnet50_3.cpp:203:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_compute.1' (resnet50_3.cpp:279:12)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:97)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:03 ; elapsed = 00:08:06 . Memory (MB): peak = 1699.512 ; gain = 757.992 ; free physical = 59801 ; free virtual = 199778
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:136:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:135:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:101:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:242:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:241:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:253:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:202:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:201:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc98' to 'dataflow_parent_loop.1' (resnet50_3.cpp:172:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_3.cpp:330:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:173:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:309:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:269:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:86:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:51:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:66:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:256:31)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_3.cpp:330:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:13 ; elapsed = 00:10:18 . Memory (MB): peak = 1975.547 ; gain = 1034.027 ; free physical = 67525 ; free virtual = 207436
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-103] Legalizing function name 'fc_compute.1' to 'fc_compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:51) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:66) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 619.21 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.73 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.82 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.13 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.2 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln145', resnet50_3.cpp:145) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:144) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.8 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.11 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.12 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln247', resnet50_3.cpp:247) of variable 'tmp_393', resnet50_3.cpp:247 on array 'buf.V', resnet50_3.cpp:229 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.54 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.05 seconds; current allocated memory: 1.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bias' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'scale' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.2 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_3' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'sw0in_V' (resnet50_3.cpp:385) and axis read on port 'sw0in_V' (resnet50_3.cpp:385).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.51 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.86 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 5.93 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight102' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight102'.
INFO: [HLS 200-111]  Elapsed time: 63.74 seconds; current allocated memory: 3.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.05 seconds; current allocated memory: 3.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 33.57 seconds; current allocated memory: 3.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.42 seconds; current allocated memory: 3.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 3.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 3.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.28 seconds; current allocated memory: 3.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.75 seconds; current allocated memory: 3.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 8.74 seconds; current allocated memory: 3.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_load_weight'.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 3.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_compute_1'.
INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 3.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 4.29 seconds; current allocated memory: 3.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 3.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 7.24 seconds; current allocated memory: 3.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 14.43 seconds; current allocated memory: 91.519 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_3.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:185:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_3.cpp:172:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_3.cpp:340:30
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_3.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 66007 ; free virtual = 206373
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 66007 ; free virtual = 206372
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 65579 ; free virtual = 205524
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output77' (resnet50_3.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_3.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:256) automatically.
WARNING: [SYNCHK 200-23] resnet50_3.cpp:387: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1141.137 ; gain = 199.617 ; free physical = 65322 ; free virtual = 205272
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:380) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:395) in function 'resnet50_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:285) in function 'fc_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:233) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_3.cpp:243) in function 'average_pool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:203) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_3.cpp:137) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_3.cpp:103) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_3.cpp:46) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_3.cpp:61) in function 'load_bias_scale' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Loop-0-0' (resnet50_3.cpp:104:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 56 to 7 for loop 'Compute' (resnet50_3.cpp:102:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:382) in function 'resnet50_3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:385) in function 'resnet50_3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:397) in function 'resnet50_3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:306) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:310) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (resnet50_3.cpp:318) in function 'fc' completely with a factor of 250.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:322) in function 'fc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:287) in function 'fc_compute' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:266) in function 'fc_load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:270) in function 'fc_load_weight' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:235) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_3.cpp:245) in function 'average_pool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:205) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_3.cpp:139) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:108) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_3.cpp:112) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_3.cpp:115) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_3.cpp:118) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_3.cpp:83) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:87) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_3.cpp:48) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_3.cpp:52) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_3.cpp:63) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_3.cpp:67) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_3.cpp:107) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'fc_in.V'  in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'weight.V' (resnet50_3.cpp:337) in dimension 1 with a cyclic factor of 128.
INFO: [XFORM 203-131] Reshaping array 'buf.V' (resnet50_3.cpp:229) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_3.cpp:163) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_3.cpp:164) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_3.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'average_pool' (resnet50_3.cpp:256) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_3.cpp:172)  of function 'conv_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_3.cpp:330)  of function 'fc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'bias'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'bias' has read operations in process function 'fc_compute.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'scale'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'scale' has read operations in process function 'fc_compute.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight102'
	 'compute'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'fc_load_weight'
	 'fc_compute.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'Convolution' (resnet50_3.cpp:176:1) in function 'dataflow_parent_loop_proc98'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:137:31) to (resnet50_3.cpp:137:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:110:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:254:33) to (resnet50_3.cpp:254:26) in function 'average_pool'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_3.cpp:203:34) to (resnet50_3.cpp:203:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_compute.1' (resnet50_3.cpp:279:12)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_3.cpp:97)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:00 ; elapsed = 00:08:03 . Memory (MB): peak = 1698.523 ; gain = 757.004 ; free physical = 56608 ; free virtual = 197190
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:136:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_3.cpp:135:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_3.cpp:101:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_3.cpp:242:16) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_3.cpp:241:15) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_3.cpp:253:14) in function 'average_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_3.cpp:202:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_3.cpp:201:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc98' to 'dataflow_parent_loop.1' (resnet50_3.cpp:172:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_3.cpp:330:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_3.cpp:173:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_3.cpp:97).
INFO: [XFORM 203-811] Inferring bus burst read of length 500 on port 'ddr.V' (resnet50_3.cpp:309:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:269:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_3.cpp:86:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:51:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_3.cpp:66:4).
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (resnet50_3.cpp:256:31)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_3.cpp:330:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:10 ; elapsed = 00:10:14 . Memory (MB): peak = 1975.547 ; gain = 1034.027 ; free physical = 53339 ; free virtual = 194381
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_3' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-103] Legalizing function name 'fc_compute.1' to 'fc_compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_3/output' to 'resnet50_3/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:51) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_3.cpp:66) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 616.01 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.62 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.61 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.76 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.81 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln145', resnet50_3.cpp:145) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_3.cpp:144) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.67 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.91 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.11 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_V_addr_1_write_ln247', resnet50_3.cpp:247) of variable 'tmp_393', resnet50_3.cpp:247 on array 'buf.V', resnet50_3.cpp:229 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.47 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.18 seconds; current allocated memory: 1.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bias' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'scale' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.33 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_3' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'sw0in_V' (resnet50_3.cpp:384) and axis read on port 'sw0in_V' (resnet50_3.cpp:384).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.6 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.92 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.01 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight102' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight102'.
INFO: [HLS 200-111]  Elapsed time: 63.7 seconds; current allocated memory: 3.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35922 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7ns_9s_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_15ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_11ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_2ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_udiv_15ns_4ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_2ns_3_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_urem_15ns_7ns_8_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.12 seconds; current allocated memory: 3.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 33.28 seconds; current allocated memory: 3.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.46 seconds; current allocated memory: 3.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.38 seconds; current allocated memory: 3.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_7s_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 3.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.37 seconds; current allocated memory: 3.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.77 seconds; current allocated memory: 3.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pool'.
INFO: [HLS 200-111]  Elapsed time: 8.97 seconds; current allocated memory: 3.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_load_weight'.
INFO: [HLS 200-111]  Elapsed time: 3.04 seconds; current allocated memory: 3.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_mac_muladd_8s_8ns_16s_17_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_3_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_compute_1'.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 3.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 4.42 seconds; current allocated memory: 3.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_2/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 3.44 seconds; current allocated memory: 3.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 7.29 seconds; current allocated memory: 3.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_3/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_3'.
INFO: [HLS 200-111]  Elapsed time: 14.85 seconds; current allocated memory: 91.404 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_4ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_2ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_udiv_15ns_11ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_7ns_8_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_3_urem_15ns_2ns_3_19_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
