Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Nov 24 11:51:16 2025
| Host         : poppy-36gm0.device.utk.edu running 64-bit Bazzite
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file animations_timing_summary_routed.rpt -pb animations_timing_summary_routed.pb -rpx animations_timing_summary_routed.rpx -warn_on_violation
| Design       : animations
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: sec_clk_0/sec_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.394        0.000                      0                  135        0.265        0.000                      0                  135        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.394        0.000                      0                  135        0.265        0.000                      0                  135        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.890ns (22.137%)  route 3.130ns (77.863%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.856     6.453    sec_clk_0/count_reg_n_0_[23]
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  sec_clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.433     7.010    sec_clk_0/count[31]_i_8_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.134 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.164    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.288 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.812     9.099    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[17]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y96          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.890ns (22.137%)  route 3.130ns (77.863%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.856     6.453    sec_clk_0/count_reg_n_0_[23]
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  sec_clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.433     7.010    sec_clk_0/count[31]_i_8_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.134 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.164    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.288 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.812     9.099    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[18]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y96          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.890ns (22.137%)  route 3.130ns (77.863%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.856     6.453    sec_clk_0/count_reg_n_0_[23]
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  sec_clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.433     7.010    sec_clk_0/count[31]_i_8_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.134 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.164    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.288 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.812     9.099    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[19]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y96          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.890ns (22.137%)  route 3.130ns (77.863%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.856     6.453    sec_clk_0/count_reg_n_0_[23]
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  sec_clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.433     7.010    sec_clk_0/count[31]_i_8_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.134 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.164    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.288 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.812     9.099    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[20]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y96          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.793%)  route 3.015ns (77.207%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  sec_clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.677     6.273    sec_clk_0/count_reg_n_0_[20]
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.397 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.634     7.031    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I1_O)        0.124     7.155 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.185    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.673     8.983    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[13]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y95          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.793%)  route 3.015ns (77.207%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  sec_clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.677     6.273    sec_clk_0/count_reg_n_0_[20]
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.397 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.634     7.031    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I1_O)        0.124     7.155 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.185    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.673     8.983    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[14]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y95          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.793%)  route 3.015ns (77.207%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  sec_clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.677     6.273    sec_clk_0/count_reg_n_0_[20]
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.397 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.634     7.031    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I1_O)        0.124     7.155 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.185    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.673     8.983    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[15]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y95          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.793%)  route 3.015ns (77.207%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  sec_clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.677     6.273    sec_clk_0/count_reg_n_0_[20]
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.397 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.634     7.031    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I1_O)        0.124     7.155 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.185    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.673     8.983    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    14.781    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  sec_clk_0/count_reg[16]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y95          FDRE (Setup_fdre_C_R)       -0.524    14.494    sec_clk_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.937%)  route 2.990ns (77.063%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  sec_clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.677     6.273    sec_clk_0/count_reg_n_0_[20]
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.397 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.634     7.031    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I1_O)        0.124     7.155 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.185    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.649     8.958    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  sec_clk_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.439    14.780    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  sec_clk_0/count_reg[1]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y92          FDRE (Setup_fdre_C_R)       -0.524    14.493    sec_clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.937%)  route 2.990ns (77.063%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  sec_clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.677     6.273    sec_clk_0/count_reg_n_0_[20]
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.397 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.634     7.031    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I1_O)        0.124     7.155 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           1.030     8.185    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.649     8.958    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  sec_clk_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.439    14.780    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  sec_clk_0/count_reg[2]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y92          FDRE (Setup_fdre_C_R)       -0.524    14.493    sec_clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sec_clk_0/count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.738    sec_clk_0/count_reg_n_0_[27]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  sec_clk_0/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.848    sec_clk_0/data0[27]
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  sec_clk_0/count_reg[27]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.134     1.582    sec_clk_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sec_clk_0/count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    sec_clk_0/count_reg_n_0_[11]
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  sec_clk_0/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.847    sec_clk_0/data0[11]
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.961    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  sec_clk_0/count_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.134     1.581    sec_clk_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sec_clk_0/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.737    sec_clk_0/count_reg_n_0_[19]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  sec_clk_0/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.847    sec_clk_0/data0[19]
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.961    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  sec_clk_0/count_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.134     1.581    sec_clk_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sec_clk_0/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    sec_clk_0/count_reg_n_0_[7]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  sec_clk_0/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.847    sec_clk_0/data0[7]
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.961    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  sec_clk_0/count_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.134     1.581    sec_clk_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  sec_clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  sec_clk_0/count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.736    sec_clk_0/count_reg_n_0_[3]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  sec_clk_0/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.846    sec_clk_0/data0[3]
    SLICE_X8Y92          FDRE                                         r  sec_clk_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.960    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  sec_clk_0/count_reg[3]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.134     1.580    sec_clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sec_clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.126     1.738    sec_clk_0/count_reg_n_0_[23]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  sec_clk_0/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.848    sec_clk_0/data0[23]
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  sec_clk_0/count_reg[23]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.134     1.582    sec_clk_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  sec_clk_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sec_clk_0/count_reg[31]/Q
                         net (fo=2, routed)           0.127     1.739    sec_clk_0/count_reg_n_0_[31]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  sec_clk_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.849    sec_clk_0/data0[31]
    SLICE_X8Y99          FDRE                                         r  sec_clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  sec_clk_0/count_reg[31]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.134     1.582    sec_clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 count1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.199%)  route 0.127ns (33.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    count1/clk_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  count1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  count1/count_reg[11]/Q
                         net (fo=12, routed)          0.127     1.716    count1/out[11]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  count1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    count1/count_reg[8]_i_1_n_4
    SLICE_X13Y97         FDRE                                         r  count1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  count1/count_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    count1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    sec_clk_0/clk_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  sec_clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sec_clk_0/count_reg[0]/Q
                         net (fo=4, routed)           0.178     1.765    sec_clk_0/count_reg_n_0_[0]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  sec_clk_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sec_clk_0/count[0]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  sec_clk_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.960    sec_clk_0/clk_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  sec_clk_0/count_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.091     1.537    sec_clk_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/sec_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    sec_clk_0/clk_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  sec_clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sec_clk_0/count_reg[0]/Q
                         net (fo=4, routed)           0.180     1.767    sec_clk_0/count_reg_n_0_[0]
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  sec_clk_0/sec_clk_i_1/O
                         net (fo=1, routed)           0.000     1.812    sec_clk_0/sec_clk_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  sec_clk_0/sec_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.960    sec_clk_0/clk_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  sec_clk_0/sec_clk_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.092     1.538    sec_clk_0/sec_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y91   reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y95   count1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y97   count1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y97   count1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y98   count1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y98   count1/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y98   count1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91   reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91   reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y95   count1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y95   count1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97   count1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97   count1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97   count1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97   count1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y98   count1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y98   count1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91   reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91   reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y95   count1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y95   count1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97   count1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97   count1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97   count1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97   count1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y98   count1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y98   count1/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.778ns  (logic 0.741ns (41.684%)  route 1.037ns (58.316%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           1.037     1.456    eight_count/addra[4]
    SLICE_X9Y95          LUT5 (Prop_lut5_I4_O)        0.322     1.778 r  eight_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    eight_count/p_0_in__0[4]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.622ns  (logic 0.746ns (45.994%)  route 0.876ns (54.006%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.876     1.295    eight_count/addra[2]
    SLICE_X9Y95          LUT3 (Prop_lut3_I2_O)        0.327     1.622 r  eight_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.622    eight_count/p_0_in__0[2]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.427ns  (logic 0.580ns (40.637%)  route 0.847ns (59.363%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.847     1.303    eight_count/addra[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I2_O)        0.124     1.427 r  eight_count/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.427    eight_count/p_0_in__0[5]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.416ns  (logic 0.580ns (40.955%)  route 0.836ns (59.045%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.836     1.292    eight_count/addra[1]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124     1.416 r  eight_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.416    eight_count/p_0_in__0[3]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.414ns  (logic 0.580ns (41.013%)  route 0.834ns (58.987%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.834     1.290    eight_count/addra[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.414 r  eight_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.414    eight_count/p_0_in__0[1]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.505     0.961    eight_count/addra[0]
    SLICE_X9Y94          LUT1 (Prop_lut1_I0_O)        0.124     1.085 r  eight_count/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.085    eight_count/p_0_in__0[0]
    SLICE_X9Y94          FDRE                                         r  eight_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.102     0.230    eight_count/addra[4]
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.098     0.328 r  eight_count/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    eight_count/p_0_in__0[5]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    eight_count/addra[0]
    SLICE_X9Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  eight_count/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    eight_count/p_0_in__0[0]
    SLICE_X9Y94          FDRE                                         r  eight_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.200%)  route 0.177ns (48.800%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.177     0.318    eight_count/addra[0]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.363 r  eight_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    eight_count/p_0_in__0[1]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.189ns (51.600%)  route 0.177ns (48.400%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.177     0.318    eight_count/addra[0]
    SLICE_X9Y95          LUT3 (Prop_lut3_I0_O)        0.048     0.366 r  eight_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    eight_count/p_0_in__0[2]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.227ns (56.618%)  route 0.174ns (43.382%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.174     0.302    eight_count/addra[2]
    SLICE_X9Y95          LUT4 (Prop_lut4_I2_O)        0.099     0.401 r  eight_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    eight_count/p_0_in__0[3]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.231ns (57.046%)  route 0.174ns (42.954%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.174     0.302    eight_count/addra[2]
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.103     0.405 r  eight_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.405    eight_count/p_0_in__0[4]
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.463ns  (logic 9.875ns (56.546%)  route 7.589ns (43.454%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LDCE=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.121    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.003 r  <hidden>
                         net (fo=4, routed)           0.926     6.929    convert/douta[0]
    SLICE_X10Y92         LDCE (DToQ_ldce_D_Q)         0.496     7.425 r  convert/angle0_reg[8]/Q
                         net (fo=5, routed)           1.037     8.462    dc4/angle0[1]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.303 r  dc4/value0/P[0]
                         net (fo=2, routed)           1.188    13.491    dc4/value0_n_105
    SLICE_X12Y92         LUT4 (Prop_lut4_I0_O)        0.124    13.615 r  dc4/PWM0_carry_i_8__3/O
                         net (fo=1, routed)           0.000    13.615    comp5/S[0]
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.128 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.128    comp5/PWM0_carry_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.245 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.245    comp5/PWM0_carry__0_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.402 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.438    18.840    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.745    22.585 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.585    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.933ns  (logic 9.858ns (61.873%)  route 6.075ns (38.127%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LDPE=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.121    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.003 r  <hidden>
                         net (fo=4, routed)           1.269     7.272    convert/douta[1]
    SLICE_X10Y100        LDPE (DToQ_ldpe_D_Q)         0.482     7.754 r  convert/angle1_reg[7]/Q
                         net (fo=4, routed)           0.754     8.509    dc3/angle1[0]
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    12.350 r  dc3/value0/P[2]
                         net (fo=2, routed)           1.295    13.645    dc3/value0_n_103
    SLICE_X13Y101        LUT4 (Prop_lut4_I0_O)        0.124    13.769 r  dc3/PWM0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    13.769    comp4/S[1]
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.319 r  comp4/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.319    comp4/PWM0_carry_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.433    comp4/PWM0_carry__0_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.590 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.756    17.346    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.708    21.054 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.054    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.903ns  (logic 9.741ns (61.252%)  route 6.162ns (38.748%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LDCE=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.599     5.120    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     6.002 r  <hidden>
                         net (fo=4, routed)           0.740     6.743    convert/douta[4]
    SLICE_X10Y95         LDCE (DToQ_ldce_D_Q)         0.496     7.239 r  convert/angle4_reg[8]/Q
                         net (fo=5, routed)           0.832     8.070    dc0/angle4[1]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841    11.911 r  dc0/value0/P[8]
                         net (fo=2, routed)           1.186    13.098    dc0/value0_n_97
    SLICE_X12Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.222 r  dc0/PWM0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.222    comp1/PWM0_carry__1_1[0]
    SLICE_X12Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.735 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.735    comp1/PWM0_carry__0_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.892 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.404    17.295    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.728    21.023 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.023    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.532ns  (logic 5.120ns (53.710%)  route 4.412ns (46.290%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    count1/clk_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  count1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  count1/count_reg[2]/Q
                         net (fo=12, routed)          1.456     6.990    dc2/out[2]
    SLICE_X12Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  dc2/PWM0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.114    comp3/S[1]
    SLICE_X12Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.647 r  comp3/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    comp3/PWM0_carry_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.764 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    comp3/PWM0_carry__0_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.921 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.957    10.877    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.733    14.610 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.610    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.450ns  (logic 4.986ns (52.761%)  route 4.464ns (47.239%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    count1/clk_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  count1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  count1/count_reg[8]/Q
                         net (fo=12, routed)          1.410     6.945    dc1/out[8]
    SLICE_X13Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.069 r  dc1/PWM0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     7.069    comp2/PWM0_carry__1_1[0]
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.601 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    comp2/PWM0_carry__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.054    10.812    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.717    14.528 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.528    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.697ns  (logic 0.518ns (30.521%)  route 1.179ns (69.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  reset_reg/Q
                         net (fo=11, routed)          1.179     6.774    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.697ns  (logic 0.518ns (30.521%)  route 1.179ns (69.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  reset_reg/Q
                         net (fo=11, routed)          1.179     6.774    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.697ns  (logic 0.518ns (30.521%)  route 1.179ns (69.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  reset_reg/Q
                         net (fo=11, routed)          1.179     6.774    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.697ns  (logic 0.518ns (30.521%)  route 1.179ns (69.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  reset_reg/Q
                         net (fo=11, routed)          1.179     6.774    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.697ns  (logic 0.518ns (30.521%)  route 1.179ns (69.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  reset_reg/Q
                         net (fo=11, routed)          1.179     6.774    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.164ns (27.781%)  route 0.426ns (72.219%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_reg/Q
                         net (fo=11, routed)          0.426     2.037    eight_count/reset
    SLICE_X9Y94          FDRE                                         r  eight_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.164ns (25.419%)  route 0.481ns (74.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_reg/Q
                         net (fo=11, routed)          0.481     2.091    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.164ns (25.419%)  route 0.481ns (74.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_reg/Q
                         net (fo=11, routed)          0.481     2.091    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.164ns (25.419%)  route 0.481ns (74.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_reg/Q
                         net (fo=11, routed)          0.481     2.091    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.164ns (25.419%)  route 0.481ns (74.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_reg/Q
                         net (fo=11, routed)          0.481     2.091    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.164ns (25.419%)  route 0.481ns (74.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_reg/Q
                         net (fo=11, routed)          0.481     2.091    eight_count/reset
    SLICE_X9Y95          FDRE                                         r  eight_count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.559ns (58.050%)  route 1.127ns (41.950%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    count1/clk_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  count1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  count1/count_reg[19]/Q
                         net (fo=12, routed)          0.274     1.863    dc3/out[19]
    SLICE_X13Y103        LUT4 (Prop_lut4_I2_O)        0.049     1.912 r  dc3/PWM0_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     1.912    comp4/JB[3][1]
    SLICE_X13Y103        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.008 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.853     2.861    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.273     4.134 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.134    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.579ns (55.801%)  route 1.250ns (44.199%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    count1/clk_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  count1/count_reg[18]/Q
                         net (fo=12, routed)          0.293     1.882    dc2/out[18]
    SLICE_X12Y103        LUT4 (Prop_lut4_I1_O)        0.047     1.929 r  dc2/PWM0_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     1.929    comp3/JB[2][1]
    SLICE_X12Y103        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     2.023 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.958     2.981    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.297     4.277 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.277    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.609ns (55.064%)  route 1.313ns (44.936%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    count1/clk_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  count1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  count1/count_reg[15]/Q
                         net (fo=12, routed)          0.306     1.895    dc1/out[15]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.049     1.944 r  dc1/PWM0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.944    comp2/PWM0_carry__1_0[3]
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.036 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.036    comp2/PWM0_carry__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.081 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.007     3.088    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.282     4.370 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.370    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.653ns (56.464%)  route 1.274ns (43.536%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    count1/clk_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  count1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  count1/count_reg[8]/Q
                         net (fo=12, routed)          0.126     1.715    dc0/out[8]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.048     1.763 r  dc0/PWM0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.763    comp1/PWM0_carry__1_0[0]
    SLICE_X12Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.890 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.890    comp1/PWM0_carry__0_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.935 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.149     3.084    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.292     4.376 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.376    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.722ns  (logic 1.580ns (27.617%)  route 4.142ns (72.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           4.142     5.598    sw_IBUF[15]
    SLICE_X12Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  reset_i_1/O
                         net (fo=1, routed)           0.000     5.722    reset_i_1_n_0
    SLICE_X12Y91         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.439     4.780    clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  reset_reg/C

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.591%)  route 0.943ns (67.409%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.943     1.399    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.031%)  route 0.810ns (63.969%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.810     1.266    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.896%)  route 0.780ns (63.104%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.780     1.236    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.943%)  route 0.778ns (63.057%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.778     1.234    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.697%)  route 0.754ns (62.303%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.754     1.210    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.943%)  route 0.746ns (62.057%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.746     1.202    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.943%)  route 0.746ns (62.057%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.746     1.202    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.476     4.817    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.314%)  route 0.622ns (57.686%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.622     1.078    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.958%)  route 0.630ns (60.042%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.630     1.049    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.477     4.818    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.767%)  route 0.186ns (59.233%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.186     0.314    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.566%)  route 0.188ns (59.434%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.188     0.316    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.780%)  route 0.240ns (65.220%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.240     0.368    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.633%)  route 0.242ns (65.367%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.242     0.370    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.042%)  route 0.240ns (62.958%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.240     0.381    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.113%)  route 0.285ns (66.887%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.285     0.426    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.113%)  route 0.285ns (66.887%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.285     0.426    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.077%)  route 0.299ns (67.923%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.299     0.440    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.070%)  route 0.299ns (67.930%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.299     0.440    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.240%)  route 0.310ns (68.759%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.310     0.451    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.004    <hidden>
    RAMB18_X0Y38         RAMB18E1                                     r  <hidden>





