// Seed: 3302877078
`define pp_0 0
module module_0;
  genvar id_0;
  assign id_0 = 1'b0;
  assign id_0 = id_0;
  type_3(
      id_1, id_1
  );
  assign id_1 = id_0;
  logic id_2;
endmodule
