# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../sseg_des.vhd" \

# Do not sort compile order
nosort
