TimeQuest Timing Analyzer report for top
Mon Jul 24 10:58:59 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'rs232_rx'
 20. Recovery: 'clk'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Minimum Pulse Width: 'clk'
 28. Minimum Pulse Width: 'rs232_rx'
 29. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 30. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 55.11 MHz  ; 55.11 MHz       ; clk                                       ;      ;
; 85.65 MHz  ; 85.65 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 123.58 MHz ; 123.58 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 442.67 MHz ; 442.67 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -17.145 ; -1476.324     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.092  ; -365.729      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.338  ; -93.105       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.259  ; -1.259        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.148 ; -2.148        ;
; speed_select:speed_select|buad_clk_rx_reg ; -1.622 ; -13.871       ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.659  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.705  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rs232_rx                                  ; -4.633 ; -4.633        ;
; clk                                       ; -4.324 ; -383.568      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.486 ; -117.452      ;
; speed_select:speed_select|buad_clk_rx_reg ; 2.097  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -2.151 ; -2.151        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.784  ; 0.000         ;
; clk                                       ; 2.962  ; 0.000         ;
; rs232_rx                                  ; 5.079  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                            ;
+---------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+------------+--------------+-------------+--------------+------------+------------+
; -17.145 ; Rx_cmd[15] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.812     ;
; -17.144 ; Rx_cmd[15] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.811     ;
; -17.072 ; Rx_cmd[15] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 17.739     ;
; -16.982 ; Rx_cmd[21] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.649     ;
; -16.981 ; Rx_cmd[21] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.648     ;
; -16.909 ; Rx_cmd[21] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 17.576     ;
; -16.744 ; Rx_cmd[15] ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.411     ;
; -16.720 ; Rx_cmd[15] ; linkFRT    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.387     ;
; -16.581 ; Rx_cmd[21] ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.248     ;
; -16.557 ; Rx_cmd[21] ; linkFRT    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.224     ;
; -16.478 ; Rx_cmd[12] ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.145     ;
; -16.447 ; Rx_cmd[15] ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.114     ;
; -16.443 ; Rx_cmd[23] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.110     ;
; -16.442 ; Rx_cmd[23] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.109     ;
; -16.374 ; Rx_cmd[9]  ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 17.041     ;
; -16.370 ; Rx_cmd[23] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 17.037     ;
; -16.330 ; Rx_cmd[15] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.997     ;
; -16.320 ; Rx_cmd[15] ; linkTPT    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.987     ;
; -16.303 ; Rx_cmd[15] ; linkPMH    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.970     ;
; -16.284 ; Rx_cmd[21] ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.951     ;
; -16.193 ; Rx_cmd[9]  ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.860     ;
; -16.192 ; Rx_cmd[9]  ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.859     ;
; -16.189 ; Rx_cmd[15] ; linkTOC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.856     ;
; -16.181 ; Rx_cmd[12] ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.848     ;
; -16.167 ; Rx_cmd[21] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.834     ;
; -16.157 ; Rx_cmd[21] ; linkTPT    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.824     ;
; -16.140 ; Rx_cmd[21] ; linkPMH    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.807     ;
; -16.120 ; Rx_cmd[9]  ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 16.787     ;
; -16.109 ; Rx_cmd[15] ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.776     ;
; -16.077 ; Rx_cmd[9]  ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.744     ;
; -16.064 ; Rx_cmd[12] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.731     ;
; -16.042 ; Rx_cmd[23] ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.709     ;
; -16.037 ; Rx_cmd[12] ; linkPMH    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.704     ;
; -16.026 ; Rx_cmd[21] ; linkTOC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.693     ;
; -16.022 ; Rx_cmd[6]  ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.689     ;
; -16.021 ; Rx_cmd[6]  ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.688     ;
; -16.018 ; Rx_cmd[23] ; linkFRT    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.685     ;
; -16.013 ; Rx_cmd[15] ; linkSWR    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.680     ;
; -16.001 ; Rx_cmd[11] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.668     ;
; -16.000 ; Rx_cmd[11] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.667     ;
; -15.969 ; Rx_cmd[15] ; linkCMP    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.636     ;
; -15.960 ; Rx_cmd[15] ; linkPMS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.627     ;
; -15.960 ; Rx_cmd[9]  ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.627     ;
; -15.949 ; Rx_cmd[6]  ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 16.616     ;
; -15.946 ; Rx_cmd[21] ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.613     ;
; -15.942 ; Rx_cmd[15] ; linkSIO    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.609     ;
; -15.933 ; Rx_cmd[9]  ; linkPMH    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.600     ;
; -15.928 ; Rx_cmd[22] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.595     ;
; -15.928 ; Rx_cmd[11] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 16.595     ;
; -15.927 ; Rx_cmd[22] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.594     ;
; -15.923 ; Rx_cmd[12] ; linkTOC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.590     ;
; -15.880 ; Rx_cmd[17] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.547     ;
; -15.879 ; Rx_cmd[17] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.546     ;
; -15.860 ; Rx_cmd[13] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.527     ;
; -15.859 ; Rx_cmd[13] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.526     ;
; -15.855 ; Rx_cmd[22] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 16.522     ;
; -15.850 ; Rx_cmd[21] ; linkSWR    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.517     ;
; -15.843 ; Rx_cmd[12] ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.510     ;
; -15.841 ; Rx_cmd[15] ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.508     ;
; -15.835 ; Rx_cmd[15] ; linkSPI    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.502     ;
; -15.819 ; Rx_cmd[9]  ; linkTOC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.486     ;
; -15.818 ; Rx_cmd[16] ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.485     ;
; -15.807 ; Rx_cmd[17] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 16.474     ;
; -15.806 ; Rx_cmd[21] ; linkCMP    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.473     ;
; -15.797 ; Rx_cmd[21] ; linkPMS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.464     ;
; -15.787 ; Rx_cmd[13] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 16.454     ;
; -15.785 ; Rx_cmd[1]  ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.452     ;
; -15.784 ; Rx_cmd[1]  ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.451     ;
; -15.779 ; Rx_cmd[21] ; linkSIO    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.446     ;
; -15.768 ; Rx_cmd[9]  ; linkFRT    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.435     ;
; -15.747 ; Rx_cmd[12] ; linkSWR    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.414     ;
; -15.745 ; Rx_cmd[23] ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.412     ;
; -15.745 ; Rx_cmd[7]  ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.412     ;
; -15.744 ; Rx_cmd[7]  ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.411     ;
; -15.739 ; Rx_cmd[9]  ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.406     ;
; -15.733 ; Rx_cmd[15] ; linkFSM    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.400     ;
; -15.712 ; Rx_cmd[1]  ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 16.379     ;
; -15.703 ; Rx_cmd[12] ; linkCMP    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.370     ;
; -15.695 ; Rx_cmd[15] ; linkGLO    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.362     ;
; -15.691 ; Rx_cmd[15] ; linkSPS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.358     ;
; -15.678 ; Rx_cmd[21] ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.345     ;
; -15.676 ; Rx_cmd[12] ; linkSIO    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.343     ;
; -15.672 ; Rx_cmd[7]  ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 16.339     ;
; -15.672 ; Rx_cmd[21] ; linkSPI    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.339     ;
; -15.643 ; Rx_cmd[9]  ; linkSWR    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.310     ;
; -15.628 ; Rx_cmd[23] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.295     ;
; -15.623 ; Rx_cmd[16] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.290     ;
; -15.622 ; Rx_cmd[16] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.289     ;
; -15.621 ; Rx_cmd[6]  ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.288     ;
; -15.618 ; Rx_cmd[23] ; linkTPT    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.285     ;
; -15.601 ; Rx_cmd[23] ; linkPMH    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.268     ;
; -15.600 ; Rx_cmd[11] ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.267     ;
; -15.599 ; Rx_cmd[9]  ; linkCMP    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.266     ;
; -15.597 ; Rx_cmd[6]  ; linkFRT    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.264     ;
; -15.595 ; Rx_cmd[15] ; linkMCG    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.262     ;
; -15.595 ; Rx_cmd[15] ; linkUST    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.262     ;
; -15.594 ; Rx_cmd[15] ; linkGII    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.261     ;
; -15.588 ; Rx_cmd[12] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.255     ;
; -15.587 ; Rx_cmd[12] ; linkSRW    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.254     ;
; -15.576 ; Rx_cmd[11] ; linkFRT    ; clk          ; clk         ; 1.000        ; 0.000      ; 16.243     ;
+---------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.092 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.759      ;
; -7.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.754      ;
; -7.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.754      ;
; -7.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.754      ;
; -7.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.754      ;
; -7.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.754      ;
; -7.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.754      ;
; -7.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.754      ;
; -7.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.754      ;
; -6.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.603      ;
; -6.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.603      ;
; -6.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.603      ;
; -6.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.603      ;
; -6.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.603      ;
; -6.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.603      ;
; -6.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.603      ;
; -6.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.603      ;
; -6.841 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.508      ;
; -6.806 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.473      ;
; -6.792 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.459      ;
; -6.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.431      ;
; -6.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.431      ;
; -6.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.431      ;
; -6.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.431      ;
; -6.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.431      ;
; -6.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.431      ;
; -6.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.431      ;
; -6.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.431      ;
; -6.731 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.398      ;
; -6.731 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.398      ;
; -6.731 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.398      ;
; -6.731 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.398      ;
; -6.731 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.398      ;
; -6.731 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.398      ;
; -6.731 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.398      ;
; -6.731 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.398      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.719 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.386      ;
; -6.717 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.384      ;
; -6.706 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.373      ;
; -6.698 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.365      ;
; -6.697 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.364      ;
; -6.697 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.364      ;
; -6.673 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.340      ;
; -6.673 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.340      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.652 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.319      ;
; -6.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.252      ;
; -6.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.252      ;
; -6.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.252      ;
; -6.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.252      ;
; -6.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.252      ;
; -6.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.252      ;
; -6.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.252      ;
; -6.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.252      ;
; -6.568 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.235      ;
; -6.506 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.173      ;
; -6.468 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.135      ;
; -6.427 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.094      ;
; -6.427 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.094      ;
; -6.427 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.094      ;
; -6.427 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.094      ;
; -6.427 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.094      ;
; -6.427 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.094      ;
; -6.427 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.094      ;
; -6.427 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.094      ;
; -6.417 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.084      ;
; -6.417 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.084      ;
; -6.417 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.084      ;
; -6.417 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.084      ;
; -6.417 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.084      ;
; -6.417 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.084      ;
; -6.417 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.084      ;
; -6.417 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.084      ;
; -6.413 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.080      ;
; -6.413 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.080      ;
; -6.413 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.080      ;
; -6.413 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.080      ;
; -6.413 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.080      ;
; -6.413 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.080      ;
; -6.413 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.080      ;
; -6.413 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.080      ;
; -6.412 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.079      ;
; -6.399 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.066      ;
; -6.395 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.062      ;
; -6.395 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.062      ;
; -6.394 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.061      ;
; -6.384 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.051      ;
; -6.384 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.051      ;
; -6.384 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.051      ;
; -6.384 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.051      ;
; -6.384 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.051      ;
; -6.384 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.051      ;
; -6.384 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.051      ;
; -6.384 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.051      ;
; -6.380 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.047      ;
; -6.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.040      ;
; -6.364 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.031      ;
; -6.364 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.031      ;
; -6.364 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.031      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.338 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.505      ;
; -5.266 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.433      ;
; -5.234 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.401      ;
; -5.225 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.392      ;
; -5.187 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.354      ;
; -5.178 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.345      ;
; -5.177 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.344      ;
; -5.148 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.315      ;
; -5.054 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.221      ;
; -4.867 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.034      ;
; -4.850 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.017      ;
; -4.835 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.002      ;
; -4.775 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.942      ;
; -4.775 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.942      ;
; -4.775 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.942      ;
; -4.775 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.942      ;
; -4.775 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.942      ;
; -4.775 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.942      ;
; -4.775 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.942      ;
; -4.775 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.942      ;
; -4.768 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.935      ;
; -4.732 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.899      ;
; -4.728 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.895      ;
; -4.719 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.886      ;
; -4.646 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.813      ;
; -4.546 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.713      ;
; -4.518 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.685      ;
; -4.511 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.678      ;
; -4.448 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.615      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.423 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.590      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.403 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.570      ;
; -4.331 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.498      ;
; -4.327 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.494      ;
; -4.283 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.450      ;
; -4.273 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.440      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.248 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.415      ;
; -4.127 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.294      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.055 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.222      ;
; -3.782 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.949      ;
; -3.745 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.912      ;
; -3.740 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.907      ;
; -3.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.630      ;
; -3.433 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.600      ;
; -2.832 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.499      ;
; -2.830 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.497      ;
; -2.818 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.485      ;
; -2.637 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.304      ;
; -2.493 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.160      ;
; -2.461 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.128      ;
; -2.291 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.958      ;
; -2.159 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.826      ;
; -2.134 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.801      ;
; -2.123 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.790      ;
; -2.076 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.743      ;
; -2.005 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.672      ;
; -1.977 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.644      ;
; -1.905 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.572      ;
; -1.904 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.571      ;
; -1.878 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.545      ;
; -1.865 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.532      ;
; -1.863 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.530      ;
; -1.852 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.519      ;
; -1.784 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.451      ;
; -1.776 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.443      ;
; -1.775 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.442      ;
; -1.749 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.416      ;
; -1.541 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.208      ;
; -1.539 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.206      ;
; -1.495 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.162      ;
; -1.492 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.159      ;
; -1.386 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.053      ;
; -1.311 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.978      ;
; -1.307 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.974      ;
; -1.303 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.970      ;
; -1.013 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.776      ; 6.956      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.259 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.926      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.148 ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.130      ;
; -1.648 ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.130      ;
; 1.078  ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.401  ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]               ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.622      ;
; 1.518  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[5]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.796      ;
; 1.518  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[3]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.796      ;
; 1.518  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[4]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.796      ;
; 1.518  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[0]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.796      ;
; 1.518  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[1]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.796      ;
; 1.518  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[2]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.796      ;
; 1.643  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|buad_clk_rx_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.921      ;
; 1.646  ; Flag_temp                                                       ; Current.S1                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.646  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[10]     ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|bps_sel     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.649  ; Buff_temp[20]                                                   ; Buff_temp[20]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.870      ;
; 1.658  ; Buff_temp[16]                                                   ; Buff_temp[16]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.658  ; linkFPM                                                         ; linkFPM                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.659  ; Buff_temp[21]                                                   ; Buff_temp[21]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.660  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.881      ;
; 1.665  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|data_valid  ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.886      ;
; 1.667  ; Buff_temp[1]                                                    ; Buff_temp[1]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.667  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[2]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[2]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.667  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.668  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.669  ; Buff_temp[10]                                                   ; Buff_temp[10]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.890      ;
; 1.671  ; Buff_temp[9]                                                    ; Buff_temp[17]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.671  ; Buff_temp[10]                                                   ; Buff_temp[18]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.675  ; Buff_temp[5]                                                    ; Buff_temp[13]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.675  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.676  ; Buff_temp[1]                                                    ; Buff_temp[9]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.677  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.898      ;
; 1.714  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.935      ;
; 1.898  ; linkESS                                                         ; linkESS                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.899  ; uart_instance:uart_instance1|rst_cnt[0]                         ; uart_instance:uart_instance1|rst_cnt[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.120      ;
; 1.907  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[0]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[0]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.128      ;
; 1.917  ; Buff_temp[14]                                                   ; Buff_temp[14]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.924  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[9]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.202      ;
; 1.924  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[8]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.202      ;
; 1.924  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[12]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.202      ;
; 1.924  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[10]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.202      ;
; 1.924  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[11]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.202      ;
; 1.924  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[6]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.202      ;
; 1.924  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[7]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.202      ;
; 1.927  ; Buff_temp[14]                                                   ; Buff_temp[22]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.929  ; Buff_temp[13]                                                   ; Buff_temp[13]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.150      ;
; 1.930  ; Buff_temp[13]                                                   ; Buff_temp[21]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.151      ;
; 1.930  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|bps_sel     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.151      ;
; 1.935  ; Buff_temp[2]                                                    ; Buff_temp[2]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.935  ; Buff_temp[0]                                                    ; Buff_temp[0]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.942  ; Buff_temp[0]                                                    ; Buff_temp[8]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.163      ;
; 1.944  ; Buff_temp[2]                                                    ; Buff_temp[10]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 1.959  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.180      ;
; 1.963  ; Flag_temp                                                       ; Current.WAIT                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.184      ;
; 1.974  ; Current.IDLE                                                    ; Current.IDLE                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.195      ;
; 2.008  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.229      ;
; 2.015  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.236      ;
; 2.018  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[5]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.796      ;
; 2.018  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[3]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.796      ;
; 2.018  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[4]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.796      ;
; 2.018  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[0]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.796      ;
; 2.018  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[1]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.796      ;
; 2.018  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[2]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.796      ;
; 2.041  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.262      ;
; 2.062  ; speed_select:speed_select|cnt_rx[12]                            ; speed_select:speed_select|cnt_rx[12]                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.073  ; flag_reg                                                        ; Current.WAIT                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.138      ; 1.932      ;
; 2.089  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[10]     ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[7]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.310      ;
; 2.100  ; Buff_temp[22]                                                   ; Buff_temp[22]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.321      ;
; 2.107  ; Buff_temp[18]                                                   ; Buff_temp[18]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; spi_rst                                                         ; spi_rst                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; speed_select:speed_select|cnt_rx[5]                             ; speed_select:speed_select|cnt_rx[5]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.117  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; linkTOC                                                         ; linkTOC                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; linkPMH                                                         ; linkPMH                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; linkFRT                                                         ; linkFRT                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]    ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.134  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; speed_select:speed_select|cnt_rx[6]                             ; speed_select:speed_select|cnt_rx[6]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; linkPMS                                                         ; linkPMS                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                             ; speed_select:speed_select|cnt_rx[8]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.137  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.358      ;
; 2.142  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[2]  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.143  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|buad_clk_rx_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.921      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; Buff_temp[8]                                                    ; Buff_temp[8]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.145  ; Buff_temp[8]                                                    ; Buff_temp[16]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.622 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.751      ;
; -1.622 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.751      ;
; -1.622 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.751      ;
; -1.622 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.751      ;
; -1.622 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.751      ;
; -1.622 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.751      ;
; -1.622 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.751      ;
; -1.622 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.751      ;
; -1.122 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.751      ;
; -1.122 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.751      ;
; -1.122 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.751      ;
; -1.122 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.751      ;
; -1.122 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.751      ;
; -1.122 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.751      ;
; -1.122 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.751      ;
; -1.122 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.751      ;
; -0.515 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 5.482      ;
; -0.380 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 5.617      ;
; -0.015 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 5.482      ;
; 0.104  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 6.101      ;
; 0.120  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 5.617      ;
; 0.184  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 6.181      ;
; 0.235  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 6.232      ;
; 0.604  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 6.101      ;
; 0.648  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 6.645      ;
; 0.684  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 6.181      ;
; 0.735  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 6.232      ;
; 0.950  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 6.947      ;
; 0.959  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 6.956      ;
; 1.148  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 6.645      ;
; 1.415  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.636      ;
; 1.450  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 6.947      ;
; 1.459  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 6.956      ;
; 1.749  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.970      ;
; 1.753  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.974      ;
; 1.757  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.978      ;
; 1.832  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.053      ;
; 1.938  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.159      ;
; 1.941  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.162      ;
; 1.985  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.206      ;
; 1.987  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.208      ;
; 2.195  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.416      ;
; 2.221  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.442      ;
; 2.222  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.443      ;
; 2.230  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.451      ;
; 2.298  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.519      ;
; 2.309  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.530      ;
; 2.311  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.532      ;
; 2.324  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.545      ;
; 2.350  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.571      ;
; 2.351  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.572      ;
; 2.423  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.644      ;
; 2.451  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.672      ;
; 2.483  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.204      ;
; 2.522  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.743      ;
; 2.569  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.790      ;
; 2.580  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.801      ;
; 2.605  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.826      ;
; 2.621  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.342      ;
; 2.714  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.435      ;
; 2.737  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.958      ;
; 2.907  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.128      ;
; 2.939  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.160      ;
; 3.070  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.791      ;
; 3.083  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.304      ;
; 3.264  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.485      ;
; 3.276  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.497      ;
; 3.278  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.499      ;
; 3.744  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.465      ;
; 3.773  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.494      ;
; 3.879  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.600      ;
; 3.909  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.630      ;
; 4.186  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.907      ;
; 4.186  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.907      ;
; 4.191  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.912      ;
; 4.303  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.024      ;
; 4.390  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.111      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.501  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.222      ;
; 4.531  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.252      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.683  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.404      ;
; 4.694  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.415      ;
; 4.713  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.434      ;
; 4.713  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.434      ;
; 4.713  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.434      ;
; 4.713  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.434      ;
; 4.713  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.434      ;
; 4.713  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.434      ;
; 4.713  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.434      ;
; 4.713  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.434      ;
; 4.719  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.440      ;
; 4.729  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.450      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.659 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.880      ;
; 1.898 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.119      ;
; 1.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.182      ;
; 1.964 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.185      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.124 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.345      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.144 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.146 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.367      ;
; 2.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.373      ;
; 2.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.373      ;
; 2.153 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.374      ;
; 2.154 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.375      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.242 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.463      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.255 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.476      ;
; 2.261 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.268 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.489      ;
; 2.270 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.491      ;
; 2.271 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.492      ;
; 2.271 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.492      ;
; 2.272 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.493      ;
; 2.306 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.527      ;
; 2.477 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.698      ;
; 2.477 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.698      ;
; 2.496 ; linkSIO                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.306      ;
; 2.510 ; linkSIO                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.320      ;
; 2.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.750      ;
; 2.618 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.839      ;
; 2.708 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.929      ;
; 2.748 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.558      ;
; 2.822 ; linkSIO                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.632      ;
; 2.830 ; linkSIO                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.640      ;
; 2.833 ; linkSIO                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.643      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.956 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.177      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 2.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.205      ;
; 2.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.206      ;
; 3.045 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.855      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.067 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.288      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.079 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.889      ;
; 3.095 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.316      ;
; 3.096 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.317      ;
; 3.116 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.926      ;
; 3.116 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.926      ;
; 3.116 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.926      ;
; 3.116 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.926      ;
; 3.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.357      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.161 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.382      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.399      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.182 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.403      ;
; 3.190 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.411      ;
; 3.190 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.411      ;
; 3.207 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.428      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.705 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.926      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.633 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.796     ; 3.504      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                           ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.324 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|rs_tx       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.991      ;
; -4.324 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.991      ;
; -4.324 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.991      ;
; -4.324 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.991      ;
; -4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.971      ;
; -4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.971      ;
; -4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.971      ;
; -4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.971      ;
; -4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.971      ;
; -4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.971      ;
; -4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.971      ;
; -4.292 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.959      ;
; -4.292 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.959      ;
; -4.292 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[3]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.959      ;
; -4.292 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[4]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.959      ;
; -4.292 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[5]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.959      ;
; -4.292 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.959      ;
; -4.292 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.959      ;
; -4.292 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.959      ;
; -4.279 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.946      ;
; -4.279 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.946      ;
; -4.279 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.946      ;
; -4.136 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.803      ;
; -4.102 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|cs_n                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.769      ;
; -3.916 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_sign   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.583      ;
; -3.916 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.583      ;
; -3.916 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[7]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.583      ;
; -3.892 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.559      ;
; -3.892 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.559      ;
; -3.892 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.559      ;
; -3.892 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.559      ;
; -3.859 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.526      ;
; -3.859 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.526      ;
; -3.859 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.526      ;
; -3.858 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.525      ;
; -3.858 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.525      ;
; -3.858 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.525      ;
; -3.858 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.525      ;
; -3.810 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[14]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.477      ;
; -3.730 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.397      ;
; -3.730 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[3]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.397      ;
; -3.730 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[4]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.397      ;
; -3.730 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[5]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.397      ;
; -3.730 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.397      ;
; -3.730 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.397      ;
; -3.730 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.397      ;
; -3.730 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.397      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|data_valid  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.711 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.378      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_ok        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.608 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.275      ;
; -3.608 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[5]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.275      ;
; -3.602 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.546 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.213      ;
; -2.951 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.618      ;
; -2.951 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[4]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.618      ;
; -2.951 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[3]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.618      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[1]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.897 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.564      ;
; -2.895 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[13]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.562      ;
; -2.895 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[12]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.562      ;
; -2.895 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[11]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.562      ;
; -2.895 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[10]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.562      ;
; -2.895 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[9]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.562      ;
; -2.895 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[8]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.562      ;
; -2.895 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.562      ;
; -2.525 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                           ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.742      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.733      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.438 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.694      ;
; -2.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.462      ;
; -2.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.462      ;
; -2.188 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.444      ;
; -2.188 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.444      ;
; -1.933 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.189      ;
; -1.933 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.189      ;
; -1.933 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.189      ;
; -1.933 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.189      ;
; -1.933 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.189      ;
; -1.933 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.189      ;
; -1.933 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.189      ;
; -1.933 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.189      ;
; -1.888 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.144      ;
; -1.888 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.144      ;
; -1.888 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.144      ;
; -1.888 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.144      ;
; -1.888 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.144      ;
; -1.888 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.144      ;
; -1.888 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.144      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.887 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 4.143      ;
; -1.394 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.650      ;
; -1.394 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.650      ;
; -1.394 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.650      ;
; -1.394 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.650      ;
; -1.338 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.594      ;
; -1.338 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.594      ;
; -1.338 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.594      ;
; -1.338 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.594      ;
; -1.338 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.594      ;
; -1.338 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.594      ;
; -1.338 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.594      ;
; -1.338 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.589      ; 3.594      ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.097 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.776      ; 4.222      ;
; 2.597 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.776      ; 4.222      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.151 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.776      ; 4.222      ;
; -1.651 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.776      ; 4.222      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                           ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.784 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.594      ;
; 1.784 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.594      ;
; 1.784 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.594      ;
; 1.784 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.594      ;
; 1.784 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.594      ;
; 1.784 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.594      ;
; 1.784 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.594      ;
; 1.784 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.594      ;
; 1.840 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.650      ;
; 1.840 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.650      ;
; 1.840 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.650      ;
; 1.840 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 3.650      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.333 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.143      ;
; 2.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.144      ;
; 2.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.144      ;
; 2.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.144      ;
; 2.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.144      ;
; 2.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.144      ;
; 2.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.144      ;
; 2.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.144      ;
; 2.379 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.189      ;
; 2.379 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.189      ;
; 2.379 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.189      ;
; 2.379 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.189      ;
; 2.379 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.189      ;
; 2.379 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.189      ;
; 2.379 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.189      ;
; 2.379 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.189      ;
; 2.634 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.444      ;
; 2.634 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.444      ;
; 2.652 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.462      ;
; 2.652 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.462      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.884 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.694      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.733      ;
; 2.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.589      ; 4.742      ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.962 ; spi_slave_rst_cpha0                      ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.183      ;
; 2.962 ; spi_slave_rst_cpha0                      ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.183      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 3.341 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[13]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.562      ;
; 3.341 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[12]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.562      ;
; 3.341 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[11]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.562      ;
; 3.341 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[10]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.562      ;
; 3.341 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[9]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.562      ;
; 3.341 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[8]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.562      ;
; 3.341 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.562      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.343 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.564      ;
; 3.397 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.618      ;
; 3.397 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.618      ;
; 3.397 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.618      ;
; 3.992 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.213      ;
; 4.048 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.054 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.275      ;
; 4.054 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.275      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_ok        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|data_valid  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.157 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.378      ;
; 4.176 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.397      ;
; 4.176 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.397      ;
; 4.176 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.397      ;
; 4.176 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.397      ;
; 4.176 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.397      ;
; 4.176 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.397      ;
; 4.176 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.397      ;
; 4.176 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.397      ;
; 4.256 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[14]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.477      ;
; 4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.525      ;
; 4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.525      ;
; 4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.525      ;
; 4.304 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.525      ;
; 4.305 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.526      ;
; 4.305 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.526      ;
; 4.305 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.526      ;
; 4.338 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.559      ;
; 4.338 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.559      ;
; 4.338 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.559      ;
; 4.338 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.559      ;
; 4.362 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_sign   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.583      ;
; 4.362 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.583      ;
; 4.362 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.583      ;
; 4.548 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|cs_n                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.769      ;
; 4.582 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.803      ;
; 4.725 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.946      ;
; 4.725 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.946      ;
; 4.725 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.946      ;
; 4.738 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.959      ;
; 4.738 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.959      ;
; 4.738 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.959      ;
; 4.738 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.959      ;
; 4.738 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.959      ;
; 4.738 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.959      ;
; 4.738 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.959      ;
; 4.738 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.959      ;
; 4.750 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.971      ;
; 4.750 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.971      ;
; 4.750 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.971      ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.079 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.796     ; 3.504      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port  ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusD[*]    ; clk                                       ; 9.076 ; 9.076 ; Rise       ; clk                                       ;
;  BusD[70]  ; clk                                       ; 9.076 ; 9.076 ; Rise       ; clk                                       ;
; BusE[*]    ; clk                                       ; 3.954 ; 3.954 ; Rise       ; clk                                       ;
;  BusE[85]  ; clk                                       ; 3.954 ; 3.954 ; Rise       ; clk                                       ;
; rst_n      ; clk                                       ; 5.981 ; 5.981 ; Rise       ; clk                                       ;
; rs232_rx   ; speed_select:speed_select|buad_clk_rx_reg ; 1.513 ; 1.513 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusE[*]    ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 3.941 ; 3.941 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusE[100] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 3.941 ; 3.941 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port  ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusD[*]    ; clk                                       ; -2.368 ; -2.368 ; Rise       ; clk                                       ;
;  BusD[70]  ; clk                                       ; -2.368 ; -2.368 ; Rise       ; clk                                       ;
; BusE[*]    ; clk                                       ; -3.400 ; -3.400 ; Rise       ; clk                                       ;
;  BusE[85]  ; clk                                       ; -3.400 ; -3.400 ; Rise       ; clk                                       ;
; rst_n      ; clk                                       ; -3.333 ; -3.333 ; Rise       ; clk                                       ;
; rs232_rx   ; speed_select:speed_select|buad_clk_rx_reg ; 0.515  ; 0.515  ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusE[*]    ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.334 ; -2.334 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusE[100] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.334 ; -2.334 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]    ; clk                                ; 16.068 ; 16.068 ; Rise       ; clk                                ;
;  BusA[8]   ; clk                                ; 15.069 ; 15.069 ; Rise       ; clk                                ;
;  BusA[15]  ; clk                                ; 14.480 ; 14.480 ; Rise       ; clk                                ;
;  BusA[17]  ; clk                                ; 13.154 ; 13.154 ; Rise       ; clk                                ;
;  BusA[19]  ; clk                                ; 16.068 ; 16.068 ; Rise       ; clk                                ;
; BusB[*]    ; clk                                ; 19.608 ; 19.608 ; Rise       ; clk                                ;
;  BusB[35]  ; clk                                ; 19.608 ; 19.608 ; Rise       ; clk                                ;
; BusD[*]    ; clk                                ; 19.233 ; 19.233 ; Rise       ; clk                                ;
;  BusD[68]  ; clk                                ; 18.266 ; 18.266 ; Rise       ; clk                                ;
;  BusD[70]  ; clk                                ; 19.233 ; 19.233 ; Rise       ; clk                                ;
; BusE[*]    ; clk                                ; 23.987 ; 23.987 ; Rise       ; clk                                ;
;  BusE[83]  ; clk                                ; 11.503 ; 11.503 ; Rise       ; clk                                ;
;  BusE[85]  ; clk                                ; 16.410 ; 16.410 ; Rise       ; clk                                ;
;  BusE[87]  ; clk                                ; 23.987 ; 23.987 ; Rise       ; clk                                ;
;  BusE[91]  ; clk                                ; 18.709 ; 18.709 ; Rise       ; clk                                ;
;  BusE[98]  ; clk                                ; 18.204 ; 18.204 ; Rise       ; clk                                ;
;  BusE[100] ; clk                                ; 16.865 ; 16.865 ; Rise       ; clk                                ;
; led        ; clk                                ; 8.814  ; 8.814  ; Rise       ; clk                                ;
; BusD[*]    ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.668 ; 13.668 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[70]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.668 ; 13.668 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
; BusE[*]    ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.530 ; 12.530 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[78]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; 11.197 ; 11.197 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[98]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.530 ; 12.530 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]    ; clk                                ; 11.058 ; 11.058 ; Rise       ; clk                                ;
;  BusA[8]   ; clk                                ; 11.647 ; 11.647 ; Rise       ; clk                                ;
;  BusA[15]  ; clk                                ; 11.058 ; 11.058 ; Rise       ; clk                                ;
;  BusA[17]  ; clk                                ; 11.949 ; 11.949 ; Rise       ; clk                                ;
;  BusA[19]  ; clk                                ; 13.942 ; 13.942 ; Rise       ; clk                                ;
; BusB[*]    ; clk                                ; 15.749 ; 15.749 ; Rise       ; clk                                ;
;  BusB[35]  ; clk                                ; 15.749 ; 15.749 ; Rise       ; clk                                ;
; BusD[*]    ; clk                                ; 12.072 ; 12.072 ; Rise       ; clk                                ;
;  BusD[68]  ; clk                                ; 12.072 ; 12.072 ; Rise       ; clk                                ;
;  BusD[70]  ; clk                                ; 14.235 ; 14.235 ; Rise       ; clk                                ;
; BusE[*]    ; clk                                ; 11.410 ; 11.410 ; Rise       ; clk                                ;
;  BusE[83]  ; clk                                ; 11.416 ; 11.416 ; Rise       ; clk                                ;
;  BusE[85]  ; clk                                ; 13.313 ; 13.313 ; Rise       ; clk                                ;
;  BusE[87]  ; clk                                ; 12.523 ; 12.523 ; Rise       ; clk                                ;
;  BusE[91]  ; clk                                ; 13.694 ; 13.694 ; Rise       ; clk                                ;
;  BusE[98]  ; clk                                ; 15.531 ; 15.531 ; Rise       ; clk                                ;
;  BusE[100] ; clk                                ; 11.410 ; 11.410 ; Rise       ; clk                                ;
; led        ; clk                                ; 8.814  ; 8.814  ; Rise       ; clk                                ;
; BusD[*]    ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.668 ; 13.668 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[70]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.668 ; 13.668 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
; BusE[*]    ; spi_ctrl:spi_ctrl_instance|spi_clk ; 11.197 ; 11.197 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[78]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; 11.197 ; 11.197 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[98]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.530 ; 12.530 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[16]   ; BusB[35]    ; 14.435 ;    ;    ; 14.435 ;
; BusA[16]   ; BusC[50]    ; 9.531  ;    ;    ; 9.531  ;
; BusA[16]   ; BusE[81]    ; 10.168 ;    ;    ; 10.168 ;
; BusA[16]   ; BusE[85]    ; 15.408 ;    ;    ; 15.408 ;
; BusA[18]   ; BusE[85]    ; 15.213 ;    ;    ; 15.213 ;
; BusA[18]   ; BusE[87]    ; 16.609 ;    ;    ; 16.609 ;
; BusA[20]   ; BusE[83]    ; 13.699 ;    ;    ; 13.699 ;
; BusA[21]   ; BusE[91]    ; 12.703 ;    ;    ; 12.703 ;
; BusC[50]   ; BusA[16]    ; 10.322 ;    ;    ; 10.322 ;
; BusD[62]   ; BusA[8]     ; 13.160 ;    ;    ; 13.160 ;
; BusD[62]   ; BusA[15]    ; 12.571 ;    ;    ; 12.571 ;
; BusD[68]   ; BusE[83]    ; 10.299 ;    ;    ; 10.299 ;
; BusD[70]   ; BusE[91]    ; 13.112 ;    ;    ; 13.112 ;
; BusE[83]   ; BusA[20]    ; 9.220  ;    ;    ; 9.220  ;
; BusE[83]   ; BusD[68]    ; 10.676 ;    ;    ; 10.676 ;
; BusE[85]   ; BusA[19]    ; 13.393 ;    ;    ; 13.393 ;
; BusE[85]   ; BusE[87]    ; 13.828 ;    ;    ; 13.828 ;
; BusE[85]   ; BusE[98]    ; 10.681 ;    ;    ; 10.681 ;
; BusE[85]   ; BusE[100]   ; 10.558 ;    ;    ; 10.558 ;
; BusE[87]   ; BusA[19]    ; 12.785 ;    ;    ; 12.785 ;
; BusE[87]   ; BusE[100]   ; 11.014 ;    ;    ; 11.014 ;
; BusE[89]   ; BusA[8]     ; 11.963 ;    ;    ; 11.963 ;
; BusE[89]   ; BusA[15]    ; 11.374 ;    ;    ; 11.374 ;
; BusE[89]   ; BusA[17]    ; 10.733 ;    ;    ; 10.733 ;
; BusE[91]   ; BusA[21]    ; 8.499  ;    ;    ; 8.499  ;
; BusE[91]   ; BusD[70]    ; 12.052 ;    ;    ; 12.052 ;
; BusE[92]   ; BusA[8]     ; 10.878 ;    ;    ; 10.878 ;
; BusE[92]   ; BusA[15]    ; 10.289 ;    ;    ; 10.289 ;
; BusE[98]   ; BusE[85]    ; 14.977 ;    ;    ; 14.977 ;
; BusE[100]  ; BusE[85]    ; 15.683 ;    ;    ; 15.683 ;
; BusE[100]  ; BusE[87]    ; 11.809 ;    ;    ; 11.809 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[16]   ; BusB[35]    ; 14.435 ;    ;    ; 14.435 ;
; BusA[16]   ; BusC[50]    ; 9.531  ;    ;    ; 9.531  ;
; BusA[16]   ; BusE[81]    ; 10.168 ;    ;    ; 10.168 ;
; BusA[16]   ; BusE[85]    ; 15.408 ;    ;    ; 15.408 ;
; BusA[18]   ; BusE[85]    ; 15.213 ;    ;    ; 15.213 ;
; BusA[18]   ; BusE[87]    ; 16.609 ;    ;    ; 16.609 ;
; BusA[20]   ; BusE[83]    ; 13.699 ;    ;    ; 13.699 ;
; BusA[21]   ; BusE[91]    ; 12.703 ;    ;    ; 12.703 ;
; BusC[50]   ; BusA[16]    ; 10.322 ;    ;    ; 10.322 ;
; BusD[62]   ; BusA[8]     ; 13.160 ;    ;    ; 13.160 ;
; BusD[62]   ; BusA[15]    ; 12.571 ;    ;    ; 12.571 ;
; BusD[68]   ; BusE[83]    ; 10.299 ;    ;    ; 10.299 ;
; BusD[70]   ; BusE[91]    ; 13.112 ;    ;    ; 13.112 ;
; BusE[83]   ; BusA[20]    ; 9.220  ;    ;    ; 9.220  ;
; BusE[83]   ; BusD[68]    ; 10.676 ;    ;    ; 10.676 ;
; BusE[85]   ; BusA[19]    ; 13.393 ;    ;    ; 13.393 ;
; BusE[85]   ; BusE[87]    ; 13.828 ;    ;    ; 13.828 ;
; BusE[85]   ; BusE[98]    ; 10.681 ;    ;    ; 10.681 ;
; BusE[85]   ; BusE[100]   ; 10.558 ;    ;    ; 10.558 ;
; BusE[87]   ; BusA[19]    ; 12.785 ;    ;    ; 12.785 ;
; BusE[87]   ; BusE[100]   ; 11.014 ;    ;    ; 11.014 ;
; BusE[89]   ; BusA[8]     ; 11.963 ;    ;    ; 11.963 ;
; BusE[89]   ; BusA[15]    ; 11.374 ;    ;    ; 11.374 ;
; BusE[89]   ; BusA[17]    ; 10.733 ;    ;    ; 10.733 ;
; BusE[91]   ; BusA[21]    ; 8.499  ;    ;    ; 8.499  ;
; BusE[91]   ; BusD[70]    ; 12.052 ;    ;    ; 12.052 ;
; BusE[92]   ; BusA[8]     ; 10.878 ;    ;    ; 10.878 ;
; BusE[92]   ; BusA[15]    ; 10.289 ;    ;    ; 10.289 ;
; BusE[98]   ; BusE[85]    ; 14.977 ;    ;    ; 14.977 ;
; BusE[100]  ; BusE[85]    ; 15.683 ;    ;    ; 15.683 ;
; BusE[100]  ; BusE[87]    ; 11.809 ;    ;    ; 11.809 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------------------+
; Output Enable Times                                                    ;
+------------+------------+--------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+--------+------+------------+-----------------+
; BusA[*]    ; clk        ; 9.612  ;      ; Rise       ; clk             ;
;  BusA[8]   ; clk        ; 12.490 ;      ; Rise       ; clk             ;
;  BusA[15]  ; clk        ; 11.888 ;      ; Rise       ; clk             ;
;  BusA[16]  ; clk        ; 9.612  ;      ; Rise       ; clk             ;
;  BusA[17]  ; clk        ; 10.871 ;      ; Rise       ; clk             ;
;  BusA[19]  ; clk        ; 12.143 ;      ; Rise       ; clk             ;
;  BusA[20]  ; clk        ; 9.621  ;      ; Rise       ; clk             ;
;  BusA[21]  ; clk        ; 9.621  ;      ; Rise       ; clk             ;
; BusB[*]    ; clk        ; 14.262 ;      ; Rise       ; clk             ;
;  BusB[35]  ; clk        ; 14.262 ;      ; Rise       ; clk             ;
; BusC[*]    ; clk        ; 9.917  ;      ; Rise       ; clk             ;
;  BusC[50]  ; clk        ; 9.917  ;      ; Rise       ; clk             ;
; BusD[*]    ; clk        ; 17.340 ;      ; Rise       ; clk             ;
;  BusD[68]  ; clk        ; 17.856 ;      ; Rise       ; clk             ;
;  BusD[70]  ; clk        ; 17.340 ;      ; Rise       ; clk             ;
; BusE[*]    ; clk        ; 8.258  ;      ; Rise       ; clk             ;
;  BusE[78]  ; clk        ; 9.226  ;      ; Rise       ; clk             ;
;  BusE[81]  ; clk        ; 8.258  ;      ; Rise       ; clk             ;
;  BusE[83]  ; clk        ; 10.494 ;      ; Rise       ; clk             ;
;  BusE[85]  ; clk        ; 11.108 ;      ; Rise       ; clk             ;
;  BusE[87]  ; clk        ; 18.514 ;      ; Rise       ; clk             ;
;  BusE[91]  ; clk        ; 11.237 ;      ; Rise       ; clk             ;
;  BusE[98]  ; clk        ; 14.376 ;      ; Rise       ; clk             ;
;  BusE[100] ; clk        ; 15.342 ;      ; Rise       ; clk             ;
+------------+------------+--------+------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Output Enable Times                                            ;
+------------+------------+--------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+--------+------+------------+-----------------+
; BusA[*]    ; clk        ; 9.361  ;      ; Rise       ; clk             ;
;  BusA[8]   ; clk        ; 10.234 ;      ; Rise       ; clk             ;
;  BusA[15]  ; clk        ; 9.632  ;      ; Rise       ; clk             ;
;  BusA[16]  ; clk        ; 9.612  ;      ; Rise       ; clk             ;
;  BusA[17]  ; clk        ; 9.361  ;      ; Rise       ; clk             ;
;  BusA[19]  ; clk        ; 12.051 ;      ; Rise       ; clk             ;
;  BusA[20]  ; clk        ; 9.621  ;      ; Rise       ; clk             ;
;  BusA[21]  ; clk        ; 9.621  ;      ; Rise       ; clk             ;
; BusB[*]    ; clk        ; 10.403 ;      ; Rise       ; clk             ;
;  BusB[35]  ; clk        ; 10.403 ;      ; Rise       ; clk             ;
; BusC[*]    ; clk        ; 9.917  ;      ; Rise       ; clk             ;
;  BusC[50]  ; clk        ; 9.917  ;      ; Rise       ; clk             ;
; BusD[*]    ; clk        ; 11.629 ;      ; Rise       ; clk             ;
;  BusD[68]  ; clk        ; 11.771 ;      ; Rise       ; clk             ;
;  BusD[70]  ; clk        ; 11.629 ;      ; Rise       ; clk             ;
; BusE[*]    ; clk        ; 8.258  ;      ; Rise       ; clk             ;
;  BusE[78]  ; clk        ; 9.226  ;      ; Rise       ; clk             ;
;  BusE[81]  ; clk        ; 8.258  ;      ; Rise       ; clk             ;
;  BusE[83]  ; clk        ; 9.889  ;      ; Rise       ; clk             ;
;  BusE[85]  ; clk        ; 9.943  ;      ; Rise       ; clk             ;
;  BusE[87]  ; clk        ; 10.833 ;      ; Rise       ; clk             ;
;  BusE[91]  ; clk        ; 10.632 ;      ; Rise       ; clk             ;
;  BusE[98]  ; clk        ; 10.345 ;      ; Rise       ; clk             ;
;  BusE[100] ; clk        ; 10.581 ;      ; Rise       ; clk             ;
+------------+------------+--------+------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; BusA[*]    ; clk        ; 9.612     ;           ; Rise       ; clk             ;
;  BusA[8]   ; clk        ; 12.490    ;           ; Rise       ; clk             ;
;  BusA[15]  ; clk        ; 11.888    ;           ; Rise       ; clk             ;
;  BusA[16]  ; clk        ; 9.612     ;           ; Rise       ; clk             ;
;  BusA[17]  ; clk        ; 10.871    ;           ; Rise       ; clk             ;
;  BusA[19]  ; clk        ; 12.143    ;           ; Rise       ; clk             ;
;  BusA[20]  ; clk        ; 9.621     ;           ; Rise       ; clk             ;
;  BusA[21]  ; clk        ; 9.621     ;           ; Rise       ; clk             ;
; BusB[*]    ; clk        ; 14.262    ;           ; Rise       ; clk             ;
;  BusB[35]  ; clk        ; 14.262    ;           ; Rise       ; clk             ;
; BusC[*]    ; clk        ; 9.917     ;           ; Rise       ; clk             ;
;  BusC[50]  ; clk        ; 9.917     ;           ; Rise       ; clk             ;
; BusD[*]    ; clk        ; 17.340    ;           ; Rise       ; clk             ;
;  BusD[68]  ; clk        ; 17.856    ;           ; Rise       ; clk             ;
;  BusD[70]  ; clk        ; 17.340    ;           ; Rise       ; clk             ;
; BusE[*]    ; clk        ; 8.258     ;           ; Rise       ; clk             ;
;  BusE[78]  ; clk        ; 9.226     ;           ; Rise       ; clk             ;
;  BusE[81]  ; clk        ; 8.258     ;           ; Rise       ; clk             ;
;  BusE[83]  ; clk        ; 10.494    ;           ; Rise       ; clk             ;
;  BusE[85]  ; clk        ; 11.108    ;           ; Rise       ; clk             ;
;  BusE[87]  ; clk        ; 18.514    ;           ; Rise       ; clk             ;
;  BusE[91]  ; clk        ; 11.237    ;           ; Rise       ; clk             ;
;  BusE[98]  ; clk        ; 14.376    ;           ; Rise       ; clk             ;
;  BusE[100] ; clk        ; 15.342    ;           ; Rise       ; clk             ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; BusA[*]    ; clk        ; 9.361     ;           ; Rise       ; clk             ;
;  BusA[8]   ; clk        ; 10.234    ;           ; Rise       ; clk             ;
;  BusA[15]  ; clk        ; 9.632     ;           ; Rise       ; clk             ;
;  BusA[16]  ; clk        ; 9.612     ;           ; Rise       ; clk             ;
;  BusA[17]  ; clk        ; 9.361     ;           ; Rise       ; clk             ;
;  BusA[19]  ; clk        ; 12.051    ;           ; Rise       ; clk             ;
;  BusA[20]  ; clk        ; 9.621     ;           ; Rise       ; clk             ;
;  BusA[21]  ; clk        ; 9.621     ;           ; Rise       ; clk             ;
; BusB[*]    ; clk        ; 10.403    ;           ; Rise       ; clk             ;
;  BusB[35]  ; clk        ; 10.403    ;           ; Rise       ; clk             ;
; BusC[*]    ; clk        ; 9.917     ;           ; Rise       ; clk             ;
;  BusC[50]  ; clk        ; 9.917     ;           ; Rise       ; clk             ;
; BusD[*]    ; clk        ; 11.629    ;           ; Rise       ; clk             ;
;  BusD[68]  ; clk        ; 11.771    ;           ; Rise       ; clk             ;
;  BusD[70]  ; clk        ; 11.629    ;           ; Rise       ; clk             ;
; BusE[*]    ; clk        ; 8.258     ;           ; Rise       ; clk             ;
;  BusE[78]  ; clk        ; 9.226     ;           ; Rise       ; clk             ;
;  BusE[81]  ; clk        ; 8.258     ;           ; Rise       ; clk             ;
;  BusE[83]  ; clk        ; 9.889     ;           ; Rise       ; clk             ;
;  BusE[85]  ; clk        ; 9.943     ;           ; Rise       ; clk             ;
;  BusE[87]  ; clk        ; 10.833    ;           ; Rise       ; clk             ;
;  BusE[91]  ; clk        ; 10.632    ;           ; Rise       ; clk             ;
;  BusE[98]  ; clk        ; 10.345    ;           ; Rise       ; clk             ;
;  BusE[100] ; clk        ; 10.581    ;           ; Rise       ; clk             ;
+------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 18185    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 18185    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 108      ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 108      ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 167   ; 167  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 95    ; 95   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Jul 24 10:58:56 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.145           -1476.324 clk 
    Info (332119):    -7.092            -365.729 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.338             -93.105 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.259              -1.259 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.148              -2.148 clk 
    Info (332119):    -1.622             -13.871 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.659               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.705               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.633              -4.633 rs232_rx 
    Info (332119):    -4.324            -383.568 clk 
    Info (332119):    -2.486            -117.452 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.097               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -2.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.151              -2.151 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.784               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.962               0.000 clk 
    Info (332119):     5.079               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Mon Jul 24 10:58:59 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


