{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415366834343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415366834343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 11:27:14 2014 " "Processing started: Fri Nov 07 11:27:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415366834343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415366834343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415366834343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1415366834827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comport " "Found design unit 1: ULA-comport" {  } { { "ULA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835499 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ufa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ufa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UFA-comport " "Found design unit 1: UFA-comport" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835499 ""} { "Info" "ISGN_ENTITY_NAME" "1 UFA " "Found entity 1: UFA" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor7b-comport " "Found design unit 1: subtractor7b-comport" {  } { { "subtractor7b.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/subtractor7b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835515 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor7b " "Found entity 1: subtractor7b" {  } { { "subtractor7b.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/subtractor7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8b-comport " "Found design unit 1: register8b-comport" {  } { { "register8b.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/register8b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835530 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8b " "Found entity 1: register8b" {  } { { "register8b.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/register8b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register7b-comport " "Found design unit 1: register7b-comport" {  } { { "register7b.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/register7b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835530 ""} { "Info" "ISGN_ENTITY_NAME" "1 register7b " "Found entity 1: register7b" {  } { { "register7b.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/register7b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orFunction-comport " "Found design unit 1: orFunction-comport" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835562 ""} { "Info" "ISGN_ENTITY_NAME" "1 orFunction " "Found entity 1: orFunction" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4to1-comport " "Found design unit 1: Mux4to1-comport" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/mux4to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSubtractor-comport " "Found design unit 1: halfSubtractor-comport" {  } { { "halfSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835577 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSubtractor " "Found entity 1: halfSubtractor" {  } { { "halfSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-comport " "Found design unit 1: halfAdder-comport" {  } { { "halfAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835593 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullSubtractor-comport " "Found design unit 1: fullSubtractor-comport" {  } { { "fullSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835609 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullSubtractor " "Found entity 1: fullSubtractor" {  } { { "fullSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-comport " "Found design unit 1: fullAdder-comport" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835609 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT-bdf_type " "Found design unit 1: FFT-bdf_type" {  } { { "FFT.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/FFT.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835624 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/FFT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-bdf_type " "Found design unit 1: FFD-bdf_type" {  } { { "FFD.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/FFD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835624 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/FFD.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1to4-comport " "Found design unit 1: demux1to4-comport" {  } { { "demux1to4.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/demux1to4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835640 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1to4 " "Found entity 1: demux1to4" {  } { { "demux1to4.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/demux1to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataFlux-comport " "Found design unit 1: dataFlux-comport" {  } { { "dataFlux.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/dataFlux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835640 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataFlux " "Found entity 1: dataFlux" {  } { { "dataFlux.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/dataFlux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andFunction-comport " "Found design unit 1: andFunction-comport" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835655 ""} { "Info" "ISGN_ENTITY_NAME" "1 andFunction " "Found entity 1: andFunction" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder7b-comport " "Found design unit 1: adder7b-comport" {  } { { "adder7b.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/adder7b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835671 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder7b " "Found entity 1: adder7b" {  } { { "adder7b.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/adder7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-comport " "Found design unit 1: Calculator-comport" {  } { { "Calculator.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/Calculator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835671 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/Calculator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415366835671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415366835671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415366835734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataFlux dataFlux:data_Flux " "Elaborating entity \"dataFlux\" for hierarchy \"dataFlux:data_Flux\"" {  } { { "Calculator.vhd" "data_Flux" { Text "C:/Users/Helder/Documents/Projeto2/Calculator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT dataFlux:data_Flux\|FFT:clockBroke " "Elaborating entity \"FFT\" for hierarchy \"dataFlux:data_Flux\|FFT:clockBroke\"" {  } { { "dataFlux.vhd" "clockBroke" { Text "C:/Users/Helder/Documents/Projeto2/dataFlux.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register7b dataFlux:data_Flux\|register7b:reg0 " "Elaborating entity \"register7b\" for hierarchy \"dataFlux:data_Flux\|register7b:reg0\"" {  } { { "dataFlux.vhd" "reg0" { Text "C:/Users/Helder/Documents/Projeto2/dataFlux.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD dataFlux:data_Flux\|register7b:reg0\|FFD:ff0 " "Elaborating entity \"FFD\" for hierarchy \"dataFlux:data_Flux\|register7b:reg0\|FFD:ff0\"" {  } { { "register7b.vhd" "ff0" { Text "C:/Users/Helder/Documents/Projeto2/register7b.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:unit_logic_arithmetic " "Elaborating entity \"ULA\" for hierarchy \"ULA:unit_logic_arithmetic\"" {  } { { "Calculator.vhd" "unit_logic_arithmetic" { Text "C:/Users/Helder/Documents/Projeto2/Calculator.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UFA ULA:unit_logic_arithmetic\|UFA:ufa1 " "Elaborating entity \"UFA\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\"" {  } { { "ULA.vhd" "ufa1" { Text "C:/Users/Helder/Documents/Projeto2/ULA.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836187 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENsum UFA.vhd(61) " "VHDL Process Statement warning at UFA.vhd(61): inferring latch(es) for signal or variable \"ENsum\", which holds its previous value in one or more paths through the process" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836202 "|ULA|UFA:ufa1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENsub UFA.vhd(61) " "VHDL Process Statement warning at UFA.vhd(61): inferring latch(es) for signal or variable \"ENsub\", which holds its previous value in one or more paths through the process" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836202 "|ULA|UFA:ufa1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENand UFA.vhd(61) " "VHDL Process Statement warning at UFA.vhd(61): inferring latch(es) for signal or variable \"ENand\", which holds its previous value in one or more paths through the process" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836202 "|ULA|UFA:ufa1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENor UFA.vhd(61) " "VHDL Process Statement warning at UFA.vhd(61): inferring latch(es) for signal or variable \"ENor\", which holds its previous value in one or more paths through the process" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836202 "|ULA|UFA:ufa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENor UFA.vhd(61) " "Inferred latch for \"ENor\" at UFA.vhd(61)" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836202 "|ULA|UFA:ufa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENand UFA.vhd(61) " "Inferred latch for \"ENand\" at UFA.vhd(61)" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836202 "|ULA|UFA:ufa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENsub UFA.vhd(61) " "Inferred latch for \"ENsub\" at UFA.vhd(61)" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836202 "|ULA|UFA:ufa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENsum UFA.vhd(61) " "Inferred latch for \"ENsum\" at UFA.vhd(61)" {  } { { "UFA.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836202 "|ULA|UFA:ufa1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder7b ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder " "Elaborating entity \"adder7b\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\"" {  } { { "UFA.vhd" "adder" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\|halfAdder:ha " "Elaborating entity \"halfAdder\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\|halfAdder:ha\"" {  } { { "adder7b.vhd" "ha" { Text "C:/Users/Helder/Documents/Projeto2/adder7b.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836218 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S halfAdder.vhd(16) " "VHDL Process Statement warning at halfAdder.vhd(16): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "halfAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfAdder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836218 "|ULA|UFA:ufa1|adder7b:adder|halfAdder:ha"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Co halfAdder.vhd(16) " "VHDL Process Statement warning at halfAdder.vhd(16): inferring latch(es) for signal or variable \"Co\", which holds its previous value in one or more paths through the process" {  } { { "halfAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfAdder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836218 "|ULA|UFA:ufa1|adder7b:adder|halfAdder:ha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Co halfAdder.vhd(16) " "Inferred latch for \"Co\" at halfAdder.vhd(16)" {  } { { "halfAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfAdder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836218 "|ULA|UFA:ufa1|adder7b:adder|halfAdder:ha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S halfAdder.vhd(16) " "Inferred latch for \"S\" at halfAdder.vhd(16)" {  } { { "halfAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfAdder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836218 "|ULA|UFA:ufa1|adder7b:adder|halfAdder:ha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\|fullAdder:fa0\"" {  } { { "adder7b.vhd" "fa0" { Text "C:/Users/Helder/Documents/Projeto2/adder7b.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836218 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S fullAdder.vhd(15) " "VHDL Process Statement warning at fullAdder.vhd(15): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullAdder.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836218 "|ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Co fullAdder.vhd(15) " "VHDL Process Statement warning at fullAdder.vhd(15): inferring latch(es) for signal or variable \"Co\", which holds its previous value in one or more paths through the process" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullAdder.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836218 "|ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Co fullAdder.vhd(15) " "Inferred latch for \"Co\" at fullAdder.vhd(15)" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullAdder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836218 "|ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S fullAdder.vhd(15) " "Inferred latch for \"S\" at fullAdder.vhd(15)" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullAdder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836218 "|ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor7b ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor " "Elaborating entity \"subtractor7b\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\"" {  } { { "UFA.vhd" "subtractor" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfSubtractor ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\|halfSubtractor:hs " "Elaborating entity \"halfSubtractor\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\|halfSubtractor:hs\"" {  } { { "subtractor7b.vhd" "hs" { Text "C:/Users/Helder/Documents/Projeto2/subtractor7b.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836234 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S halfSubtractor.vhd(15) " "VHDL Process Statement warning at halfSubtractor.vhd(15): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "halfSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfSubtractor.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Te halfSubtractor.vhd(15) " "VHDL Process Statement warning at halfSubtractor.vhd(15): inferring latch(es) for signal or variable \"Te\", which holds its previous value in one or more paths through the process" {  } { { "halfSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfSubtractor.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Te halfSubtractor.vhd(15) " "Inferred latch for \"Te\" at halfSubtractor.vhd(15)" {  } { { "halfSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfSubtractor.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S halfSubtractor.vhd(15) " "Inferred latch for \"S\" at halfSubtractor.vhd(15)" {  } { { "halfSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/halfSubtractor.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullSubtractor ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\|fullSubtractor:fs0 " "Elaborating entity \"fullSubtractor\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\|fullSubtractor:fs0\"" {  } { { "subtractor7b.vhd" "fs0" { Text "C:/Users/Helder/Documents/Projeto2/subtractor7b.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836234 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S fullSubtractor.vhd(16) " "VHDL Process Statement warning at fullSubtractor.vhd(16): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "fullSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullSubtractor.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Te fullSubtractor.vhd(16) " "VHDL Process Statement warning at fullSubtractor.vhd(16): inferring latch(es) for signal or variable \"Te\", which holds its previous value in one or more paths through the process" {  } { { "fullSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullSubtractor.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Te fullSubtractor.vhd(16) " "Inferred latch for \"Te\" at fullSubtractor.vhd(16)" {  } { { "fullSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullSubtractor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S fullSubtractor.vhd(16) " "Inferred latch for \"S\" at fullSubtractor.vhd(16)" {  } { { "fullSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/fullSubtractor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andFunction ULA:unit_logic_arithmetic\|UFA:ufa1\|andFunction:and1 " "Elaborating entity \"andFunction\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|andFunction:and1\"" {  } { { "UFA.vhd" "and1" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836234 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S andFunction.vhd(17) " "VHDL Process Statement warning at andFunction.vhd(17): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] andFunction.vhd(17) " "Inferred latch for \"S\[0\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] andFunction.vhd(17) " "Inferred latch for \"S\[1\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] andFunction.vhd(17) " "Inferred latch for \"S\[2\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] andFunction.vhd(17) " "Inferred latch for \"S\[3\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] andFunction.vhd(17) " "Inferred latch for \"S\[4\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] andFunction.vhd(17) " "Inferred latch for \"S\[5\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] andFunction.vhd(17) " "Inferred latch for \"S\[6\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] andFunction.vhd(17) " "Inferred latch for \"S\[7\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orFunction ULA:unit_logic_arithmetic\|UFA:ufa1\|orFunction:or1 " "Elaborating entity \"orFunction\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|orFunction:or1\"" {  } { { "UFA.vhd" "or1" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836234 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S orFunction.vhd(17) " "VHDL Process Statement warning at orFunction.vhd(17): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] orFunction.vhd(17) " "Inferred latch for \"S\[0\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] orFunction.vhd(17) " "Inferred latch for \"S\[1\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] orFunction.vhd(17) " "Inferred latch for \"S\[2\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] orFunction.vhd(17) " "Inferred latch for \"S\[3\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] orFunction.vhd(17) " "Inferred latch for \"S\[4\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] orFunction.vhd(17) " "Inferred latch for \"S\[5\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] orFunction.vhd(17) " "Inferred latch for \"S\[6\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] orFunction.vhd(17) " "Inferred latch for \"S\[7\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415366836234 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 ULA:unit_logic_arithmetic\|UFA:ufa1\|Mux4to1:mux1 " "Elaborating entity \"Mux4to1\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|Mux4to1:mux1\"" {  } { { "UFA.vhd" "mux1" { Text "C:/Users/Helder/Documents/Projeto2/UFA.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8b ULA:unit_logic_arithmetic\|register8b:reg1 " "Elaborating entity \"register8b\" for hierarchy \"ULA:unit_logic_arithmetic\|register8b:reg1\"" {  } { { "ULA.vhd" "reg1" { Text "C:/Users/Helder/Documents/Projeto2/ULA.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415366836234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1415366838859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415366840484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415366840484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415366841046 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415366841046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415366841046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415366841046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415366841171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 07 11:27:21 2014 " "Processing ended: Fri Nov 07 11:27:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415366841171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415366841171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415366841171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415366841171 ""}
