var g_data = {"name":"mem_cov.sv","src":"class mem_cov;\n	mem_tx tx;\n	covergroup cg;\n		WR_RD:coverpoint tx.wr_rd{\n				bins WRITES={1'b1};\n				bins READS={1'b0};\n				}\n		ADDRESS:coverpoint tx.addr{\n				//	bins ADDR0={5'b00000};\n				//	bins ADDR1={5'b00001};\n				//	bins ADDR2={5'b00010};\n				//	bins ADDR3={5'b00011};\n				//	bins ADDR4={5'b00100};\n				//	bins ADDR5={5'b00101};\n				//	bins ADDR6={5'b00110};\n				//	bins ADDR7={5'b00111};\n				//	bins ADDR8={5'b01000};\n				//	bins ADDR9={5'b01001};\n				//	bins ADDR10={5'b01010};\n				//	bins ADDR11={5'b01011};\n				//	bins ADDR12={5'b01100};\n				//	bins ADDR13={5'b01101};\n				//	bins ADDR14={5'b01110};\n				//	bins ADDR15={5'b01111};\n				//	bins other=default;\n					bins ADDR0={[0:3]};\n					bins ADDR1={[4:7]};\n					bins ADDR2={[8:11]};\n					bins ADDR3={[9:15]};\n					bins ADDR4={[16:19]};\n					bins ADDR5={[20:23]};\n					bins ADDR6={[24:27]};\n					bins ADDR7={[28:31]};\n				}\n	 CROSS_COV: cross WR_RD,ADDRESS{\n					bins a=binsof(WR_RD.READS);\n					bins b=binsof(ADDRESS.ADDR4);\n					bins c=binsof(ADDRESS) intersect{[6:27]};\n				}\n	endgroup\n	function new();\n		cg=new();\n	endfunction\n	task run();\n		forever begin\n			mem_comm::mon2cov.get(tx);\n			tx.print(\"mem_cov\");\n			cg.sample();\n		end\n	endtask\nendclass\n","lang":"verilog"};
processSrcData(g_data);