<html><body><samp><pre>
<!@TC:1457077636>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1457077642> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1457077642> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\smartgen\CLK_1MHZ\CLK_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\buffer_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\memory_test\memory_test.v"
Verilog syntax check successful!
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\memory_test\memory_test.v changed - recompiling
Selecting top level module memory_test
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\buffer_data_out.v:21:7:21:22:@N:CG364:@XP_MSG">buffer_data_out.v(21)</a><!@TM:1457077642> | Synthesizing module buffer_data_out

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3l.v(2810)</a><!@TM:1457077642> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3l.v(260)</a><!@TM:1457077642> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3l.v(1229)</a><!@TM:1457077642> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3l.v(2051)</a><!@TM:1457077642> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\smartgen\CLK_1MHZ\CLK_1MHZ.v:5:7:5:15:@N:CG364:@XP_MSG">CLK_1MHZ.v(5)</a><!@TM:1457077642> | Synthesizing module CLK_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_10HZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_10HZ.v(13)</a><!@TM:1457077642> | Synthesizing module clock_div_1MHZ_10HZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:21:7:21:27:@N:CG364:@XP_MSG">constant_sensor_data.v(21)</a><!@TM:1457077642> | Synthesizing module constant_sensor_data

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit mag_stack[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit mag_stack[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit mag_stack[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit mag_stack[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 7 of mag_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL279:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bits 5 to 4 of mag_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 1 of mag_stack[79:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:22:7:22:24:@N:CG364:@XP_MSG">memory_controller.v(22)</a><!@TM:1457077642> | Synthesizing module memory_controller

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:92:0:92:6:@W:CL169:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077642> | Pruning register write_address[23:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:92:0:92:6:@W:CL169:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077642> | Pruning register read_address[23:0] </font>

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:92:0:92:6:@A:CL282:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077642> | Feedback mux created for signal read_prev -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:92:0:92:6:@A:CL282:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077642> | Feedback mux created for signal mag_buffer[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:92:0:92:6:@A:CL282:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077642> | Feedback mux created for signal geig_buffer[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:92:0:92:6:@A:CL282:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077642> | Feedback mux created for signal data_buffer[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:92:0:92:6:@W:CL190:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077642> | Optimizing register bit num_cycles[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v:92:0:92:6:@W:CL260:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077642> | Pruning register bit 1 of num_cycles[2:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_address_traversal.v:27:7:27:29:@N:CG364:@XP_MSG">read_address_traversal.v(27)</a><!@TM:1457077642> | Synthesizing module read_address_traversal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v:21:7:21:18:@N:CG364:@XP_MSG">read_buffer.v(21)</a><!@TM:1457077642> | Synthesizing module read_buffer

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v:66:0:66:6:@A:CL282:@XP_MSG">read_buffer.v(66)</a><!@TM:1457077642> | Feedback mux created for signal buffer_b[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v:66:0:66:6:@A:CL282:@XP_MSG">read_buffer.v(66)</a><!@TM:1457077642> | Feedback mux created for signal buffer_a[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\reset_pulse.v:21:7:21:18:@N:CG364:@XP_MSG">reset_pulse.v(21)</a><!@TM:1457077642> | Synthesizing module reset_pulse

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v:17:7:17:22:@N:CG364:@XP_MSG">sdram_interface.v(17)</a><!@TM:1457077642> | Synthesizing module sdram_interface

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v:157:0:157:6:@W:CL169:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077642> | Pruning register idle_cycle </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v:157:0:157:6:@W:CL190:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077642> | Optimizing register bit cs to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v:157:0:157:6:@W:CL169:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077642> | Pruning register cs </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v:13:7:13:16:@N:CG364:@XP_MSG">timestamp.v(13)</a><!@TM:1457077642> | Synthesizing module timestamp

<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v:13:33:13:42:@W:CS142:@XP_MSG">timestamp.v(13)</a><!@TM:1457077642> | Range of port TIMESTAMP in port declaration and body are different.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\write_address_traversal.v:21:7:21:30:@N:CG364:@XP_MSG">write_address_traversal.v(21)</a><!@TM:1457077642> | Synthesizing module write_address_traversal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\memory_test\memory_test.v:9:7:9:18:@N:CG364:@XP_MSG">memory_test.v(9)</a><!@TM:1457077642> | Synthesizing module memory_test

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v:66:0:66:6:@N:CL201:@XP_MSG">read_buffer.v(66)</a><!@TM:1457077642> | Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[49] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[51] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[53] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[55] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[57] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[59] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[61] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[63] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[65] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[67] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[69] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[71] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[73] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[75] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[77] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL190:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Optimizing register bit geiger_stack[79] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 79 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 77 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 75 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 73 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 71 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 69 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 67 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 65 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 63 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 61 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 59 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 57 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 55 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 53 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 51 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 49 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 7 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL279:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bits 5 to 3 of geiger_stack[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL260:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bit 3 of mag_stack[3:2] </font>

@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@N:CL177:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Sharing sequential element mag_data.
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL169:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register mag_stack[2] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL169:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register mag_stack[6] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:CL279:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077642> | Pruning register bits 2 to 1 of geiger_stack[2:0] </font>


At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 87MB peak: 259MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Fri Mar 04 00:47:22 2016

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1457077642> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 04 00:47:22 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Fri Mar 04 00:47:22 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1457077644> | Running in 64-bit mode 
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\memory_test_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 04 00:47:24 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Linked File: <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test_scck.rpt:@XP_FILE">memory_test_scck.rpt</a>
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1457077645> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1457077645> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



<a name=mapperReport6>@S |Clock Summary</a>
*****************

Start                                                     Requested     Requested     Clock        Clock              
Clock                                                     Frequency     Period        Type         Group              
----------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                               100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_1
constant_sensor_data|next_byte_control_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2
memory_controller|next_read_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_3
memory_controller|next_write_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_4
======================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\write_address_traversal.v:36:0:36:6:@W:MT530:@XP_MSG">write_address_traversal.v(36)</a><!@TM:1457077645> | Found inferred clock memory_controller|next_write_inferred_clock which controls 24 sequential elements including write_address_traversal_0.current_count[23:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:MT530:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077645> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 183 sequential elements including constant_sensor_data_0.mag_stack[79:8]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v:43:0:43:6:@W:MT530:@XP_MSG">read_buffer.v(43)</a><!@TM:1457077645> | Found inferred clock constant_sensor_data|next_byte_control_inferred_clock which controls 18 sequential elements including read_buffer_0.byte_out[7]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_address_traversal.v:49:0:49:6:@W:MT530:@XP_MSG">read_address_traversal.v(49)</a><!@TM:1457077645> | Found inferred clock memory_controller|next_read_inferred_clock which controls 24 sequential elements including read_address_traversal_0.current_count[23:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MT530:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077645> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 630 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v:22:0:22:6:@W:MT530:@XP_MSG">clock_div_1mhz_10hz.v(22)</a><!@TM:1457077645> | Found inferred clock CLK_1MHZ|GLA_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1457077645> | Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 04 00:47:25 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1457077655> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1457077655> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[78],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[76]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[76],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[74]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[74],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[72]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[72],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[70]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[70],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[68]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[68],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[66]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[66],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[64]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[64],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[62]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[62],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[60]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:47:0:47:6:@W:BN132:@XP_MSG">constant_sensor_data.v(47)</a><!@TM:1457077655> | Removing sequential instance constant_sensor_data_0.geiger_stack[60],  because it is equivalent to instance constant_sensor_data_0.geiger_stack[58]</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@N:BN362:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@A:BN291:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_2[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_3[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_4[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_5[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_6[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_7[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_8[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_9[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_10[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_11[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_12[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_13[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_14[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:157:0:157:6:@N:BN362:@XP_MSG">sdram_interface.v(157)</a><!@TM:1457077655> | Removing sequential instance dread_cl_15[0] of view:PrimLib.dffse(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v:31:19:31:29:@N:MF238:@XP_MSG">clock_div_1mhz_10hz.v(31)</a><!@TM:1457077655> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:65:18:65:30:@N:MF238:@XP_MSG">constant_sensor_data.v(65)</a><!@TM:1457077655> | Found 10-bit incrementor, 'un5_g_counter_1[9:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:61:15:61:24:@N:MF238:@XP_MSG">constant_sensor_data.v(61)</a><!@TM:1457077655> | Found 17-bit incrementor, 'un3_g_data[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v:66:17:66:28:@N:MF238:@XP_MSG">constant_sensor_data.v(66)</a><!@TM:1457077655> | Found 48-bit incrementor, 'un3_mag_data[47:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:181:8:181:31:@N:MF179:@XP_MSG">memory_controller.v(181)</a><!@TM:1457077655> | Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[49] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[51] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[53] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[55] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[57] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[59] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[61] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[63] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[65] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[67] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[69] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[71] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[73] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[75] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[77] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.geig_prev[79] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO129:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[79] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[77] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[75] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[73] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[71] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[69] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[67] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[65] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[63] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[61] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[59] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[57] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[55] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[53] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[51] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[49] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit geig_buffer[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit mag_buffer[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit mag_buffer[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit mag_buffer[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v:92:0:92:6:@W:MO160:@XP_MSG">memory_controller.v(92)</a><!@TM:1457077655> | Register bit mag_buffer[1] is always 0, optimizing ...</font>
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_address_traversal.v:49:0:49:6:@N::@XP_MSG">read_address_traversal.v(49)</a><!@TM:1457077655> | Found counter in view:work.read_address_traversal(verilog) inst current_count[23:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v:66:0:66:6:@N::@XP_MSG">read_buffer.v(66)</a><!@TM:1457077655> | Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:232:26:232:42:@N:MF238:@XP_MSG">sdram_interface.v(232)</a><!@TM:1457077655> | Found 4-bit incrementor, 'un6_write_counter[3:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:517:25:517:37:@N:MF238:@XP_MSG">sdram_interface.v(517)</a><!@TM:1457077655> | Found 24-bit incrementor, 'un3_ts_delay[23:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v:464:29:464:44:@N:MF238:@XP_MSG">sdram_interface.v(464)</a><!@TM:1457077655> | Found 4-bit incrementor, 'un2_init_counter_1[3:0]'
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\timestamp.v:19:0:19:6:@N::@XP_MSG">timestamp.v(19)</a><!@TM:1457077655> | Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\write_address_traversal.v:36:0:36:6:@N::@XP_MSG">write_address_traversal.v(36)</a><!@TM:1457077655> | Found counter in view:work.write_address_traversal(verilog) inst current_count[23:0]

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 125MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 126MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 151MB peak: 153MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                               Fanout, notes                   
-----------------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                                  546 : 538 asynchronous set/reset
constant_sensor_data_0.geiger_stack[0] / Q               41                              
sdram_interface_0.write_cycle_3_i_0_i2_0_i3_0_o2 / Y     29                              
memory_controller_0.un1_schedule_21 / Y                  27                              
memory_controller_0.un1_next_write8_1 / Y                26                              
memory_controller_0.num_cycles15 / Y                     84                              
memory_controller_0.mag_buffer3 / Y                      155                             
constant_sensor_data_0.g_data12 / Y                      137                             
memory_controller_0.data_buffer_0_sqmuxa / Y             80                              
memory_controller_0.data_buffer_4_sn_m1 / Y              80                              
memory_controller_0.num_cycles11 / Y                     77                              
memory_controller_0.geig_buffer3 / Y                     123                             
=========================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457077655> | Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457077655> | Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457077655> | Promoting Net memory_controller_0_NEXT_WRITE on CLKINT  memory_controller_0.next_write_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457077655> | Promoting Net memory_controller_0_NEXT_READ on CLKINT  memory_controller_0.next_read_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457077655> | Promoting Net constant_sensor_data_0_NEXT_BYTE on CLKINT  constant_sensor_data_0.next_byte_control_inferred_clock  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 151MB peak: 153MB)

Replicating Combinational Instance memory_controller_0.geig_buffer3, fanout 123 segments 6
Replicating Combinational Instance memory_controller_0.num_cycles11, fanout 77 segments 4
Replicating Combinational Instance memory_controller_0.data_buffer_4_sn_m1, fanout 80 segments 4
Replicating Combinational Instance memory_controller_0.data_buffer_0_sqmuxa, fanout 80 segments 4
Replicating Combinational Instance constant_sensor_data_0.g_data12, fanout 137 segments 6
Replicating Combinational Instance memory_controller_0.mag_buffer3, fanout 155 segments 7
Replicating Combinational Instance memory_controller_0.num_cycles15, fanout 84 segments 4
Replicating Combinational Instance memory_controller_0.un1_next_write8_1, fanout 26 segments 2
Replicating Combinational Instance memory_controller_0.un1_schedule_21, fanout 30 segments 2
Replicating Combinational Instance sdram_interface_0.write_cycle_3_i_0_i2_0_i3_0_o2, fanout 29 segments 2
Replicating Sequential Instance constant_sensor_data_0.geiger_stack[0], fanout 41 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 561 segments 24
Buffering RESET_IN_L8_c, fanout 25 segments 2
Buffering CLK_48MHZ_c, fanout 25 segments 2

Added 2 Buffers
Added 55 Cells via replication
	Added 1 Sequential Cells via replication
	Added 54 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 151MB peak: 153MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 gated/generated clock tree(s) driving 788 clock pin(s) of sequential element(s)
0 instances converted, 788 sequential instances remain driven by gated/generated clocks

=========================================================================================================================== Gated/Generated Clocks ============================================================================================================================
Clock Tree ID     Driving Element                              Drive Element Type     Fanout     Sample Instance                                 Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:timestamp_0.TIMESTAMP[23]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_div_1MHZ_10HZ_0.clk_out                DFN1P0                 168        timestamp_0.TIMESTAMP[23]                       No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:memory_controller_0.next_read@|E:read_address_traversal_0.current_count[23]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       memory_controller_0.next_read                DFN1E1C0               24         read_address_traversal_0.current_count[23]      No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:memory_controller_0.next_write@|E:write_address_traversal_0.current_count[23]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       memory_controller_0.next_write               DFN1E1C0               24         write_address_traversal_0.current_count[23]     No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:CLK_1MHZ_0.Core@|E:clock_div_1MHZ_10HZ_0.counter[16]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       CLK_1MHZ_0.Core                              PLL                    18         clock_div_1MHZ_10HZ_0.counter[16]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:constant_sensor_data_0.next_byte_control@|E:read_buffer_0.position[1]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       constant_sensor_data_0.next_byte_control     DFN1P0                 11         read_buffer_0.position[1]                       No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:reset_pulse_0.CLK_OUT_48MHZ@|E:sdram_interface_0.read_counter[3]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       reset_pulse_0.CLK_OUT_48MHZ                  NOR2B                  543        sdram_interface_0.read_counter[3]               No clocks found on inputs                                                                                                     
===============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 146MB peak: 153MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\memory_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 148MB peak: 153MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 151MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 149MB peak: 153MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457077655> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457077655> | Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457077655> | Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457077655> | Found inferred clock constant_sensor_data|next_byte_control_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:constant_sensor_data_0.next_byte_control"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457077655> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457077655> | Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Mar 04 00:47:35 2016
#


Top view:               memory_test
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1457077655> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1457077655> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -13.275

                                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                               100.0 MHz     128.8 MHz     10.000        7.763         2.237       inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock                100.0 MHz     73.0 MHz      10.000        13.690        -3.689      inferred     Inferred_clkgroup_1
constant_sensor_data|next_byte_control_inferred_clock     100.0 MHz     204.4 MHz     10.000        4.892         5.108       inferred     Inferred_clkgroup_2
memory_controller|next_read_inferred_clock                100.0 MHz     84.1 MHz      10.000        11.887        -1.888      inferred     Inferred_clkgroup_3
memory_controller|next_write_inferred_clock               100.0 MHz     83.0 MHz      10.000        12.053        -2.053      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock                  100.0 MHz     33.7 MHz      10.000        29.709        -13.275     inferred     Inferred_clkgroup_4
==============================================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                                                        |    rise  to  rise     |    fall  to  fall     |    rise  to  fall    |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                               Ending                                                 |  constraint  slack    |  constraint  slack    |  constraint  slack   |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock            memory_controller|next_write_inferred_clock            |  10.000      -2.053   |  No paths    -        |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock            reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -        |  No paths    -        |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock             clock_div_1MHZ_10HZ|clk_out_inferred_clock             |  10.000      -3.690   |  No paths    -        |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock             reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -        |  No paths    -        |  Diff grp    -       |  No paths    -     
constant_sensor_data|next_byte_control_inferred_clock  constant_sensor_data|next_byte_control_inferred_clock  |  10.000      5.108    |  No paths    -        |  No paths    -       |  No paths    -     
constant_sensor_data|next_byte_control_inferred_clock  reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -        |  No paths    -        |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock             memory_controller|next_read_inferred_clock             |  10.000      -1.888   |  No paths    -        |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock             reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -        |  No paths    -        |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock               constant_sensor_data|next_byte_control_inferred_clock  |  Diff grp    -        |  No paths    -        |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock               reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  10.000      -12.495  |  10.000      -13.275  |  5.000       -9.854  |  5.000       -3.798
CLK_1MHZ|GLA_inferred_clock                            CLK_1MHZ|GLA_inferred_clock                            |  10.000      2.237    |  No paths    -        |  No paths    -       |  No paths    -     
==========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: CLK_1MHZ|GLA_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                           Arrival          
Instance                              Reference                       Type       Pin     Net             Time        Slack
                                      Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]      0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]      0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[4]      0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[5]      0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]      CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]      0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]      0.797       2.381
clock_div_1MHZ_10HZ_0.counter[7]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[7]      0.797       2.799
clock_div_1MHZ_10HZ_0.counter[8]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[8]      0.797       2.881
clock_div_1MHZ_10HZ_0.counter[12]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[12]     0.797       2.895
clock_div_1MHZ_10HZ_0.counter[6]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[6]      0.797       3.072
==========================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                             Required          
Instance                              Reference                       Type       Pin     Net               Time         Slack
                                      Clock                                                                                  
-----------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out         CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_10HZ_0.counter[9]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_10HZ_0.counter[11]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_37              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[16]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_46              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[4]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[4]      9.380        2.963
clock_div_1MHZ_10HZ_0.counter[6]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[6]      9.380        2.963
=============================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srs:fp:66335:68225:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                                                                        Arrival           
Instance                                 Reference                                      Type         Pin     Net                                         Time        Slack 
                                         Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
constant_sensor_data_0.mag_stack[35]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[35]     0.797       -3.689
constant_sensor_data_0.mag_stack[36]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[36]     0.797       -3.645
constant_sensor_data_0.mag_stack[34]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[34]     0.797       -3.557
constant_sensor_data_0.mag_stack[39]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[39]     0.797       -3.317
constant_sensor_data_0.mag_stack[41]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[41]     0.797       -3.203
constant_sensor_data_0.mag_stack[38]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[38]     0.797       -3.198
constant_sensor_data_0.mag_stack[42]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[42]     0.797       -3.166
constant_sensor_data_0.mag_stack[40]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[40]     0.797       -3.131
constant_sensor_data_0.mag_stack[37]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[37]     0.797       -3.126
constant_sensor_data_0.mag_stack[44]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     Q       constant_sensor_data_0_M_DATA_STACK[44]     0.797       -3.109
===========================================================================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                      Required           
Instance                                 Reference                                      Type         Pin     Net       Time         Slack 
                                         Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------
constant_sensor_data_0.mag_stack[73]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_131     9.417        -3.689
constant_sensor_data_0.mag_stack[72]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_128     9.417        -3.616
constant_sensor_data_0.mag_stack[74]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_133     9.417        -3.616
constant_sensor_data_0.mag_stack[75]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_136     9.417        -3.616
constant_sensor_data_0.mag_stack[76]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_139     9.417        -3.616
constant_sensor_data_0.mag_stack[77]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_142     9.417        -3.616
constant_sensor_data_0.mag_stack[78]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_145     9.417        -3.616
constant_sensor_data_0.mag_stack[70]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_122     9.417        -2.863
constant_sensor_data_0.mag_stack[71]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_124     9.417        -2.790
constant_sensor_data_0.mag_stack[79]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1E0C0     D       I_149     9.417        -2.743
==========================================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srs:fp:74805:77775:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      13.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.690

    Number of logic level(s):                8
    Starting point:                          constant_sensor_data_0.mag_stack[35] / Q
    Ending point:                            constant_sensor_data_0.mag_stack[73] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
constant_sensor_data_0.mag_stack[35]          DFN1E0C0     Q        Out     0.797     0.797       -         
constant_sensor_data_0_M_DATA_STACK[35]       Net          -        -       1.188     -           8         
constant_sensor_data_0.un3_mag_data.I_18      AND3         B        In      -         1.985       -         
constant_sensor_data_0.un3_mag_data.I_18      AND3         Y        Out     0.656     2.641       -         
DWACT_FINC_E_0[2]                             Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_68      AND3         B        In      -         3.673       -         
constant_sensor_data_0.un3_mag_data.I_68      AND3         Y        Out     0.656     4.329       -         
DWACT_FINC_E[29]                              Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_87      AND2         A        In      -         5.361       -         
constant_sensor_data_0.un3_mag_data.I_87      AND2         Y        Out     0.556     5.917       -         
DWACT_FINC_E[24]                              Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_97      AND3         A        In      -         6.776       -         
constant_sensor_data_0.un3_mag_data.I_97      AND3         Y        Out     0.502     7.277       -         
N_20                                          Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_106     AND3         A        In      -         8.136       -         
constant_sensor_data_0.un3_mag_data.I_106     AND3         Y        Out     0.502     8.637       -         
DWACT_FINC_E_2[0]                             Net          -        -       1.188     -           8         
constant_sensor_data_0.un3_mag_data.I_126     AND3         A        In      -         9.826       -         
constant_sensor_data_0.un3_mag_data.I_126     AND3         Y        Out     0.502     10.328      -         
DWACT_FINC_E_1[6]                             Net          -        -       1.106     -           7         
constant_sensor_data_0.un3_mag_data.I_130     NOR2B        B        In      -         11.434      -         
constant_sensor_data_0.un3_mag_data.I_130     NOR2B        Y        Out     0.679     12.112      -         
N_8                                           Net          -        -       0.233     -           1         
constant_sensor_data_0.un3_mag_data.I_131     XOR2         A        In      -         12.345      -         
constant_sensor_data_0.un3_mag_data.I_131     XOR2         Y        Out     0.528     12.874      -         
I_131                                         Net          -        -       0.233     -           1         
constant_sensor_data_0.mag_stack[73]          DFN1E0C0     D        In      -         13.107      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.690 is 5.961(43.5%) logic and 7.729(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      13.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.645

    Number of logic level(s):                8
    Starting point:                          constant_sensor_data_0.mag_stack[36] / Q
    Ending point:                            constant_sensor_data_0.mag_stack[73] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
constant_sensor_data_0.mag_stack[36]          DFN1E0C0     Q        Out     0.797     0.797       -         
constant_sensor_data_0_M_DATA_STACK[36]       Net          -        -       1.106     -           7         
constant_sensor_data_0.un3_mag_data.I_18      AND3         C        In      -         1.903       -         
constant_sensor_data_0.un3_mag_data.I_18      AND3         Y        Out     0.694     2.597       -         
DWACT_FINC_E_0[2]                             Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_68      AND3         B        In      -         3.629       -         
constant_sensor_data_0.un3_mag_data.I_68      AND3         Y        Out     0.656     4.285       -         
DWACT_FINC_E[29]                              Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_87      AND2         A        In      -         5.317       -         
constant_sensor_data_0.un3_mag_data.I_87      AND2         Y        Out     0.556     5.873       -         
DWACT_FINC_E[24]                              Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_97      AND3         A        In      -         6.731       -         
constant_sensor_data_0.un3_mag_data.I_97      AND3         Y        Out     0.502     7.233       -         
N_20                                          Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_106     AND3         A        In      -         8.091       -         
constant_sensor_data_0.un3_mag_data.I_106     AND3         Y        Out     0.502     8.593       -         
DWACT_FINC_E_2[0]                             Net          -        -       1.188     -           8         
constant_sensor_data_0.un3_mag_data.I_126     AND3         A        In      -         9.781       -         
constant_sensor_data_0.un3_mag_data.I_126     AND3         Y        Out     0.502     10.283      -         
DWACT_FINC_E_1[6]                             Net          -        -       1.106     -           7         
constant_sensor_data_0.un3_mag_data.I_130     NOR2B        B        In      -         11.390      -         
constant_sensor_data_0.un3_mag_data.I_130     NOR2B        Y        Out     0.679     12.068      -         
N_8                                           Net          -        -       0.233     -           1         
constant_sensor_data_0.un3_mag_data.I_131     XOR2         A        In      -         12.301      -         
constant_sensor_data_0.un3_mag_data.I_131     XOR2         Y        Out     0.528     12.829      -         
I_131                                         Net          -        -       0.233     -           1         
constant_sensor_data_0.mag_stack[73]          DFN1E0C0     D        In      -         13.063      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.645 is 5.998(44.0%) logic and 7.647(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.557

    Number of logic level(s):                8
    Starting point:                          constant_sensor_data_0.mag_stack[34] / Q
    Ending point:                            constant_sensor_data_0.mag_stack[73] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
constant_sensor_data_0.mag_stack[34]          DFN1E0C0     Q        Out     0.797     0.797       -         
constant_sensor_data_0_M_DATA_STACK[34]       Net          -        -       1.210     -           9         
constant_sensor_data_0.un3_mag_data.I_18      AND3         A        In      -         2.007       -         
constant_sensor_data_0.un3_mag_data.I_18      AND3         Y        Out     0.502     2.509       -         
DWACT_FINC_E_0[2]                             Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_68      AND3         B        In      -         3.540       -         
constant_sensor_data_0.un3_mag_data.I_68      AND3         Y        Out     0.656     4.196       -         
DWACT_FINC_E[29]                              Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_87      AND2         A        In      -         5.228       -         
constant_sensor_data_0.un3_mag_data.I_87      AND2         Y        Out     0.556     5.785       -         
DWACT_FINC_E[24]                              Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_97      AND3         A        In      -         6.643       -         
constant_sensor_data_0.un3_mag_data.I_97      AND3         Y        Out     0.502     7.145       -         
N_20                                          Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_106     AND3         A        In      -         8.003       -         
constant_sensor_data_0.un3_mag_data.I_106     AND3         Y        Out     0.502     8.505       -         
DWACT_FINC_E_2[0]                             Net          -        -       1.188     -           8         
constant_sensor_data_0.un3_mag_data.I_126     AND3         A        In      -         9.693       -         
constant_sensor_data_0.un3_mag_data.I_126     AND3         Y        Out     0.502     10.195      -         
DWACT_FINC_E_1[6]                             Net          -        -       1.106     -           7         
constant_sensor_data_0.un3_mag_data.I_130     NOR2B        B        In      -         11.301      -         
constant_sensor_data_0.un3_mag_data.I_130     NOR2B        Y        Out     0.679     11.980      -         
N_8                                           Net          -        -       0.233     -           1         
constant_sensor_data_0.un3_mag_data.I_131     XOR2         A        In      -         12.213      -         
constant_sensor_data_0.un3_mag_data.I_131     XOR2         Y        Out     0.528     12.741      -         
I_131                                         Net          -        -       0.233     -           1         
constant_sensor_data_0.mag_stack[73]          DFN1E0C0     D        In      -         12.974      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.557 is 5.807(42.8%) logic and 7.750(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.513

    Number of logic level(s):                8
    Starting point:                          constant_sensor_data_0.mag_stack[35] / Q
    Ending point:                            constant_sensor_data_0.mag_stack[72] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
constant_sensor_data_0.mag_stack[35]          DFN1E0C0     Q        Out     0.797     0.797       -         
constant_sensor_data_0_M_DATA_STACK[35]       Net          -        -       1.188     -           8         
constant_sensor_data_0.un3_mag_data.I_18      AND3         B        In      -         1.985       -         
constant_sensor_data_0.un3_mag_data.I_18      AND3         Y        Out     0.656     2.641       -         
DWACT_FINC_E_0[2]                             Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_68      AND3         B        In      -         3.673       -         
constant_sensor_data_0.un3_mag_data.I_68      AND3         Y        Out     0.656     4.329       -         
DWACT_FINC_E[29]                              Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_87      AND2         A        In      -         5.361       -         
constant_sensor_data_0.un3_mag_data.I_87      AND2         Y        Out     0.556     5.917       -         
DWACT_FINC_E[24]                              Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_97      AND3         A        In      -         6.776       -         
constant_sensor_data_0.un3_mag_data.I_97      AND3         Y        Out     0.502     7.277       -         
N_20                                          Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_106     AND3         A        In      -         8.136       -         
constant_sensor_data_0.un3_mag_data.I_106     AND3         Y        Out     0.502     8.637       -         
DWACT_FINC_E_2[0]                             Net          -        -       1.188     -           8         
constant_sensor_data_0.un3_mag_data.I_126     AND3         A        In      -         9.826       -         
constant_sensor_data_0.un3_mag_data.I_126     AND3         Y        Out     0.502     10.328      -         
DWACT_FINC_E_1[6]                             Net          -        -       1.106     -           7         
constant_sensor_data_0.un3_mag_data.I_127     AND3         A        In      -         11.434      -         
constant_sensor_data_0.un3_mag_data.I_127     AND3         Y        Out     0.502     11.936      -         
N_9_1                                         Net          -        -       0.233     -           1         
constant_sensor_data_0.un3_mag_data.I_128     XOR2         A        In      -         12.169      -         
constant_sensor_data_0.un3_mag_data.I_128     XOR2         Y        Out     0.528     12.697      -         
I_128                                         Net          -        -       0.233     -           1         
constant_sensor_data_0.mag_stack[72]          DFN1E0C0     D        In      -         12.930      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.513 is 5.784(42.8%) logic and 7.729(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.513

    Number of logic level(s):                8
    Starting point:                          constant_sensor_data_0.mag_stack[35] / Q
    Ending point:                            constant_sensor_data_0.mag_stack[74] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
constant_sensor_data_0.mag_stack[35]          DFN1E0C0     Q        Out     0.797     0.797       -         
constant_sensor_data_0_M_DATA_STACK[35]       Net          -        -       1.188     -           8         
constant_sensor_data_0.un3_mag_data.I_18      AND3         B        In      -         1.985       -         
constant_sensor_data_0.un3_mag_data.I_18      AND3         Y        Out     0.656     2.641       -         
DWACT_FINC_E_0[2]                             Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_68      AND3         B        In      -         3.673       -         
constant_sensor_data_0.un3_mag_data.I_68      AND3         Y        Out     0.656     4.329       -         
DWACT_FINC_E[29]                              Net          -        -       1.032     -           6         
constant_sensor_data_0.un3_mag_data.I_87      AND2         A        In      -         5.361       -         
constant_sensor_data_0.un3_mag_data.I_87      AND2         Y        Out     0.556     5.917       -         
DWACT_FINC_E[24]                              Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_97      AND3         A        In      -         6.776       -         
constant_sensor_data_0.un3_mag_data.I_97      AND3         Y        Out     0.502     7.277       -         
N_20                                          Net          -        -       0.858     -           4         
constant_sensor_data_0.un3_mag_data.I_106     AND3         A        In      -         8.136       -         
constant_sensor_data_0.un3_mag_data.I_106     AND3         Y        Out     0.502     8.637       -         
DWACT_FINC_E_2[0]                             Net          -        -       1.188     -           8         
constant_sensor_data_0.un3_mag_data.I_126     AND3         A        In      -         9.826       -         
constant_sensor_data_0.un3_mag_data.I_126     AND3         Y        Out     0.502     10.328      -         
DWACT_FINC_E_1[6]                             Net          -        -       1.106     -           7         
constant_sensor_data_0.un3_mag_data.I_132     AND3         A        In      -         11.434      -         
constant_sensor_data_0.un3_mag_data.I_132     AND3         Y        Out     0.502     11.936      -         
N_7_0                                         Net          -        -       0.233     -           1         
constant_sensor_data_0.un3_mag_data.I_133     XOR2         A        In      -         12.169      -         
constant_sensor_data_0.un3_mag_data.I_133     XOR2         Y        Out     0.528     12.697      -         
I_133                                         Net          -        -       0.233     -           1         
constant_sensor_data_0.mag_stack[74]          DFN1E0C0     D        In      -         12.930      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.513 is 5.784(42.8%) logic and 7.729(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21>Detailed Report for Clock: constant_sensor_data|next_byte_control_inferred_clock</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                 Starting                                                                                        Arrival          
Instance                         Reference                                                 Type       Pin     Net                Time        Slack
                                 Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]        constant_sensor_data|next_byte_control_inferred_clock     DFN1C0     Q       position[0]        0.797       5.108
read_buffer_0.position[1]        constant_sensor_data|next_byte_control_inferred_clock     DFN1C0     Q       position[1]        0.797       5.329
read_buffer_0.byte_out_cl[0]     constant_sensor_data|next_byte_control_inferred_clock     DFN1C0     Q       byte_out_cl[0]     0.797       6.591
==================================================================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                                                         Required          
Instance                      Reference                                                 Type         Pin     Net                               Time         Slack
                              Clock                                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     constant_sensor_data|next_byte_control_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     constant_sensor_data|next_byte_control_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
=================================================================================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srs:fp:101294:102194:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            constant_sensor_data|next_byte_control_inferred_clock [rising] on pin CLK
    The end   point is clocked by            constant_sensor_data|next_byte_control_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25>Detailed Report for Clock: memory_controller|next_read_inferred_clock</a>
====================================



<a name=startingSlack26>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                                                        Arrival           
Instance                                       Reference                                      Type       Pin     Net                                           Time        Slack 
                                               Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[0]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[0]      0.797       -1.888
read_address_traversal_0.current_count[2]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[2]      0.797       -1.751
read_address_traversal_0.current_count[1]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[1]      0.797       -1.629
read_address_traversal_0.current_count[6]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[6]      0.797       -0.935
read_address_traversal_0.current_count[14]     memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_COL_READ_OUT[1]      0.797       -0.813
read_address_traversal_0.current_count[8]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[8]      0.797       -0.743
read_address_traversal_0.current_count[7]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[7]      0.797       -0.725
read_address_traversal_0.current_count[4]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[4]      0.797       -0.511
read_address_traversal_0.current_count[3]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[3]      0.797       -0.388
read_address_traversal_0.current_count[12]     memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[12]     0.797       -0.075
=================================================================================================================================================================================


<a name=endingSlack27>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                Required           
Instance                                       Reference                                      Type       Pin     Net                   Time         Slack 
                                               Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[15]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n15     9.417        -1.888
read_address_traversal_0.current_count[23]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n23     9.417        -1.714
read_address_traversal_0.current_count[14]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n14     9.417        -1.367
read_address_traversal_0.current_count[22]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n22     9.417        -1.193
read_address_traversal_0.current_count[13]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n13     9.417        -0.929
read_address_traversal_0.current_count[21]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n21     9.417        -0.778
read_address_traversal_0.current_count[12]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n12     9.417        -0.408
read_address_traversal_0.current_count[20]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n20     9.417        -0.257
read_address_traversal_0.current_count[10]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n10     9.417        0.334 
read_address_traversal_0.current_count[11]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n11     9.417        0.334 
==========================================================================================================================================================



<a name=worstPaths28>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srs:fp:109107:112050:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.305
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.888

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.current_count[0] / Q
    Ending point:                            read_address_traversal_0.current_count[15] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[0]      DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[0]       Net        -        -       1.032     -           6         
read_address_traversal_0.current_count_c2      NOR3C      B        In      -         1.829       -         
read_address_traversal_0.current_count_c2      NOR3C      Y        Out     0.656     2.485       -         
current_count_c2                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c4      NOR3C      B        In      -         3.070       -         
read_address_traversal_0.current_count_c4      NOR3C      Y        Out     0.656     3.725       -         
current_count_c4                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c5      NOR2B      A        In      -         4.005       -         
read_address_traversal_0.current_count_c5      NOR2B      Y        Out     0.556     4.562       -         
current_count_c5                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c6      NOR2B      A        In      -         5.146       -         
read_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     5.703       -         
current_count_c6                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c8      NOR3C      B        In      -         6.287       -         
read_address_traversal_0.current_count_c8      NOR3C      Y        Out     0.656     6.943       -         
current_count_c8                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c11     NOR2B      B        In      -         7.801       -         
read_address_traversal_0.current_count_c11     NOR2B      Y        Out     0.679     8.480       -         
current_count_c11                              Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c13     NOR2B      B        In      -         9.065       -         
read_address_traversal_0.current_count_c13     NOR2B      Y        Out     0.679     9.743       -         
current_count_c13                              Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n15     AX1C       B        In      -         10.023      -         
read_address_traversal_0.current_count_n15     AX1C       Y        Out     1.049     11.072      -         
current_count_n15                              Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[15]     DFN1C0     D        In      -         11.305      -         
===========================================================================================================
Total path delay (propagation time + setup) of 11.888 is 6.867(57.8%) logic and 5.021(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.current_count[2] / Q
    Ending point:                            read_address_traversal_0.current_count[15] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[2]      DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[2]       Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c2      NOR3C      C        In      -         1.655       -         
read_address_traversal_0.current_count_c2      NOR3C      Y        Out     0.694     2.349       -         
current_count_c2                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c4      NOR3C      B        In      -         2.933       -         
read_address_traversal_0.current_count_c4      NOR3C      Y        Out     0.656     3.589       -         
current_count_c4                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c5      NOR2B      A        In      -         3.869       -         
read_address_traversal_0.current_count_c5      NOR2B      Y        Out     0.556     4.425       -         
current_count_c5                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c6      NOR2B      A        In      -         5.010       -         
read_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     5.566       -         
current_count_c6                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c8      NOR3C      B        In      -         6.151       -         
read_address_traversal_0.current_count_c8      NOR3C      Y        Out     0.656     6.807       -         
current_count_c8                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c11     NOR2B      B        In      -         7.665       -         
read_address_traversal_0.current_count_c11     NOR2B      Y        Out     0.679     8.344       -         
current_count_c11                              Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c13     NOR2B      B        In      -         8.928       -         
read_address_traversal_0.current_count_c13     NOR2B      Y        Out     0.679     9.607       -         
current_count_c13                              Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n15     AX1C       B        In      -         9.887       -         
read_address_traversal_0.current_count_n15     AX1C       Y        Out     1.049     10.935      -         
current_count_n15                              Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[15]     DFN1C0     D        In      -         11.169      -         
===========================================================================================================
Total path delay (propagation time + setup) of 11.751 is 6.904(58.8%) logic and 4.847(41.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.131
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.714

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.current_count[0] / Q
    Ending point:                            read_address_traversal_0.current_count[23] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[0]              DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[0]               Net        -        -       1.032     -           6         
read_address_traversal_0.current_count_c2              NOR3C      B        In      -         1.829       -         
read_address_traversal_0.current_count_c2              NOR3C      Y        Out     0.656     2.485       -         
current_count_c2                                       Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c4              NOR3C      B        In      -         3.070       -         
read_address_traversal_0.current_count_c4              NOR3C      Y        Out     0.656     3.725       -         
current_count_c4                                       Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c5              NOR2B      A        In      -         4.005       -         
read_address_traversal_0.current_count_c5              NOR2B      Y        Out     0.556     4.562       -         
current_count_c5                                       Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c5_RNIEPFD1     NOR2B      B        In      -         5.146       -         
read_address_traversal_0.current_count_c5_RNIEPFD1     NOR2B      Y        Out     0.679     5.825       -         
current_count_c15                                      Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c17             NOR2B      B        In      -         6.409       -         
read_address_traversal_0.current_count_c17             NOR2B      Y        Out     0.679     7.088       -         
current_count_c17                                      Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c19             NOR3C      B        In      -         7.673       -         
read_address_traversal_0.current_count_c19             NOR3C      Y        Out     0.656     8.329       -         
current_count_c19                                      Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c21             NOR3C      B        In      -         8.913       -         
read_address_traversal_0.current_count_c21             NOR3C      Y        Out     0.656     9.569       -         
current_count_c21                                      Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n23             AX1C       B        In      -         9.849       -         
read_address_traversal_0.current_count_n23             AX1C       Y        Out     1.049     10.898      -         
current_count_n23                                      Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[23]             DFN1C0     D        In      -         11.131      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.714 is 6.966(59.5%) logic and 4.747(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.629

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.current_count[1] / Q
    Ending point:                            read_address_traversal_0.current_count[15] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[1]      DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[1]       Net        -        -       0.927     -           5         
read_address_traversal_0.current_count_c2      NOR3C      A        In      -         1.724       -         
read_address_traversal_0.current_count_c2      NOR3C      Y        Out     0.502     2.226       -         
current_count_c2                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c4      NOR3C      B        In      -         2.811       -         
read_address_traversal_0.current_count_c4      NOR3C      Y        Out     0.656     3.467       -         
current_count_c4                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c5      NOR2B      A        In      -         3.747       -         
read_address_traversal_0.current_count_c5      NOR2B      Y        Out     0.556     4.303       -         
current_count_c5                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c6      NOR2B      A        In      -         4.888       -         
read_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     5.444       -         
current_count_c6                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c8      NOR3C      B        In      -         6.029       -         
read_address_traversal_0.current_count_c8      NOR3C      Y        Out     0.656     6.685       -         
current_count_c8                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c11     NOR2B      B        In      -         7.543       -         
read_address_traversal_0.current_count_c11     NOR2B      Y        Out     0.679     8.221       -         
current_count_c11                              Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c13     NOR2B      B        In      -         8.806       -         
read_address_traversal_0.current_count_c13     NOR2B      Y        Out     0.679     9.485       -         
current_count_c13                              Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n15     AX1C       B        In      -         9.764       -         
read_address_traversal_0.current_count_n15     AX1C       Y        Out     1.049     10.813      -         
current_count_n15                              Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[15]     DFN1C0     D        In      -         11.046      -         
===========================================================================================================
Total path delay (propagation time + setup) of 11.629 is 6.713(57.7%) logic and 4.916(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.577

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.current_count[2] / Q
    Ending point:                            read_address_traversal_0.current_count[23] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[2]              DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[2]               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c2              NOR3C      C        In      -         1.655       -         
read_address_traversal_0.current_count_c2              NOR3C      Y        Out     0.694     2.349       -         
current_count_c2                                       Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c4              NOR3C      B        In      -         2.933       -         
read_address_traversal_0.current_count_c4              NOR3C      Y        Out     0.656     3.589       -         
current_count_c4                                       Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c5              NOR2B      A        In      -         3.869       -         
read_address_traversal_0.current_count_c5              NOR2B      Y        Out     0.556     4.425       -         
current_count_c5                                       Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c5_RNIEPFD1     NOR2B      B        In      -         5.010       -         
read_address_traversal_0.current_count_c5_RNIEPFD1     NOR2B      Y        Out     0.679     5.689       -         
current_count_c15                                      Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c17             NOR2B      B        In      -         6.273       -         
read_address_traversal_0.current_count_c17             NOR2B      Y        Out     0.679     6.952       -         
current_count_c17                                      Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c19             NOR3C      B        In      -         7.536       -         
read_address_traversal_0.current_count_c19             NOR3C      Y        Out     0.656     8.192       -         
current_count_c19                                      Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c21             NOR3C      B        In      -         8.777       -         
read_address_traversal_0.current_count_c21             NOR3C      Y        Out     0.656     9.433       -         
current_count_c21                                      Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n23             AX1C       B        In      -         9.713       -         
read_address_traversal_0.current_count_n23             AX1C       Y        Out     1.049     10.762      -         
current_count_n23                                      Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[23]             DFN1C0     D        In      -         10.995      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.577 is 7.004(60.5%) logic and 4.574(39.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29>Detailed Report for Clock: memory_controller|next_write_inferred_clock</a>
====================================



<a name=startingSlack30>Starting Points with Worst Slack</a>
********************************

                                                Starting                                                                                                           Arrival           
Instance                                        Reference                                       Type       Pin     Net                                             Time        Slack 
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[1]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[1]      0.797       -2.053
write_address_traversal_0.current_count[0]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[0]      0.797       -2.001
write_address_traversal_0.current_count[2]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[2]      0.797       -0.952
write_address_traversal_0.current_count[12]     memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[12]     0.797       0.037 
write_address_traversal_0.current_count[4]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[4]      0.797       0.274 
write_address_traversal_0.current_count[3]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[3]      0.797       0.391 
write_address_traversal_0.current_count[14]     memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_COL_WRITE_OUT[1]      0.797       0.405 
write_address_traversal_0.current_count[13]     memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_COL_WRITE_OUT[0]      0.797       0.490 
write_address_traversal_0.current_count[10]     memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[10]     0.797       1.002 
write_address_traversal_0.current_count[6]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[6]      0.797       1.099 
=====================================================================================================================================================================================


<a name=endingSlack31>Ending Points with Worst Slack</a>
******************************

                                                Starting                                                                                 Required           
Instance                                        Reference                                       Type       Pin     Net                   Time         Slack 
                                                Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[13]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n13     9.417        -2.053
write_address_traversal_0.current_count[14]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n14     9.417        -2.025
write_address_traversal_0.current_count[11]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n11     9.417        -1.626
write_address_traversal_0.current_count[20]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n20     9.417        -1.540
write_address_traversal_0.current_count[12]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n12     9.417        -1.533
write_address_traversal_0.current_count[10]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n10     9.417        -1.106
write_address_traversal_0.current_count[19]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n19     9.417        -1.020
write_address_traversal_0.current_count[22]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n22     9.417        -1.009
write_address_traversal_0.current_count[23]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n23     9.417        -0.981
write_address_traversal_0.current_count[21]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n21     9.417        -0.488
============================================================================================================================================================



<a name=worstPaths32>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srs:fp:137507:140477:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.471
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.053

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.current_count[1] / Q
    Ending point:                            write_address_traversal_0.current_count[13] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[1]      DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[1]      Net        -        -       0.858     -           4         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       B        In      -         1.655       -         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       Y        Out     0.679     2.334       -         
N_22                                            Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c2      NOR2A      B        In      -         3.192       -         
write_address_traversal_0.current_count_c2      NOR2A      Y        Out     0.417     3.609       -         
current_count_c2                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4      NOR3C      B        In      -         4.194       -         
write_address_traversal_0.current_count_c4      NOR3C      Y        Out     0.656     4.850       -         
current_count_c4                                Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5      NOR2B      A        In      -         5.129       -         
write_address_traversal_0.current_count_c5      NOR2B      Y        Out     0.556     5.686       -         
current_count_c5                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c6      NOR2B      A        In      -         6.544       -         
write_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     7.100       -         
current_count_c6                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c8      NOR3C      B        In      -         7.685       -         
write_address_traversal_0.current_count_c8      NOR3C      Y        Out     0.656     8.341       -         
current_count_c8                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c11     NOR2B      B        In      -         8.925       -         
write_address_traversal_0.current_count_c11     NOR2B      Y        Out     0.679     9.604       -         
current_count_c11                               Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_n13     AX1C       B        In      -         10.189      -         
write_address_traversal_0.current_count_n13     AX1C       Y        Out     1.049     11.238      -         
current_count_n13                               Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[13]     DFN1C0     D        In      -         11.471      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.053 is 6.628(55.0%) logic and 5.425(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.025

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.current_count[1] / Q
    Ending point:                            write_address_traversal_0.current_count[14] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[1]      DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[1]      Net        -        -       0.858     -           4         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       B        In      -         1.655       -         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       Y        Out     0.679     2.334       -         
N_22                                            Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c2      NOR2A      B        In      -         3.192       -         
write_address_traversal_0.current_count_c2      NOR2A      Y        Out     0.417     3.609       -         
current_count_c2                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4      NOR3C      B        In      -         4.194       -         
write_address_traversal_0.current_count_c4      NOR3C      Y        Out     0.656     4.850       -         
current_count_c4                                Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5      NOR2B      A        In      -         5.129       -         
write_address_traversal_0.current_count_c5      NOR2B      Y        Out     0.556     5.686       -         
current_count_c5                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c6      NOR2B      A        In      -         6.544       -         
write_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     7.100       -         
current_count_c6                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c8      NOR3C      B        In      -         7.685       -         
write_address_traversal_0.current_count_c8      NOR3C      Y        Out     0.656     8.341       -         
current_count_c8                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c11     NOR2B      B        In      -         8.925       -         
write_address_traversal_0.current_count_c11     NOR2B      Y        Out     0.679     9.604       -         
current_count_c11                               Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_n14     AX1C       A        In      -         10.189      -         
write_address_traversal_0.current_count_n14     AX1C       Y        Out     1.021     11.209      -         
current_count_n14                               Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[14]     DFN1C0     D        In      -         11.443      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.025 is 6.600(54.9%) logic and 5.425(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.418
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.001

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.current_count[0] / Q
    Ending point:                            write_address_traversal_0.current_count[13] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[0]      DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[0]      Net        -        -       0.927     -           5         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       A        In      -         1.724       -         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       Y        Out     0.556     2.281       -         
N_22                                            Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c2      NOR2A      B        In      -         3.139       -         
write_address_traversal_0.current_count_c2      NOR2A      Y        Out     0.417     3.556       -         
current_count_c2                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4      NOR3C      B        In      -         4.141       -         
write_address_traversal_0.current_count_c4      NOR3C      Y        Out     0.656     4.797       -         
current_count_c4                                Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5      NOR2B      A        In      -         5.077       -         
write_address_traversal_0.current_count_c5      NOR2B      Y        Out     0.556     5.633       -         
current_count_c5                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c6      NOR2B      A        In      -         6.491       -         
write_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     7.047       -         
current_count_c6                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c8      NOR3C      B        In      -         7.632       -         
write_address_traversal_0.current_count_c8      NOR3C      Y        Out     0.656     8.288       -         
current_count_c8                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c11     NOR2B      B        In      -         8.873       -         
write_address_traversal_0.current_count_c11     NOR2B      Y        Out     0.679     9.551       -         
current_count_c11                               Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_n13     AX1C       B        In      -         10.136      -         
write_address_traversal_0.current_count_n13     AX1C       Y        Out     1.049     11.185      -         
current_count_n13                               Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[13]     DFN1C0     D        In      -         11.418      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.001 is 6.506(54.2%) logic and 5.495(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.390
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.972

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.current_count[0] / Q
    Ending point:                            write_address_traversal_0.current_count[14] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[0]      DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[0]      Net        -        -       0.927     -           5         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       A        In      -         1.724       -         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       Y        Out     0.556     2.281       -         
N_22                                            Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c2      NOR2A      B        In      -         3.139       -         
write_address_traversal_0.current_count_c2      NOR2A      Y        Out     0.417     3.556       -         
current_count_c2                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4      NOR3C      B        In      -         4.141       -         
write_address_traversal_0.current_count_c4      NOR3C      Y        Out     0.656     4.797       -         
current_count_c4                                Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5      NOR2B      A        In      -         5.077       -         
write_address_traversal_0.current_count_c5      NOR2B      Y        Out     0.556     5.633       -         
current_count_c5                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c6      NOR2B      A        In      -         6.491       -         
write_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     7.047       -         
current_count_c6                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c8      NOR3C      B        In      -         7.632       -         
write_address_traversal_0.current_count_c8      NOR3C      Y        Out     0.656     8.288       -         
current_count_c8                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c11     NOR2B      B        In      -         8.873       -         
write_address_traversal_0.current_count_c11     NOR2B      Y        Out     0.679     9.551       -         
current_count_c11                               Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_n14     AX1C       A        In      -         10.136      -         
write_address_traversal_0.current_count_n14     AX1C       Y        Out     1.021     11.156      -         
current_count_n14                               Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[14]     DFN1C0     D        In      -         11.390      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.972 is 6.478(54.1%) logic and 5.495(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.626

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.current_count[1] / Q
    Ending point:                            write_address_traversal_0.current_count[11] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[1]      DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[1]      Net        -        -       0.858     -           4         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       B        In      -         1.655       -         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]        OR2B       Y        Out     0.679     2.334       -         
N_22                                            Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c2      NOR2A      B        In      -         3.192       -         
write_address_traversal_0.current_count_c2      NOR2A      Y        Out     0.417     3.609       -         
current_count_c2                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4      NOR3C      B        In      -         4.194       -         
write_address_traversal_0.current_count_c4      NOR3C      Y        Out     0.656     4.850       -         
current_count_c4                                Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5      NOR2B      A        In      -         5.129       -         
write_address_traversal_0.current_count_c5      NOR2B      Y        Out     0.556     5.686       -         
current_count_c5                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c6      NOR2B      A        In      -         6.544       -         
write_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     7.100       -         
current_count_c6                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c8      NOR3C      B        In      -         7.685       -         
write_address_traversal_0.current_count_c8      NOR3C      Y        Out     0.656     8.341       -         
current_count_c8                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c9      NOR2B      A        In      -         8.925       -         
write_address_traversal_0.current_count_c9      NOR2B      Y        Out     0.556     9.482       -         
current_count_c9                                Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_n11     AX1C       B        In      -         9.762       -         
write_address_traversal_0.current_count_n11     AX1C       Y        Out     1.049     10.810      -         
current_count_n11                               Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[11]     DFN1C0     D        In      -         11.044      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.626 is 6.506(56.0%) logic and 5.121(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33>Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock</a>
====================================



<a name=startingSlack34>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                                               Arrival            
Instance                               Reference                                    Type         Pin     Net                  Time        Slack  
                                       Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[2]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0E1C0     Q       write_counter[2]     0.707       -13.275
sdram_interface_0.write_counter[1]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0E1C0     Q       write_counter[1]     0.707       -13.059
memory_controller_0.geig_prev[34]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       geig_prev[34]        0.797       -12.495
memory_controller_0.geig_prev[32]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       geig_prev[32]        0.797       -12.455
memory_controller_0.geig_prev[17]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       geig_prev[17]        0.797       -12.356
memory_controller_0.geig_prev[46]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       geig_prev[46]        0.797       -12.342
memory_controller_0.geig_prev[30]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       geig_prev[30]        0.797       -12.211
memory_controller_0.geig_prev[39]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       geig_prev[39]        0.797       -12.211
memory_controller_0.geig_prev[15]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       geig_prev[15]        0.797       -12.205
memory_controller_0.geig_prev[21]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       geig_prev[21]        0.797       -12.205
=================================================================================================================================================


<a name=endingSlack35>Ending Points with Worst Slack</a>
******************************

                                       Starting                                                                              Required            
Instance                               Reference                                    Type       Pin     Net                   Time         Slack  
                                       Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
sdram_interface_0.address_cl_12[0]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0P0     D       N_47                  9.229        -13.275
memory_controller_0.write_count[2]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       write_count_6[2]      9.417        -12.495
memory_controller_0.schedule[6]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[6]        9.380        -12.083
memory_controller_0.schedule[7]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     D       schedule_29[7]        9.380        -12.083
sdram_interface_0.address_cl_3[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0P0     D       address_cl_231[0]     9.229        -11.942
sdram_interface_0.address_cl_4[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0P0     D       address_cl_234[0]     9.229        -11.942
sdram_interface_0.address_cl_5[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0P0     D       address_cl_237[0]     9.229        -11.942
sdram_interface_0.address_cl_6[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0P0     D       address_cl_236[0]     9.229        -11.942
sdram_interface_0.address_cl_7[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0P0     D       address_cl_233[0]     9.229        -11.942
sdram_interface_0.address_cl_8[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0P0     D       address_cl_238[0]     9.229        -11.942
=================================================================================================================================================



<a name=worstPaths36>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.srs:fp:164864:171704:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      22.504
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.275

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[2] / Q
    Ending point:                            sdram_interface_0.address_cl_12[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[2]                DFN0E1C0     Q        Out     0.707     0.707       -         
write_counter[2]                                  Net          -        -       1.575     -           16        
sdram_interface_0.write_counter_RNIFGTI_1[1]      NOR2         B        In      -         2.282       -         
sdram_interface_0.write_counter_RNIFGTI_1[1]      NOR2         Y        Out     0.699     2.981       -         
cke5_1                                            Net          -        -       1.188     -           8         
sdram_interface_0.write_counter_RNI57CS_0[0]      NOR2B        A        In      -         4.169       -         
sdram_interface_0.write_counter_RNI57CS_0[0]      NOR2B        Y        Out     0.528     4.697       -         
N_2391                                            Net          -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIU0R51[3]       NOR2B        A        In      -         4.977       -         
sdram_interface_0.write_counter_RNIU0R51[3]       NOR2B        Y        Out     0.528     5.505       -         
cke5                                              Net          -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIKN9F1_0[0]     NOR2A        B        In      -         6.612       -         
sdram_interface_0.write_counter_RNIKN9F1_0[0]     NOR2A        Y        Out     0.417     7.029       -         
N_75                                              Net          -        -       0.280     -           2         
sdram_interface_0.un6_write_counter.I_6           NOR2B        B        In      -         7.309       -         
sdram_interface_0.un6_write_counter.I_6           NOR2B        Y        Out     0.679     7.987       -         
N_3                                               Net          -        -       0.233     -           1         
sdram_interface_0.un6_write_counter.I_7           XOR2         A        In      -         8.220       -         
sdram_interface_0.un6_write_counter.I_7           XOR2         Y        Out     0.528     8.749       -         
I_7_3                                             Net          -        -       0.585     -           3         
sdram_interface_0.address_12_0_o2_0[11]           OR2A         A        In      -         9.333       -         
sdram_interface_0.address_12_0_o2_0[11]           OR2A         Y        Out     0.581     9.914       -         
N_2409                                            Net          -        -       0.858     -           4         
sdram_interface_0.write_counter_RNINAEV7[0]       NOR3B        C        In      -         10.772      -         
sdram_interface_0.write_counter_RNINAEV7[0]       NOR3B        Y        Out     0.528     11.300      -         
N_2442                                            Net          -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIC3OE9[1]       OR2          A        In      -         11.533      -         
sdram_interface_0.write_counter_RNIC3OE9[1]       OR2          Y        Out     0.393     11.926      -         
N_2405                                            Net          -        -       0.233     -           1         
sdram_interface_0.write_counter_RNI4S6O9[2]       NOR2B        A        In      -         12.159      -         
sdram_interface_0.write_counter_RNI4S6O9[2]       NOR2B        Y        Out     0.528     12.688      -         
cke29                                             Net          -        -       0.585     -           3         
sdram_interface_0.write_counter_RNIMN6JD[2]       OA1C         B        In      -         13.272      -         
sdram_interface_0.write_counter_RNIMN6JD[2]       OA1C         Y        Out     0.974     14.246      -         
address_cl_239_0_a2_7_out                         Net          -        -       0.585     -           3         
sdram_interface_0.write_cycle_RNIKV4CE            NOR2B        A        In      -         14.831      -         
sdram_interface_0.write_cycle_RNIKV4CE            NOR2B        Y        Out     0.528     15.359      -         
d_m2_e_0                                          Net          -        -       0.858     -           4         
sdram_interface_0.address_cl_12_RNIKS36O[0]       OR2          A        In      -         16.217      -         
sdram_interface_0.address_cl_12_RNIKS36O[0]       OR2          Y        Out     0.393     16.610      -         
address_N_7_1                                     Net          -        -       0.280     -           2         
sdram_interface_0.address_cl_12_RNO_8[0]          NOR2B        B        In      -         16.889      -         
sdram_interface_0.address_cl_12_RNO_8[0]          NOR2B        Y        Out     0.558     17.448      -         
address_m8_0_a4_1_0                               Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_7[0]          NOR2B        A        In      -         17.681      -         
sdram_interface_0.address_cl_12_RNO_7[0]          NOR2B        Y        Out     0.528     18.209      -         
address_N_6                                       Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_6[0]          AO1          C        In      -         18.442      -         
sdram_interface_0.address_cl_12_RNO_6[0]          AO1          Y        Out     0.709     19.151      -         
address_m8_0_0                                    Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_4[0]          OA1          B        In      -         19.384      -         
sdram_interface_0.address_cl_12_RNO_4[0]          OA1          Y        Out     0.976     20.360      -         
N_266                                             Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_2[0]          OR3A         C        In      -         20.593      -         
sdram_interface_0.address_cl_12_RNO_2[0]          OR3A         Y        Out     0.737     21.329      -         
address_cl_240_iv_i_0_1[0]                        Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO[0]            AO1          C        In      -         21.563      -         
sdram_interface_0.address_cl_12_RNO[0]            AO1          Y        Out     0.709     22.271      -         
N_47                                              Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12[0]                DFN0P0       D        In      -         22.504      -         
================================================================================================================
Total path delay (propagation time + setup) of 23.275 is 12.999(55.8%) logic and 10.277(44.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      22.360
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.130

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[2] / Q
    Ending point:                            sdram_interface_0.address_cl_12[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[2]                DFN0E1C0     Q        Out     0.707     0.707       -         
write_counter[2]                                  Net          -        -       1.575     -           16        
sdram_interface_0.write_counter_RNIFGTI_1[1]      NOR2         B        In      -         2.282       -         
sdram_interface_0.write_counter_RNIFGTI_1[1]      NOR2         Y        Out     0.699     2.981       -         
cke5_1                                            Net          -        -       1.188     -           8         
sdram_interface_0.write_counter_RNI57CS_0[0]      NOR2B        A        In      -         4.169       -         
sdram_interface_0.write_counter_RNI57CS_0[0]      NOR2B        Y        Out     0.528     4.697       -         
N_2391                                            Net          -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIU0R51[3]       NOR2B        A        In      -         4.977       -         
sdram_interface_0.write_counter_RNIU0R51[3]       NOR2B        Y        Out     0.528     5.505       -         
cke5                                              Net          -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIKN9F1_0[0]     NOR2A        B        In      -         6.612       -         
sdram_interface_0.write_counter_RNIKN9F1_0[0]     NOR2A        Y        Out     0.417     7.029       -         
N_75                                              Net          -        -       0.280     -           2         
sdram_interface_0.un6_write_counter.I_8           AND3         A        In      -         7.309       -         
sdram_interface_0.un6_write_counter.I_8           AND3         Y        Out     0.502     7.811       -         
N_2                                               Net          -        -       0.233     -           1         
sdram_interface_0.un6_write_counter.I_9           XOR2         A        In      -         8.044       -         
sdram_interface_0.un6_write_counter.I_9           XOR2         Y        Out     0.442     8.485       -         
I_9_3                                             Net          -        -       0.585     -           3         
sdram_interface_0.address_12_0_o2_0[11]           OR2A         B        In      -         9.070       -         
sdram_interface_0.address_12_0_o2_0[11]           OR2A         Y        Out     0.699     9.769       -         
N_2409                                            Net          -        -       0.858     -           4         
sdram_interface_0.write_counter_RNINAEV7[0]       NOR3B        C        In      -         10.627      -         
sdram_interface_0.write_counter_RNINAEV7[0]       NOR3B        Y        Out     0.528     11.156      -         
N_2442                                            Net          -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIC3OE9[1]       OR2          A        In      -         11.389      -         
sdram_interface_0.write_counter_RNIC3OE9[1]       OR2          Y        Out     0.393     11.782      -         
N_2405                                            Net          -        -       0.233     -           1         
sdram_interface_0.write_counter_RNI4S6O9[2]       NOR2B        A        In      -         12.015      -         
sdram_interface_0.write_counter_RNI4S6O9[2]       NOR2B        Y        Out     0.528     12.543      -         
cke29                                             Net          -        -       0.585     -           3         
sdram_interface_0.write_counter_RNIMN6JD[2]       OA1C         B        In      -         13.128      -         
sdram_interface_0.write_counter_RNIMN6JD[2]       OA1C         Y        Out     0.974     14.101      -         
address_cl_239_0_a2_7_out                         Net          -        -       0.585     -           3         
sdram_interface_0.write_cycle_RNIKV4CE            NOR2B        A        In      -         14.686      -         
sdram_interface_0.write_cycle_RNIKV4CE            NOR2B        Y        Out     0.528     15.214      -         
d_m2_e_0                                          Net          -        -       0.858     -           4         
sdram_interface_0.address_cl_12_RNIKS36O[0]       OR2          A        In      -         16.072      -         
sdram_interface_0.address_cl_12_RNIKS36O[0]       OR2          Y        Out     0.393     16.465      -         
address_N_7_1                                     Net          -        -       0.280     -           2         
sdram_interface_0.address_cl_12_RNO_8[0]          NOR2B        B        In      -         16.745      -         
sdram_interface_0.address_cl_12_RNO_8[0]          NOR2B        Y        Out     0.558     17.303      -         
address_m8_0_a4_1_0                               Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_7[0]          NOR2B        A        In      -         17.536      -         
sdram_interface_0.address_cl_12_RNO_7[0]          NOR2B        Y        Out     0.528     18.064      -         
address_N_6                                       Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_6[0]          AO1          C        In      -         18.297      -         
sdram_interface_0.address_cl_12_RNO_6[0]          AO1          Y        Out     0.709     19.006      -         
address_m8_0_0                                    Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_4[0]          OA1          B        In      -         19.239      -         
sdram_interface_0.address_cl_12_RNO_4[0]          OA1          Y        Out     0.976     20.215      -         
N_266                                             Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_2[0]          OR3A         C        In      -         20.448      -         
sdram_interface_0.address_cl_12_RNO_2[0]          OR3A         Y        Out     0.737     21.185      -         
address_cl_240_iv_i_0_1[0]                        Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO[0]            AO1          C        In      -         21.418      -         
sdram_interface_0.address_cl_12_RNO[0]            AO1          Y        Out     0.709     22.127      -         
N_47                                              Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12[0]                DFN0P0       D        In      -         22.360      -         
================================================================================================================
Total path delay (propagation time + setup) of 23.130 is 12.854(55.6%) logic and 10.277(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      22.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.059

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[1] / Q
    Ending point:                            sdram_interface_0.address_cl_12[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[1]                DFN0E1C0     Q        Out     0.707     0.707       -         
write_counter[1]                                  Net          -        -       1.510     -           14        
sdram_interface_0.write_counter_RNIFGTI_1[1]      NOR2         A        In      -         2.216       -         
sdram_interface_0.write_counter_RNIFGTI_1[1]      NOR2         Y        Out     0.549     2.765       -         
cke5_1                                            Net          -        -       1.188     -           8         
sdram_interface_0.write_counter_RNI57CS_0[0]      NOR2B        A        In      -         3.953       -         
sdram_interface_0.write_counter_RNI57CS_0[0]      NOR2B        Y        Out     0.528     4.482       -         
N_2391                                            Net          -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIU0R51[3]       NOR2B        A        In      -         4.761       -         
sdram_interface_0.write_counter_RNIU0R51[3]       NOR2B        Y        Out     0.528     5.290       -         
cke5                                              Net          -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIKN9F1_0[0]     NOR2A        B        In      -         6.396       -         
sdram_interface_0.write_counter_RNIKN9F1_0[0]     NOR2A        Y        Out     0.417     6.813       -         
N_75                                              Net          -        -       0.280     -           2         
sdram_interface_0.un6_write_counter.I_6           NOR2B        B        In      -         7.093       -         
sdram_interface_0.un6_write_counter.I_6           NOR2B        Y        Out     0.679     7.771       -         
N_3                                               Net          -        -       0.233     -           1         
sdram_interface_0.un6_write_counter.I_7           XOR2         A        In      -         8.005       -         
sdram_interface_0.un6_write_counter.I_7           XOR2         Y        Out     0.528     8.533       -         
I_7_3                                             Net          -        -       0.585     -           3         
sdram_interface_0.address_12_0_o2_0[11]           OR2A         A        In      -         9.117       -         
sdram_interface_0.address_12_0_o2_0[11]           OR2A         Y        Out     0.581     9.698       -         
N_2409                                            Net          -        -       0.858     -           4         
sdram_interface_0.write_counter_RNINAEV7[0]       NOR3B        C        In      -         10.556      -         
sdram_interface_0.write_counter_RNINAEV7[0]       NOR3B        Y        Out     0.528     11.084      -         
N_2442                                            Net          -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIC3OE9[1]       OR2          A        In      -         11.318      -         
sdram_interface_0.write_counter_RNIC3OE9[1]       OR2          Y        Out     0.393     11.710      -         
N_2405                                            Net          -        -       0.233     -           1         
sdram_interface_0.write_counter_RNI4S6O9[2]       NOR2B        A        In      -         11.944      -         
sdram_interface_0.write_counter_RNI4S6O9[2]       NOR2B        Y        Out     0.528     12.472      -         
cke29                                             Net          -        -       0.585     -           3         
sdram_interface_0.write_counter_RNIMN6JD[2]       OA1C         B        In      -         13.056      -         
sdram_interface_0.write_counter_RNIMN6JD[2]       OA1C         Y        Out     0.974     14.030      -         
address_cl_239_0_a2_7_out                         Net          -        -       0.585     -           3         
sdram_interface_0.write_cycle_RNIKV4CE            NOR2B        A        In      -         14.615      -         
sdram_interface_0.write_cycle_RNIKV4CE            NOR2B        Y        Out     0.528     15.143      -         
d_m2_e_0                                          Net          -        -       0.858     -           4         
sdram_interface_0.address_cl_12_RNIKS36O[0]       OR2          A        In      -         16.001      -         
sdram_interface_0.address_cl_12_RNIKS36O[0]       OR2          Y        Out     0.393     16.394      -         
address_N_7_1                                     Net          -        -       0.280     -           2         
sdram_interface_0.address_cl_12_RNO_8[0]          NOR2B        B        In      -         16.674      -         
sdram_interface_0.address_cl_12_RNO_8[0]          NOR2B        Y        Out     0.558     17.232      -         
address_m8_0_a4_1_0                               Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_7[0]          NOR2B        A        In      -         17.465      -         
sdram_interface_0.address_cl_12_RNO_7[0]          NOR2B        Y        Out     0.528     17.993      -         
address_N_6                                       Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_6[0]          AO1          C        In      -         18.226      -         
sdram_interface_0.address_cl_12_RNO_6[0]          AO1          Y        Out     0.709     18.935      -         
address_m8_0_0                                    Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_4[0]          OA1          B        In      -         19.168      -         
sdram_interface_0.address_cl_12_RNO_4[0]          OA1          Y        Out     0.976     20.144      -         
N_266                                             Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_2[0]          OR3A         C        In      -         20.377      -         
sdram_interface_0.address_cl_12_RNO_2[0]          OR3A         Y        Out     0.737     21.114      -         
address_cl_240_iv_i_0_1[0]                        Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO[0]            AO1          C        In      -         21.347      -         
sdram_interface_0.address_cl_12_RNO[0]            AO1          Y        Out     0.709     22.055      -         
N_47                                              Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12[0]                DFN0P0       D        In      -         22.288      -         
================================================================================================================
Total path delay (propagation time + setup) of 23.059 is 12.848(55.7%) logic and 10.211(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      22.144
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.914

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[1] / Q
    Ending point:                            sdram_interface_0.address_cl_12[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[1]                DFN0E1C0     Q        Out     0.707     0.707       -         
write_counter[1]                                  Net          -        -       1.510     -           14        
sdram_interface_0.write_counter_RNIFGTI_1[1]      NOR2         A        In      -         2.216       -         
sdram_interface_0.write_counter_RNIFGTI_1[1]      NOR2         Y        Out     0.549     2.765       -         
cke5_1                                            Net          -        -       1.188     -           8         
sdram_interface_0.write_counter_RNI57CS_0[0]      NOR2B        A        In      -         3.953       -         
sdram_interface_0.write_counter_RNI57CS_0[0]      NOR2B        Y        Out     0.528     4.482       -         
N_2391                                            Net          -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIU0R51[3]       NOR2B        A        In      -         4.761       -         
sdram_interface_0.write_counter_RNIU0R51[3]       NOR2B        Y        Out     0.528     5.290       -         
cke5                                              Net          -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIKN9F1_0[0]     NOR2A        B        In      -         6.396       -         
sdram_interface_0.write_counter_RNIKN9F1_0[0]     NOR2A        Y        Out     0.417     6.813       -         
N_75                                              Net          -        -       0.280     -           2         
sdram_interface_0.un6_write_counter.I_8           AND3         A        In      -         7.093       -         
sdram_interface_0.un6_write_counter.I_8           AND3         Y        Out     0.502     7.595       -         
N_2                                               Net          -        -       0.233     -           1         
sdram_interface_0.un6_write_counter.I_9           XOR2         A        In      -         7.828       -         
sdram_interface_0.un6_write_counter.I_9           XOR2         Y        Out     0.442     8.270       -         
I_9_3                                             Net          -        -       0.585     -           3         
sdram_interface_0.address_12_0_o2_0[11]           OR2A         B        In      -         8.854       -         
sdram_interface_0.address_12_0_o2_0[11]           OR2A         Y        Out     0.699     9.553       -         
N_2409                                            Net          -        -       0.858     -           4         
sdram_interface_0.write_counter_RNINAEV7[0]       NOR3B        C        In      -         10.412      -         
sdram_interface_0.write_counter_RNINAEV7[0]       NOR3B        Y        Out     0.528     10.940      -         
N_2442                                            Net          -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIC3OE9[1]       OR2          A        In      -         11.173      -         
sdram_interface_0.write_counter_RNIC3OE9[1]       OR2          Y        Out     0.393     11.566      -         
N_2405                                            Net          -        -       0.233     -           1         
sdram_interface_0.write_counter_RNI4S6O9[2]       NOR2B        A        In      -         11.799      -         
sdram_interface_0.write_counter_RNI4S6O9[2]       NOR2B        Y        Out     0.528     12.327      -         
cke29                                             Net          -        -       0.585     -           3         
sdram_interface_0.write_counter_RNIMN6JD[2]       OA1C         B        In      -         12.912      -         
sdram_interface_0.write_counter_RNIMN6JD[2]       OA1C         Y        Out     0.974     13.885      -         
address_cl_239_0_a2_7_out                         Net          -        -       0.585     -           3         
sdram_interface_0.write_cycle_RNIKV4CE            NOR2B        A        In      -         14.470      -         
sdram_interface_0.write_cycle_RNIKV4CE            NOR2B        Y        Out     0.528     14.998      -         
d_m2_e_0                                          Net          -        -       0.858     -           4         
sdram_interface_0.address_cl_12_RNIKS36O[0]       OR2          A        In      -         15.856      -         
sdram_interface_0.address_cl_12_RNIKS36O[0]       OR2          Y        Out     0.393     16.249      -         
address_N_7_1                                     Net          -        -       0.280     -           2         
sdram_interface_0.address_cl_12_RNO_8[0]          NOR2B        B        In      -         16.529      -         
sdram_interface_0.address_cl_12_RNO_8[0]          NOR2B        Y        Out     0.558     17.087      -         
address_m8_0_a4_1_0                               Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_7[0]          NOR2B        A        In      -         17.320      -         
sdram_interface_0.address_cl_12_RNO_7[0]          NOR2B        Y        Out     0.528     17.848      -         
address_N_6                                       Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_6[0]          AO1          C        In      -         18.081      -         
sdram_interface_0.address_cl_12_RNO_6[0]          AO1          Y        Out     0.709     18.790      -         
address_m8_0_0                                    Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_4[0]          OA1          B        In      -         19.023      -         
sdram_interface_0.address_cl_12_RNO_4[0]          OA1          Y        Out     0.976     19.999      -         
N_266                                             Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO_2[0]          OR3A         C        In      -         20.232      -         
sdram_interface_0.address_cl_12_RNO_2[0]          OR3A         Y        Out     0.737     20.969      -         
address_cl_240_iv_i_0_1[0]                        Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12_RNO[0]            AO1          C        In      -         21.202      -         
sdram_interface_0.address_cl_12_RNO[0]            AO1          Y        Out     0.709     21.911      -         
N_47                                              Net          -        -       0.233     -           1         
sdram_interface_0.address_cl_12[0]                DFN0P0       D        In      -         22.144      -         
================================================================================================================
Total path delay (propagation time + setup) of 22.914 is 12.704(55.4%) logic and 10.211(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      21.912
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.495

    Number of logic level(s):                16
    Starting point:                          memory_controller_0.geig_prev[34] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[34]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[34]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIGRA2[34]        XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIGRA2[34]        XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_34                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI2PL4[35]        XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNI2PL4[35]        XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_39_12                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIEI0E[31]        OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIEI0E[31]        OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_39_19                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIIJCS[36]        OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIIJCS[36]        OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_39_22                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI82UB2[18]       OR3        C        In      -         4.559       -         
memory_controller_0.geig_prev_RNI82UB2[18]       OR3        Y        Out     0.812     5.371       -         
un1_GEIG_DATA_NE_39                              Net        -        -       1.106     -           7         
memory_controller_0.geig_prev_RNI40JU3_2[12]     OA1        B        In      -         6.477       -         
memory_controller_0.geig_prev_RNI40JU3_2[12]     OA1        Y        Out     0.705     7.182       -         
geig_buffer3                                     Net        -        -       1.641     -           18        
memory_controller_0.schedule_RNIVFEE4[2]         AO1A       B        In      -         8.822       -         
memory_controller_0.schedule_RNIVFEE4[2]         AO1A       Y        Out     0.647     9.469       -         
schedule_9[0]                                    Net        -        -       1.032     -           6         
memory_controller_0.schedule_RNIIGBL82[3]        AO1A       A        In      -         10.501      -         
memory_controller_0.schedule_RNIIGBL82[3]        AO1A       Y        Out     0.519     11.020      -         
schedule_15[1]                                   Net        -        -       0.858     -           4         
memory_controller_0.schedule_RNIH0Q3D2[3]        NOR2A      B        In      -         11.878      -         
memory_controller_0.schedule_RNIH0Q3D2[3]        NOR2A      Y        Out     0.417     12.295      -         
un1_schedule_19                                  Net        -        -       0.585     -           3         
memory_controller_0.schedule_RNIA1GAL4[2]        OR3        C        In      -         12.880      -         
memory_controller_0.schedule_RNIA1GAL4[2]        OR3        Y        Out     0.812     13.692      -         
un1_schedule_21                                  Net        -        -       1.542     -           15        
memory_controller_0.schedule_RNIDI3RO4[2]        NOR2B      B        In      -         15.234      -         
memory_controller_0.schedule_RNIDI3RO4[2]        NOR2B      Y        Out     0.679     15.913      -         
write_count_0_sqmuxa                             Net        -        -       0.927     -           5         
memory_controller_0.busy_hold_RNIMBDFP4_0        NOR2B      A        In      -         16.840      -         
memory_controller_0.busy_hold_RNIMBDFP4_0        NOR2B      Y        Out     0.556     17.396      -         
write_count_0_sqmuxa_1                           Net        -        -       0.858     -           4         
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         18.254      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     18.933      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         19.213      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     19.769      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         20.002      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     21.015      -         
I_14_3                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           OA1A       C        In      -         21.249      -         
memory_controller_0.write_count_RNO[2]           OA1A       Y        Out     0.430     21.679      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         21.912      -         
=============================================================================================================
Total path delay (propagation time + setup) of 22.495 is 11.801(52.5%) logic and 10.694(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 149MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 149MB peak: 153MB)

--------------------------------------------------------------------------------
Target Part: A3PE3000L_FBGA484_STD
<a name=cellReport37>Report for cell memory_test.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    42      1.0       42.0
             AND2A     1      1.0        1.0
              AND3   144      1.0      144.0
               AO1    26      1.0       26.0
              AO1A    34      1.0       34.0
              AO1B    13      1.0       13.0
              AO1C     1      1.0        1.0
              AO1D     7      1.0        7.0
              AOI1     8      1.0        8.0
             AOI1A     1      1.0        1.0
             AOI1B    18      1.0       18.0
              AOI5     1      1.0        1.0
               AX1     1      1.0        1.0
              AX1A     1      1.0        1.0
              AX1B     1      1.0        1.0
              AX1C    35      1.0       35.0
              AXO6     1      1.0        1.0
             AXOI5     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    11      0.0        0.0
               INV     7      1.0        7.0
               MX2   394      1.0      394.0
              MX2A     4      1.0        4.0
              MX2B     3      1.0        3.0
              MX2C     6      1.0        6.0
              NOR2    53      1.0       53.0
             NOR2A    92      1.0       92.0
             NOR2B   173      1.0      173.0
              NOR3    27      1.0       27.0
             NOR3A    35      1.0       35.0
             NOR3B    18      1.0       18.0
             NOR3C    44      1.0       44.0
               OA1    29      1.0       29.0
              OA1A    14      1.0       14.0
              OA1B     7      1.0        7.0
              OA1C    13      1.0       13.0
              OAI1     2      1.0        2.0
               OR2    77      1.0       77.0
              OR2A    31      1.0       31.0
              OR2B    11      1.0       11.0
               OR3    62      1.0       62.0
              OR3A    10      1.0       10.0
              OR3B     4      1.0        4.0
              OR3C     1      1.0        1.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    11      0.0        0.0
               XA1     5      1.0        5.0
              XA1A     2      1.0        2.0
              XA1B     1      1.0        1.0
             XNOR2     3      1.0        3.0
               XO1    66      1.0       66.0
              XOR2   268      1.0      268.0


            DFN0C0    18      1.0       18.0
          DFN0E0C0    45      1.0       45.0
          DFN0E1C0    31      1.0       31.0
          DFN0E1P0     2      1.0        2.0
            DFN0P0    14      1.0       14.0
            DFN1C0   231      1.0      231.0
          DFN1E0C0    76      1.0       76.0
            DFN1E1   249      1.0      249.0
          DFN1E1C0   118      1.0      118.0
            DFN1P0     4      1.0        4.0
                   -----          ----------
             TOTAL  2617              2588.0


  IO Cell usage:
              cell count
             BIBUF    16
             INBUF     2
            OUTBUF    10
           TRIBUFF    21
                   -----
             TOTAL    49


Core Cells         : 2588 of 75264 (3%)
IO Cells           : 49

  RAM/ROM Usage Summary
Block Rams : 0 of 112 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 54MB peak: 153MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Fri Mar 04 00:47:35 2016

###########################################################]

</pre></samp></body></html>
