// Seed: 3999426318
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wire id_6,
    output wire id_7,
    output wire id_8,
    output wor id_9,
    input uwire id_10,
    output wand id_11,
    input wire id_12
);
  logic id_14;
  assign module_1.id_3 = 0;
  logic id_15;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    input supply0 id_3,
    output logic id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri id_7
);
  always @(posedge id_3 or posedge id_3 == "") begin : LABEL_0
    id_4 <= -1;
    if (1) if (-1 - 1) id_4 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_0,
      id_3,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_0,
      id_7,
      id_5
  );
endmodule
