

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Wed Apr 20 16:01:39 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.38|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   97|   97|   97|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |   96|   96|        12|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |    9|    9|         3|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|    213|     99|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     15|     15|
|Multiplexer      |        -|      -|      -|     72|
|Register         |        -|      -|    102|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|    330|    186|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dct_mac_muladd_15cud_U0  |dct_mac_muladd_15cud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_1d2_dct_coeffbkb  |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                      |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |k_1_fu_165_p2            |     +    |      0|  17|   9|           4|           1|
    |n_1_fu_203_p2            |     +    |      0|  17|   9|           4|           1|
    |tmp_15_fu_175_p2         |     +    |      0|  29|  13|           8|           8|
    |tmp_17_fu_213_p2         |     +    |      0|  29|  13|           8|           8|
    |tmp_18_fu_223_p2         |     +    |      0|  29|  13|           8|           8|
    |tmp_3_fu_243_p2          |     +    |      0|  92|  34|          13|          29|
    |tmp_fu_159_p2            |   icmp   |      0|   0|   2|           4|           5|
    |tmp_s_fu_197_p2          |   icmp   |      0|   0|   2|           4|           5|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 213|  99|          55|          69|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |k_reg_101                |   9|          2|    4|          8|
    |n_reg_112                |   9|          2|    4|          8|
    |tmp1_reg_123             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   43|         89|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_s_reg_297  |   1|   0|    1|          0|
    |dct_coeff_table_load_reg_316    |  15|   0|   15|          0|
    |dst_addr_reg_287                |   6|   0|    6|          0|
    |k_1_reg_282                     |   4|   0|    4|          0|
    |k_reg_101                       |   4|   0|    4|          0|
    |n_reg_112                       |   4|   0|    4|          0|
    |src_load_reg_321                |  16|   0|   16|          0|
    |tmp1_reg_123                    |  32|   0|   32|          0|
    |tmp_18_cast_reg_268             |   4|   0|    8|          4|
    |tmp_20_cast_reg_273             |   4|   0|    8|          4|
    |tmp_23_cast_reg_292             |   4|   0|    8|          4|
    |tmp_s_reg_297                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 102|   0|  114|         12|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|i_2           |  in |    4|   ap_none  |      i_2     |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|i_21          |  in |    4|   ap_none  |     i_21     |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

