strict digraph "" {
	node [label="\N"];
	"201:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bcc0d50>",
		fillcolor=turquoise,
		label="201:BL
expon_term <= 0;
expon_uf_1 <= 0;
expon_uf_term_1 <= 0;
expon_final_1 <= 0;
expon_final_2 <= 0;
expon_shift_a <= 0;
expon_\
shift_b <= 0;
expon_uf_2 <= 0;
expon_uf_term_2 <= 0;
expon_uf_term_3 <= 0;
expon_uf_gt_maxshift <= 0;
expon_uf_term_4 <= 0;
expon_\
final_3 <= 0;
expon_final_4 <= 0;
expon_final_4_et0 <= 0;
expon_final_4_term <= 0;
expon_final_5 <= 0;
mantissa_a <= 0;
mantissa_\
b <= 0;
dividend_a <= 0;
divisor_b <= 0;
dividend_shift_2 <= 0;
divisor_shift_2 <= 0;
remainder_shift_term <= 0;
remainder_b <= \
0;
dividend_a_shifted <= 0;
divisor_b_shifted <= 0;
mantissa_1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcc0d90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f284bcc0ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc05050>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc051d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc05350>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc054d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc05650>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc057d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc05910>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc05a90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc05c10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc05d90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc05f10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc130d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc13250>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc133d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc13550>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc136d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc13810>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc13950>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc13a90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc13bd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc13d50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc13ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc1c090>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc1c1d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bc1c350>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bc1c4d0>]",
		style=filled,
		typ=Block];
	"Leaf_199:AL"	 [def_var="['expon_final_4_et0', 'dividend_a_shifted', 'expon_uf_2', 'expon_uf_1', 'expon_final_3', 'expon_final_2', 'expon_final_1', 'expon_\
final_5', 'expon_final_4', 'dividend_a', 'mantissa_1', 'dividend_shift_2', 'divisor_b_shifted', 'mantissa_b', 'divisor_b', 'expon_\
uf_term_1', 'remainder_b', 'expon_uf_gt_maxshift', 'expon_shift_b', 'expon_shift_a', 'expon_final_4_term', 'remainder_shift_term', '\
expon_term', 'expon_uf_term_4', 'expon_uf_term_3', 'expon_uf_term_2', 'mantissa_a', 'divisor_shift_2']",
		label="Leaf_199:AL"];
	"201:BL" -> "Leaf_199:AL"	 [cond="[]",
		lineno=None];
	"200:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bcc0cd0>",
		fillcolor=turquoise,
		label="200:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"201:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f284bcc0d10>",
		fillcolor=springgreen,
		label="201:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"200:BL" -> "201:IF"	 [cond="[]",
		lineno=None];
	"231:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bca9a90>",
		fillcolor=turquoise,
		label="231:BL
expon_term <= exponent_a + 1023;
expon_uf_1 <= exponent_b > expon_term;
expon_uf_term_1 <= (expon_uf_1)? exponent_b - expon_\
term : 0;
expon_final_1 <= expon_term - exponent_b;
expon_final_2 <= (expon_uf_1)? 0 : expon_final_1;
expon_shift_a <= (a_is_norm)? \
0 : dividend_shift_2;
expon_shift_b <= (b_is_norm)? 0 : divisor_shift_2;
expon_uf_2 <= expon_shift_a > expon_final_2;
expon_uf_term_\
2 <= (expon_uf_2)? expon_shift_a - expon_final_2 : 0;
expon_uf_term_3 <= expon_uf_term_2 + expon_uf_term_1;
expon_uf_gt_maxshift <= \
expon_uf_term_3 > 51;
expon_uf_term_4 <= (expon_uf_gt_maxshift)? 52 : expon_uf_term_3;
expon_final_3 <= (expon_uf_2)? 0 : expon_\
final_2 - expon_shift_a;
expon_final_4 <= expon_final_3 + expon_shift_b;
expon_final_4_et0 <= expon_final_4 == 0;
expon_final_4_\
term <= (expon_final_4_et0)? 0 : 1;
expon_final_5 <= (quotient_msb)? expon_final_4 : expon_final_4 - expon_final_4_term;
mantissa_\
a <= opa[51:0];
mantissa_b <= opb[51:0];
dividend_a <= mantissa_a;
divisor_b <= mantissa_b;
dividend_shift_2 <= dividend_shift;
\
divisor_shift_2 <= divisor_shift;
remainder_shift_term <= 52 - expon_uf_term_4;
remainder_b <= remainder_a << remainder_shift_term;
\
dividend_a_shifted <= dividend_a << dividend_shift_2;
divisor_b_shifted <= divisor_b << divisor_shift_2;
mantissa_1 <= quotient_\
out[53:2] >> expon_uf_term_4;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bca9ad0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f284bca9cd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bca9e90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcca190>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcca310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcca590>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcca810>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bccaa90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bccacd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb0050>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb02d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb0510>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb07d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb0b10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb0d90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb0fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb8290>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb8650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb8850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb8a50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb8b90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb8cd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb8e90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcc0090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcc02d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcc04d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcc0710>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcc0950>]",
		style=filled,
		typ=Block];
	"231:BL" -> "Leaf_199:AL"	 [cond="[]",
		lineno=None];
	"199:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f284bc1c650>",
		clk_sens=True,
		fillcolor=gold,
		label="199:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['quotient_msb', 'expon_final_4_et0', 'expon_uf_2', 'expon_uf_1', 'expon_final_3', 'expon_final_2', 'expon_final_1', 'expon_final_\
4', 'dividend_shift_2', 'dividend_shift', 'exponent_b', 'enable_reg_2', 'exponent_a', 'dividend_a', 'b_is_norm', 'divisor_shift_\
2', 'divisor_b', 'a_is_norm', 'mantissa_a', 'expon_uf_term_2', 'remainder_a', 'divisor_shift', 'expon_uf_gt_maxshift', 'expon_shift_\
b', 'expon_shift_a', 'opa', 'opb', 'rst', 'expon_final_4_term', 'quotient_out', 'remainder_shift_term', 'expon_term', 'expon_uf_\
term_4', 'expon_uf_term_3', 'mantissa_b', 'expon_uf_term_1']"];
	"199:AL" -> "200:BL"	 [cond="[]",
		lineno=None];
	"201:IF" -> "201:BL"	 [cond="['rst']",
		label=rst,
		lineno=201];
	"231:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f284bca99d0>",
		fillcolor=springgreen,
		label="231:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"201:IF" -> "231:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=201];
	"231:IF" -> "231:BL"	 [cond="['enable_reg_2']",
		label=enable_reg_2,
		lineno=231];
}
