#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  8 09:21:35 2022
# Process ID: 33452
# Current directory: D:/VitisHLSProjects/cordic_hls/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/cordic/xsim_script.tcl}
# Log file: D:/VitisHLSProjects/cordic_hls/solution1/sim/verilog/xsim.log
# Journal file: D:/VitisHLSProjects/cordic_hls/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/cordic/xsim_script.tcl
# xsim {cordic} -autoloadwcfg -tclbatch {cordic.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source cordic.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 90 [0.00%] @ "125000"
// RTL Simulation : 1 / 90 [161.54%] @ "765000"
// RTL Simulation : 2 / 90 [161.54%] @ "1395000"
// RTL Simulation : 3 / 90 [161.54%] @ "2025000"
// RTL Simulation : 4 / 90 [161.54%] @ "2655000"
// RTL Simulation : 5 / 90 [161.54%] @ "3285000"
// RTL Simulation : 6 / 90 [161.54%] @ "3915000"
// RTL Simulation : 7 / 90 [161.54%] @ "4545000"
// RTL Simulation : 8 / 90 [161.54%] @ "5175000"
// RTL Simulation : 9 / 90 [161.54%] @ "5805000"
// RTL Simulation : 10 / 90 [161.54%] @ "6435000"
// RTL Simulation : 11 / 90 [161.54%] @ "7065000"
// RTL Simulation : 12 / 90 [161.54%] @ "7695000"
// RTL Simulation : 13 / 90 [161.54%] @ "8325000"
// RTL Simulation : 14 / 90 [161.54%] @ "8955000"
// RTL Simulation : 15 / 90 [161.54%] @ "9585000"
// RTL Simulation : 16 / 90 [161.54%] @ "10215000"
// RTL Simulation : 17 / 90 [161.54%] @ "10845000"
// RTL Simulation : 18 / 90 [161.54%] @ "11475000"
// RTL Simulation : 19 / 90 [161.54%] @ "12105000"
// RTL Simulation : 20 / 90 [161.54%] @ "12735000"
// RTL Simulation : 21 / 90 [161.54%] @ "13365000"
// RTL Simulation : 22 / 90 [161.54%] @ "13995000"
// RTL Simulation : 23 / 90 [161.54%] @ "14625000"
// RTL Simulation : 24 / 90 [161.54%] @ "15255000"
// RTL Simulation : 25 / 90 [161.54%] @ "15885000"
// RTL Simulation : 26 / 90 [161.54%] @ "16515000"
// RTL Simulation : 27 / 90 [161.54%] @ "17145000"
// RTL Simulation : 28 / 90 [161.54%] @ "17775000"
// RTL Simulation : 29 / 90 [161.54%] @ "18405000"
// RTL Simulation : 30 / 90 [161.54%] @ "19035000"
// RTL Simulation : 31 / 90 [161.54%] @ "19665000"
// RTL Simulation : 32 / 90 [161.54%] @ "20295000"
// RTL Simulation : 33 / 90 [161.54%] @ "20925000"
// RTL Simulation : 34 / 90 [161.54%] @ "21555000"
// RTL Simulation : 35 / 90 [161.54%] @ "22185000"
// RTL Simulation : 36 / 90 [161.54%] @ "22815000"
// RTL Simulation : 37 / 90 [161.54%] @ "23445000"
// RTL Simulation : 38 / 90 [161.54%] @ "24075000"
// RTL Simulation : 39 / 90 [161.54%] @ "24705000"
// RTL Simulation : 40 / 90 [161.54%] @ "25335000"
// RTL Simulation : 41 / 90 [161.54%] @ "25965000"
// RTL Simulation : 42 / 90 [161.54%] @ "26595000"
// RTL Simulation : 43 / 90 [161.54%] @ "27225000"
// RTL Simulation : 44 / 90 [161.54%] @ "27855000"
// RTL Simulation : 45 / 90 [161.54%] @ "28485000"
// RTL Simulation : 46 / 90 [161.54%] @ "29115000"
// RTL Simulation : 47 / 90 [161.54%] @ "29745000"
// RTL Simulation : 48 / 90 [161.54%] @ "30375000"
// RTL Simulation : 49 / 90 [161.54%] @ "31005000"
// RTL Simulation : 50 / 90 [161.54%] @ "31635000"
// RTL Simulation : 51 / 90 [161.54%] @ "32265000"
// RTL Simulation : 52 / 90 [161.54%] @ "32895000"
// RTL Simulation : 53 / 90 [161.54%] @ "33525000"
// RTL Simulation : 54 / 90 [161.54%] @ "34155000"
// RTL Simulation : 55 / 90 [161.54%] @ "34785000"
// RTL Simulation : 56 / 90 [161.54%] @ "35415000"
// RTL Simulation : 57 / 90 [161.54%] @ "36045000"
// RTL Simulation : 58 / 90 [161.54%] @ "36675000"
// RTL Simulation : 59 / 90 [161.54%] @ "37305000"
// RTL Simulation : 60 / 90 [161.54%] @ "37935000"
// RTL Simulation : 61 / 90 [161.54%] @ "38565000"
// RTL Simulation : 62 / 90 [161.54%] @ "39195000"
// RTL Simulation : 63 / 90 [161.54%] @ "39825000"
// RTL Simulation : 64 / 90 [161.54%] @ "40455000"
// RTL Simulation : 65 / 90 [161.54%] @ "41085000"
// RTL Simulation : 66 / 90 [161.54%] @ "41715000"
// RTL Simulation : 67 / 90 [161.54%] @ "42345000"
// RTL Simulation : 68 / 90 [161.54%] @ "42975000"
// RTL Simulation : 69 / 90 [161.54%] @ "43605000"
// RTL Simulation : 70 / 90 [161.54%] @ "44235000"
// RTL Simulation : 71 / 90 [161.54%] @ "44865000"
// RTL Simulation : 72 / 90 [161.54%] @ "45495000"
// RTL Simulation : 73 / 90 [161.54%] @ "46125000"
// RTL Simulation : 74 / 90 [161.54%] @ "46755000"
// RTL Simulation : 75 / 90 [161.54%] @ "47385000"
// RTL Simulation : 76 / 90 [161.54%] @ "48015000"
// RTL Simulation : 77 / 90 [161.54%] @ "48645000"
// RTL Simulation : 78 / 90 [161.54%] @ "49275000"
// RTL Simulation : 79 / 90 [161.54%] @ "49905000"
// RTL Simulation : 80 / 90 [161.54%] @ "50535000"
// RTL Simulation : 81 / 90 [161.54%] @ "51165000"
// RTL Simulation : 82 / 90 [161.54%] @ "51795000"
// RTL Simulation : 83 / 90 [161.54%] @ "52425000"
// RTL Simulation : 84 / 90 [161.54%] @ "53055000"
// RTL Simulation : 85 / 90 [161.54%] @ "53685000"
// RTL Simulation : 86 / 90 [161.54%] @ "54315000"
// RTL Simulation : 87 / 90 [161.54%] @ "54945000"
// RTL Simulation : 88 / 90 [161.54%] @ "55575000"
// RTL Simulation : 89 / 90 [161.54%] @ "56205000"
// RTL Simulation : 90 / 90 [100.00%] @ "56835000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 56875 ns : File "D:/VitisHLSProjects/cordic_hls/solution1/sim/verilog/cordic.autotb.v" Line 283
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug  8 09:21:39 2022...
