# MIPS Multi Cycle

This implementation follows closely the textbook on computer organization by Patterson and Hennesy.

# Instructions supported

Basic add, sub, lw, sw, beq and slt are supported.

The starting address of the instruction memory is 128.
both data and instrution memory are read from mem.dat using the read_mem function in verilog.
