[2025-09-17 00:55:51] START suite=qualcomm_srv trace=srv744_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv744_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2801340 heartbeat IPC: 3.57 cumulative IPC: 3.57 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5375742 heartbeat IPC: 3.884 cumulative IPC: 3.72 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5375742 cumulative IPC: 3.72 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5375742 cumulative IPC: 3.72 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14433138 heartbeat IPC: 1.104 cumulative IPC: 1.104 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23734973 heartbeat IPC: 1.075 cumulative IPC: 1.089 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 32780746 heartbeat IPC: 1.105 cumulative IPC: 1.095 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 41868894 heartbeat IPC: 1.1 cumulative IPC: 1.096 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50989305 heartbeat IPC: 1.096 cumulative IPC: 1.096 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 59954494 heartbeat IPC: 1.115 cumulative IPC: 1.099 (Simulation time: 00 hr 08 min 24 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv744_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 68930483 heartbeat IPC: 1.114 cumulative IPC: 1.101 (Simulation time: 00 hr 09 min 35 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 77843167 heartbeat IPC: 1.122 cumulative IPC: 1.104 (Simulation time: 00 hr 10 min 41 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 86765829 heartbeat IPC: 1.121 cumulative IPC: 1.106 (Simulation time: 00 hr 11 min 50 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 90275291 cumulative IPC: 1.108 (Simulation time: 00 hr 12 min 58 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90275291 cumulative IPC: 1.108 (Simulation time: 00 hr 12 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv744_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.108 instructions: 100000001 cycles: 90275291
CPU 0 Branch Prediction Accuracy: 92.53% MPKI: 13.51 Average ROB Occupancy at Mispredict: 29.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06849
BRANCH_INDIRECT: 0.3318
BRANCH_CONDITIONAL: 11.87
BRANCH_DIRECT_CALL: 0.3959
BRANCH_INDIRECT_CALL: 0.4693
BRANCH_RETURN: 0.3716


====Backend Stall Breakdown====
ROB_STALL: 245619
LQ_STALL: 0
SQ_STALL: 899881


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 103.039474
REPLAY_LOAD: 45.774193
NON_REPLAY_LOAD: 18.659937

== Total ==
ADDR_TRANS: 54817
REPLAY_LOAD: 38313
NON_REPLAY_LOAD: 152489

== Counts ==
ADDR_TRANS: 532
REPLAY_LOAD: 837
NON_REPLAY_LOAD: 8172

cpu0->cpu0_STLB TOTAL        ACCESS:    2052063 HIT:    2012441 MISS:      39622 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2052063 HIT:    2012441 MISS:      39622 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 123.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9617487 HIT:    8714850 MISS:     902637 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7787245 HIT:    7042182 MISS:     745063 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600650 HIT:     508284 MISS:      92366 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1146554 HIT:    1131898 MISS:      14656 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      83038 HIT:      32486 MISS:      50552 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14887820 HIT:    7540630 MISS:    7347190 MSHR_MERGE:    1799606
cpu0->cpu0_L1I LOAD         ACCESS:   14887820 HIT:    7540630 MISS:    7347190 MSHR_MERGE:    1799606
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.01 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29478386 HIT:   24836959 MISS:    4641427 MSHR_MERGE:    1718075
cpu0->cpu0_L1D LOAD         ACCESS:   16417997 HIT:   13664247 MISS:    2753750 MSHR_MERGE:     514088
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12965944 HIT:   11161464 MISS:    1804480 MSHR_MERGE:    1203828
cpu0->cpu0_L1D TRANSLATION  ACCESS:      94445 HIT:      11248 MISS:      83197 MSHR_MERGE:        159
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12228764 HIT:   10175977 MISS:    2052787 MSHR_MERGE:    1035639
cpu0->cpu0_ITLB LOAD         ACCESS:   12228764 HIT:   10175977 MISS:    2052787 MSHR_MERGE:    1035639
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.561 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28005549 HIT:   26591300 MISS:    1414249 MSHR_MERGE:     379334
cpu0->cpu0_DTLB LOAD         ACCESS:   28005549 HIT:   26591300 MISS:    1414249 MSHR_MERGE:     379334
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.094 cycles
cpu0->LLC TOTAL        ACCESS:    1032154 HIT:     942041 MISS:      90113 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     745063 HIT:     683290 MISS:      61773 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      92366 HIT:      81920 MISS:      10446 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     144173 HIT:     143575 MISS:        598 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50552 HIT:      33256 MISS:      17296 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2544
  ROW_BUFFER_MISS:      86967
  AVG DBUS CONGESTED CYCLE: 4.651
Channel 0 WQ ROW_BUFFER_HIT:       1281
  ROW_BUFFER_MISS:       9134
  FULL:          0
Channel 0 REFRESHES ISSUED:       7523

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       473935       607580        64313         9672
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           46         6690         4167         1983
  STLB miss resolved @ L2C                0         4935        10223         7954         5343
  STLB miss resolved @ LLC                0          228         7206        16404        11751
  STLB miss resolved @ MEM                0            0         2941         8590        13286

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190144        48047      1387448       112939          624
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         2599          579           53
  STLB miss resolved @ L2C                0         2128        11741         2775           17
  STLB miss resolved @ LLC                2           71         3413         3029          108
  STLB miss resolved @ MEM                2            0          627          592          267
[2025-09-17 01:08:50] END   suite=qualcomm_srv trace=srv744_ap (rc=0)
