# On-chip clock multiplier (PLL) 
**(Fclkin—5MHz to 12MHz, Fclkout—40MHZ to 100MHZ at 1.8v)**
This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—40MHZ to 100MHZ at 1.8v)IP worked on in the VSD Online Internship - Batch 2 in collaboration with SCL India.

## Table of contents

- [Theory](#Theory)
- [Design Specifications](#DesignSpecifications)
- [Tools Required](#ToolsRequired)
- [Implementation](#Implementation)
- [Pre-layout Simulation](#Pre-layoutSimulation)
- [Future work](#Futurework)
- [Contributors](#Contributors)
- [Acknowledgments](#Acknowledgments)
- [Contact Information](#ContactInformation)

# Theory
fzdjzdm
# Design Specifications
sj
# Tools Required
hzvjnjh
# Implementation
hdvzzgb
# Pre-layout Simulation
jdgzhsi
# Future work
jbhszdgjtzd
# Contributors
jzsdghrz
# Acknowledgments
zfbgkthj
# Contact Information
dzsgm
